/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: intenum.h,v 1.3 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	intenum.h
 * Purpose:	Enumerated types for fields, memories, registers
 * Supports:	bcm56218_a0
 */

#ifndef _SOC_INTENUM_H
#define _SOC_INTENUM_H


#ifndef EXTERN
# ifdef __cplusplus
#  define EXTERN extern "C"
# else
#  define EXTERN extern
# endif
#endif
typedef enum soc_reg_int_e {
#if defined(BCM_56218_A0)
    SOC_REG_INT_AGINGCTRMEMDEBUGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_AGINGEXPMEMDEBUGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_AUX_ARB_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BCAST_BLOCK_MASKr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BCAST_BLOCK_MASK_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BCAST_STORM_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BKPMETERINGBUCKETr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BKPMETERINGCONFIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BKPMETERINGDISCSTATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BKPMETERINGDISCSTATUS_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BKPMETERINGSTATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BKPMETERINGSTATUS_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BKP_DISC_BMAPr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BKP_DISC_BMAP_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BSAFE_GLB_CMD_CTRLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BSAFE_GLB_CMD_DATA_INr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BSAFE_GLB_CMD_DATA_OUTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BSAFE_GLB_DEV_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BSAFE_GLB_INT_CTRLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BSAFE_GLB_PRESCALEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BSAFE_GLB_PROD_CFGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BSAFE_GLB_TIMERr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BSAFE_GLB_UHSM_CFGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CBPCELLCRCERRPTRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CBPCELLHDRMEMDEBUGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CBPCELLHDRPARITYERRPTRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CBPDATAMEMDEBUGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CBPPKTHDRMEM0DEBUGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CBPPKTHDRMEM1DEBUGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CBPPKTHDRPARITYERRPTRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CCPMEMDEBUGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CCPPARITYERRORPTRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CFAPCONFIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CFAPFULLTHRESHOLDr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CFAPMEMDEBUGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CFAPPARITYERRORPTRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CFAPREADPOINTERr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMICTXCOSMASKr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_CONFIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_COS_CTRL_RXr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_COS_CTRL_RX_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_DEV_REV_IDr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_DMA_CTRLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_DMA_DESC0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_DMA_DESC1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_DMA_DESC2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_DMA_DESC3r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_DMA_STATr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_ENDIANESS_SELr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_GFPORT_CLOCK_CONFIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_I2C_CTRLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_I2C_DATAr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_I2C_RESETr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_I2C_SLAVE_ADDRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_I2C_SLAVE_XADDRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_I2C_STATr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_IRQ_MASKr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_IRQ_STATr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LEDUP_CTRLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LEDUP_DATA_RAMr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LEDUP_PROGRAM_RAMr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LEDUP_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_0_4r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_10_14r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_15_19r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_20_24r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_25_29r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_30_34r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_35_39r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_40_44r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_45_49r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_50_54r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_5_9r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LINK_STATr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_LINK_STAT_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_ADDRESSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_INT_SEL_MAPr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_PARAMr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAPr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAPr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_MIIM_READ_DATAr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_COSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_FROMCPUr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_MHr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_SCHANr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_REPr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_TOCPUDr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_TOCPUDMr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_TOCPUEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_TOCPUEMr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_TOCPUNr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_CTRLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_ETHER_SIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_LMAC0_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_LMAC0_LOr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_LMAC1_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_LMAC1_LOr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_PORTSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_PORTS_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_REASONr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_REASON_DIRECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_REASON_MINIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_RMACr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_RMAC_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_RMH0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_RMH1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_RMH2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_RMH3r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_VLANr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_RATE_ADJUSTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_RATE_ADJUST_I2Cr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_RATE_ADJUST_INT_MDIOr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_RATE_ADJUST_STDMAr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAPr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SBUS_TIMEOUTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SCAN_PORTSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SCAN_PORTS_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SCHAN_CTRLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SCHAN_ERRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SCHAN_MESSAGEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SCHAN_MESSAGE_EXTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SCHAN_RCPU_RPIO_MESSAGEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SLAM_DMA_CFGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SLAM_DMA_ENTRY_COUNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SLAM_DMA_PCIMEM_START_ADDRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SLAM_DMA_SBUS_START_ADDRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SOFT_RESET_REGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_ADDRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_15_8r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_23_16r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_31_24r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_39_32r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_47_40r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_55_48r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_63_56r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_7_0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_CURRENTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_EGR_STATS_CFGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_ING_STATS_CFGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_8r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_12r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_19_16r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_20r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_27_24r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_28r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_35_32r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_39_36r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_3_0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_43_40r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_47_44r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_51_48r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_55_52r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_59_56r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_63_60r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_4r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTS_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAPr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STAT_DMA_SETUPr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_STRAP_OPTIONSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SWITCH_FEATURE_ENABLEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_TABLE_DMA_CFGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_TABLE_DMA_ENTRY_COUNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_TABLE_DMA_PCIMEM_START_ADDRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_TABLE_DMA_SBUS_START_ADDRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_TAP_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_3r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CNGCOSPKTLIMIT0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CNGCOSPKTLIMIT1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CNGDROPCOUNT0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CNGDROPCOUNT1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CNG_MAPr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_COSLCCOUNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_COSPKTCOUNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_COS_SELr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_COS_SEL_2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CPU_CONTROL_1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CPU_CONTROL_2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CPU_CONTROL_3r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CPU_COS_SELr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CPU_COS_SEL_2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CPU_PRIORITY_SELr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CPU_PRIORITY_SEL_2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_DLFBC_STORM_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_DOS_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_DOS_CONTROL_2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_DYNCELLCOUNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_DYNCELLLIMITr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGRDROPPKTCOUNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGRESSCELLREQUESTCOUNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGRMETERINGBUCKETr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGRMETERINGCONFIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGRTXPKTCTRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGRTXPKTCTRCONFIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_CONFIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_CONFIG_1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_DBGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_ENABLEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_EVENT_DEBUGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_HW_RESET_CONTROL_0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_HW_RESET_CONTROL_1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_MC_CONTROL_1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_MC_CONTROL_2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_MMU_REQUESTSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_MTU_SIZEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_PORTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_PORT_L3UC_MODSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_PORT_REQUESTSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_Q_BEGINr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_Q_ENDr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_RSPAN_VLAN_TAGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_SHAPING_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_TUNNEL_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_TUNNEL_ID_MASKr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_VLAN_CONTROL_1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EMIRROR_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EMIRROR_CONTROL_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EPC_LINK_BMAPr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EPC_LINK_BMAP_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ESA0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ESA1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ESA2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FE_CLRTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FE_EXCESSIVE_DEFER_LIMITr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FE_IPGRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FE_IPGTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FE_MAC1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FE_MAC2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FE_MAXFr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FE_SUPPr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FE_TESTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_BIST_ENABLEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_BIST_S10_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_BIST_S12_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_BIST_S14_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_BIST_S15_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_BIST_S2_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_BIST_S3_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_BIST_S5_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_BIST_S6_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_BIST_S8_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_CONTROL_LOWERr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_3r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_4r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_5r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_CAM_DEBUG_SENDr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_METER_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_SLICE_CONFIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_FP_SLICE_ENABLEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE0_GBODE_CELL_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE0_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE0_GBOD_OVRFLWr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE10_GBODE_CELL_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE10_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE10_GBOD_OVRFLWr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE11_GBODE_CELL_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE11_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE11_GBOD_OVRFLWr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE1_GBODE_CELL_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE1_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE1_GBOD_OVRFLWr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE2_GBODE_CELL_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE2_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE2_GBOD_OVRFLWr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE3_GBODE_CELL_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE3_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE3_GBOD_OVRFLWr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE4_GBODE_CELL_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE4_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE4_GBOD_OVRFLWr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE5_GBODE_CELL_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE5_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE5_GBOD_OVRFLWr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE6_GBODE_CELL_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE6_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE6_GBOD_OVRFLWr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE7_GBODE_CELL_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE7_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE7_GBOD_OVRFLWr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE8_GBODE_CELL_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE8_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE8_GBOD_OVRFLWr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE9_GBODE_CELL_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE9_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE9_GBOD_OVRFLWr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE_EGR_PKT_DROP_CTLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GE_PORT_CONFIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GMACC0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GMACC1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GMACC2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GPCSCr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GPORT_CNTMAXSIZEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GPORT_CONFIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GPORT_DROP_ON_WRONG_SOP_S0_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GPORT_DROP_ON_WRONG_SOP_S1_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GPORT_RSV_MASKr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GPORT_SOP_S0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GPORT_SOP_S1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GPORT_STAT_UPDATE_MASKr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GPORT_TPIDr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GR64r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GR127r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GR255r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GR511r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GR1023r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GR1518r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GR2047r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GR4095r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GR9216r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRALNr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRBCAr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRBYTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRCDEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRFCRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRFCSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRFLRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRFRGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRJBRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRMCAr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRMGVr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRMTUEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GROVRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRPKTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRPOKr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRUCr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRUNDr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRXCFr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRXPFr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRXUOr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GSA0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GSA1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GT64r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GT127r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GT255r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GT511r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GT1023r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GT1518r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GT2047r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GT4095r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GT9216r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTBCAr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTBYTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTDFRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTEDFr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTFCSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTFRGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTJBRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTLCLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTMCAr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTMCLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTMGVr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTNCLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTOVRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTPKTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTPOKr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTSCLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTUCr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTXCFr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTXCLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTXPFr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HASH_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLCOSPKTSETLIMITr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLCOSSTATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLCOSSTATUS_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLDr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLD_COS0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLD_COS1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLD_COS2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLD_COS3r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLD_COS4r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLD_COS5r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLD_COS6r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLD_COS7r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLD_COS_PORT_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOL_STAT_BMAPr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOL_STAT_BMAP_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBCAST_BLOCK_MASKr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBPBKPSTATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBPBKPSTATUS_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBPCELLCOUNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBPCELLSETLIMITr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBPDISCARDSETLIMITr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBPDISCSTATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBPDISCSTATUS_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBPPKTCOUNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBPPKTSETLIMITr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAPr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ICOS_SELr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ICOS_SEL_2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IEGR_PORTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IEGR_PORT_L3UC_MODSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IEMIRROR_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IEMIRROR_CONTROL_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IGMP_MLD_PKT_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IHIGIG_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IMIRROR_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IMRP4r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IMRP6r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ING_CONFIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ING_EVENT_DEBUGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ING_MISC_CONFIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ING_MISC_CONFIG2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ING_Q_BEGINr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASKr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IUNKNOWN_OPCODEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IUNKNOWN_OPCODE_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASKr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_L2_AGE_DEBUGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_L2_AGE_TIMERr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_L2_ENTRY_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_L2_HIT_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_L2_MOD_FIFO_CNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S10_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S2_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S3_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S5_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S6_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S8_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_LWMCOSCELLSETLIMITr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MAC_LIMIT_CONFIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MAC_LIMIT_ENABLEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MAC_TX_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MAXFRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MCAST_STORM_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MC_CONTROL_1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MC_CONTROL_2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MC_CONTROL_3r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MEMFAILINTMASKr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MEMFAILINTSTATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MIRROR_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MISCCONFIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MMUPORTENABLEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MMUPORTENABLE_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MMUPORTTXENABLEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MMUPORTTXENABLE_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PAUSE_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PER_PORT_AGE_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PER_PORT_REPL_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PKTAGINGLIMITr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PKTAGINGTIMERr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PORT_BRIDGE_BMAPr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PORT_BRIDGE_BMAP_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PPPEMPTYSTATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PPPEMPTYSTATUS_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PRIORITY_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PROTOCOL_PKT_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC3r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC4r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC5r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC6r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC7r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC8r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC0_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC1_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC2_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC3_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC4_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC5_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC6_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC7_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC8_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDISCr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_REVCDr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RIPC4r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RIPC6r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RIPD4r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RIPD6r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RIPHE4r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RIPHE6r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RPORTDr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RRBYTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RRPKTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RSV_READr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RUCr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SC_BYTE_METER_CONFIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SFLOW_EGR_RAND_SEEDr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SFLOW_EGR_THRESHOLDr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SFLOW_ING_RAND_SEEDr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SFLOW_ING_THRESHOLDr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SOFTRESETPBMr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SOFTRESETPBM_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SYS_MAC_ACTIONr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SYS_MAC_COUNTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SYS_MAC_LIMITr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC1r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC3r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC4r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC5r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC6r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC7r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC8r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC9r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC10r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC11r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC0_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC10_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC11_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC1_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC2_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC3_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC4_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC5_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC6_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC7_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC8_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TDBGC9_SELECTr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TEST2r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TOTALDYNCELLRESETLIMITr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TOTALDYNCELLSETLIMITr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TOTALDYNCELLUSEDr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TPCEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_UDF_ETHERTYPE_MATCHr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_UDF_IPPROTO_MATCHr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASKr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASKr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_VLAN_CTRLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S10_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S2_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S3_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S5_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S6_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S8_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_WRRWEIGHT_COSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_XQCOSARBSELr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_XQEMPTYr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_XQMEMDEBUGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_XQPARITYERRORPBMr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_XQPARITYERRORPBM_HIr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_XQPARITYERRORPTRr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_XQREADPOINTERr,
#endif
    NUM_SOC_REG_INT
} soc_reg_int_t;

typedef enum soc_mem_int_e {
#if defined(BCM_56218_A0)
    SOC_MEM_INT_BSAFE_CMD_DATA_INm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_BSAFE_CMD_DATA_OUTm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_DSCP_TABLEm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_DSCP_ECN_MAPm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_DSCP_TABLEm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_EM_MTP_INDEXm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_IM_MTP_INDEXm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_IP_TUNNELm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_L3_INTFm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_L3_NEXT_HOPm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_MASKm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_VLANm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_VLAN_STGm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EM_MTP_INDEXm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_COUNTER_TABLEm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_METER_TABLEm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_POLICY_TABLEm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_PORT_FIELD_SELm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_RANGE_CHECKm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_SC_BCAST_METER_TABLEm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_SC_DLF_METER_TABLEm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_SC_MCAST_METER_TABLEm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_SC_METER_TABLEm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_SLICE_ENTRY_PORT_SELm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_SLICE_MAPm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_TCAMm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_UDF_OFFSETm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_IM_MTP_INDEXm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_ING_L3_NEXT_HOPm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_IPORT_TABLEm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2MCm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2Xm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2_ENTRY_ONLYm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2_HITDA_ONLYm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2_HITSA_ONLYm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2_MOD_FIFOm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2_USER_ENTRYm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLYm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLYm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L3_TUNNELm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MAC_BLOCKm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MAC_LIMIT_PORT_MAP_TABLEm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MAC_LIMIT_TRUNK_MAP_TABLEm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_AGING_CTRm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_AGING_EXPm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPCELLHEADERm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPDATA0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPDATA1m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPDATA2m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPDATA3m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPDATA4m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPDATA5m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPDATA6m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPDATA7m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CCPm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CFAPm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ1m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ2m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ3m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ4m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ5m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ6m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ7m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ8m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ9m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ10m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ11m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ12m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ13m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ14m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ15m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ16m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ17m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ18m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ19m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ20m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ21m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ22m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ23m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ24m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ25m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ26m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ27m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ28m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ29m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ30m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ31m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ32m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ33m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ34m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ35m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ36m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ37m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ38m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ39m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ40m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ41m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ42m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ43m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ44m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ45m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ46m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ47m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ48m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ49m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ50m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ51m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ52m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ53m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MODPORT_MAPm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MODPORT_MAP_EMm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MODPORT_MAP_IMm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MODPORT_MAP_SWm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASKm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_ACTIONm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_COUNTm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMITm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_PORT_TABm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLEm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_SRC_MODID_BLOCKm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_STG_TABm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_TRUNK_BITMAPm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_TRUNK_GROUPm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_VLAN_MACm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_VLAN_PROTOCOLm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATAm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_VLAN_SUBNETm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_VLAN_SUBNET_DATA_ONLYm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_VLAN_SUBNET_ONLYm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_VLAN_TABm,
#endif
    NUM_SOC_MEM_INT
} soc_mem_int_t;


#endif	/* !_SOC_INTENUM_H */
