/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   stm32f4_disco.dts.pre.tmp
 *
 * Directories with bindings:
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings
 *
 * Nodes in dependency order (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /memory@10000000
 *   4   /memory@20000000
 *   5   /cpus
 *   6   /cpus/cpu@0
 *   7   /gpio_keys
 *   8   /soc
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *   11  /soc/pin-controller@40020000/gpio@40020000
 *   12  /gpio_keys/button
 *   13  /leds
 *   14  /soc/pin-controller@40020000/gpio@40020c00
 *   15  /leds/led_3
 *   16  /leds/led_4
 *   17  /leds/led_5
 *   18  /leds/led_6
 *   19  /soc/interrupt-controller@e000e100
 *   20  /soc/adc@40012000
 *   21  /soc/can@40006400
 *   22  /soc/can@40006800
 *   23  /soc/i2c@40005400
 *   24  /soc/i2c@40005800
 *   25  /soc/i2c@40005c00
 *   26  /soc/dma@40026000
 *   27  /soc/i2s@40003800
 *   28  /soc/i2s@40003c00
 *   29  /soc/dma@40026400
 *   30  /soc/i2s@40013000
 *   31  /soc/rng@50060800
 *   32  /soc/rtc@40002800
 *   33  /soc/serial@40004400
 *   34  /soc/serial@40004800
 *   35  /soc/serial@40004c00
 *   36  /soc/serial@40005000
 *   37  /soc/serial@40011000
 *   38  /soc/serial@40011400
 *   39  /soc/spi@40003800
 *   40  /soc/spi@40003c00
 *   41  /soc/spi@40013000
 *   42  /soc/spi@40013400
 *   43  /soc/timer@e000e010
 *   44  /otghs_fs_phy
 *   45  /soc/usb@40040000
 *   46  /otgfs_phy
 *   47  /soc/usb@50000000
 *   48  /soc/watchdog@40002c00
 *   49  /soc/watchdog@40003000
 *   50  /soc/flash-controller@40023c00
 *   51  /soc/flash-controller@40023c00/flash@8000000
 *   52  /soc/pin-controller@40020000/gpio@40020400
 *   53  /soc/pin-controller@40020000/gpio@40020800
 *   54  /soc/pin-controller@40020000/gpio@40021000
 *   55  /soc/pin-controller@40020000/gpio@40021400
 *   56  /soc/pin-controller@40020000/gpio@40021800
 *   57  /soc/pin-controller@40020000/gpio@40021c00
 *   58  /soc/pin-controller@40020000/gpio@40022000
 *   59  /soc/timers@40000000
 *   60  /soc/timers@40000000/pwm
 *   61  /soc/timers@40000400
 *   62  /soc/timers@40000400/pwm
 *   63  /soc/timers@40000800
 *   64  /soc/timers@40000800/pwm
 *   65  /soc/timers@40000c00
 *   66  /soc/timers@40000c00/pwm
 *   67  /soc/timers@40001000
 *   68  /soc/timers@40001000/pwm
 *   69  /soc/timers@40001400
 *   70  /soc/timers@40001400/pwm
 *   71  /soc/timers@40001800
 *   72  /soc/timers@40001800/pwm
 *   73  /soc/timers@40001c00
 *   74  /soc/timers@40001c00/pwm
 *   75  /soc/timers@40002000
 *   76  /soc/timers@40002000/pwm
 *   77  /soc/timers@40010000
 *   78  /soc/timers@40010000/pwm
 *   79  /soc/timers@40010400
 *   80  /soc/timers@40010400/pwm
 *   81  /soc/timers@40014000
 *   82  /soc/timers@40014000/pwm
 *   83  /soc/timers@40014400
 *   84  /soc/timers@40014400/pwm
 *   85  /soc/timers@40014800
 *   86  /soc/timers@40014800/pwm
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/*
 * Devicetree node: /
 *
 * Node's generated path identifier: DT_N
 *
 * Dependency Ordinal: 0
 *
 * Supports:
 *   1   /aliases
 *   2   /chosen
 *   5   /cpus
 *   7   /gpio_keys
 *   13  /leds
 *   3   /memory@10000000
 *   4   /memory@20000000
 *   46  /otgfs_phy
 *   44  /otghs_fs_phy
 *   8   /soc
 */

/* No node macros: node has no matching binding */

/*
 * Devicetree node: /aliases
 *
 * Node's generated path identifier: DT_N_S_aliases
 *
 * Dependency Ordinal: 1
 *
 * Requires:
 *   0   /
 */

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* No node macros: node has no matching binding */

/*
 * Devicetree node: /chosen
 *
 * Node's generated path identifier: DT_N_S_chosen
 *
 * Dependency Ordinal: 2
 *
 * Requires:
 *   0   /
 */

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* No node macros: node has no matching binding */

/*
 * Devicetree node: /memory@10000000
 *
 * Node's generated path identifier: DT_N_S_memory_10000000
 *
 * Binding (compatible = st,stm32-ccm):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/arm/st,stm32-ccm.yaml
 *
 * Dependency Ordinal: 3
 *
 * Requires:
 *   0   /
 *
 * Description:
 *   STM32 CCM (Core Coupled Memory)
 */

/* Node parent (/) identifier: */
#define DT_N_S_memory_10000000_PARENT DT_N

/* Existence and alternate IDs: */
#define DT_N_S_memory_10000000_EXISTS 1
#define DT_N_INST_0_st_stm32_ccm DT_N_S_memory_10000000
#define DT_N_NODELABEL_ccm0      DT_N_S_memory_10000000

/* Special property macros: */
#define DT_N_S_memory_10000000_REG_NUM 1
#define DT_N_S_memory_10000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_10000000_REG_IDX_0_VAL_ADDRESS 268435456 /* 0x10000000 */
#define DT_N_S_memory_10000000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_memory_10000000_IRQ_NUM 0
#define DT_N_S_memory_10000000_COMPAT_MATCHES_st_stm32_ccm 1

/* Generic property macros: */
#define DT_N_S_memory_10000000_P_reg {268435456 /* 0x10000000 */, 65536 /* 0x10000 */}
#define DT_N_S_memory_10000000_P_reg_IDX_0 268435456
#define DT_N_S_memory_10000000_P_reg_IDX_1 65536
#define DT_N_S_memory_10000000_P_reg_EXISTS 1
#define DT_N_S_memory_10000000_P_compatible {"st,stm32-ccm"}
#define DT_N_S_memory_10000000_P_compatible_IDX_0 "st,stm32-ccm"
#define DT_N_S_memory_10000000_P_compatible_LEN 1
#define DT_N_S_memory_10000000_P_compatible_EXISTS 1

/*
 * Devicetree node: /memory@20000000
 *
 * Node's generated path identifier: DT_N_S_memory_20000000
 *
 * Binding (compatible = mmio-sram):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/sram/mmio-sram.yaml
 *
 * Dependency Ordinal: 4
 *
 * Requires:
 *   0   /
 *
 * Description:
 *   Generic on-chip SRAM description
 */

/* Node parent (/) identifier: */
#define DT_N_S_memory_20000000_PARENT DT_N

/* Existence and alternate IDs: */
#define DT_N_S_memory_20000000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_memory_20000000
#define DT_N_NODELABEL_sram0  DT_N_S_memory_20000000

/* Special property macros: */
#define DT_N_S_memory_20000000_REG_NUM 1
#define DT_N_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_memory_20000000_COMPAT_MATCHES_mmio_sram 1

/* Generic property macros: */
#define DT_N_S_memory_20000000_P_reg {536870912 /* 0x20000000 */, 131072 /* 0x20000 */}
#define DT_N_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_memory_20000000_P_reg_IDX_1 131072
#define DT_N_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_20000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_20000000_P_compatible_LEN 1
#define DT_N_S_memory_20000000_P_compatible_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node's generated path identifier: DT_N_S_cpus
 *
 * Dependency Ordinal: 5
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   6   /cpus/cpu@0
 */

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* No node macros: node has no matching binding */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node's generated path identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m4f):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/cpu/arm,cortex-m4f.yaml
 *
 * Dependency Ordinal: 6
 *
 * Requires:
 *   5   /cpus
 *
 * Description:
 *   ARM Cortex-M4F CPU
 */

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m4f DT_N_S_cpus_S_cpu_0

/* Special property macros: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m4f 1

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m4f"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m4f"
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node's generated path identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/gpio/gpio-keys.yaml
 *
 * Dependency Ordinal: 7
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   12  /gpio_keys/button
 *
 * Description:
 *   GPIO KEYS parent node
 */

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Special property macros: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc
 *
 * Node's generated path identifier: DT_N_S_soc
 *
 * Dependency Ordinal: 8
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   20  /soc/adc@40012000
 *   21  /soc/can@40006400
 *   22  /soc/can@40006800
 *   26  /soc/dma@40026000
 *   29  /soc/dma@40026400
 *   50  /soc/flash-controller@40023c00
 *   23  /soc/i2c@40005400
 *   24  /soc/i2c@40005800
 *   25  /soc/i2c@40005c00
 *   27  /soc/i2s@40003800
 *   28  /soc/i2s@40003c00
 *   30  /soc/i2s@40013000
 *   19  /soc/interrupt-controller@e000e100
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *   31  /soc/rng@50060800
 *   32  /soc/rtc@40002800
 *   33  /soc/serial@40004400
 *   34  /soc/serial@40004800
 *   35  /soc/serial@40004c00
 *   36  /soc/serial@40005000
 *   37  /soc/serial@40011000
 *   38  /soc/serial@40011400
 *   39  /soc/spi@40003800
 *   40  /soc/spi@40003c00
 *   41  /soc/spi@40013000
 *   42  /soc/spi@40013400
 *   43  /soc/timer@e000e010
 *   59  /soc/timers@40000000
 *   61  /soc/timers@40000400
 *   63  /soc/timers@40000800
 *   65  /soc/timers@40000c00
 *   67  /soc/timers@40001000
 *   69  /soc/timers@40001400
 *   71  /soc/timers@40001800
 *   73  /soc/timers@40001c00
 *   75  /soc/timers@40002000
 *   77  /soc/timers@40010000
 *   79  /soc/timers@40010400
 *   81  /soc/timers@40014000
 *   83  /soc/timers@40014400
 *   85  /soc/timers@40014800
 *   45  /soc/usb@40040000
 *   47  /soc/usb@50000000
 *   48  /soc/watchdog@40002c00
 *   49  /soc/watchdog@40003000
 */

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* No node macros: node has no matching binding */

/*
 * Devicetree node: /soc/pin-controller@40020000
 *
 * Node's generated path identifier: DT_N_S_soc_S_pin_controller_40020000
 *
 * Binding (compatible = st,stm32-pinmux):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/pinctrl/st,stm32-pinmux.yaml
 *
 * Dependency Ordinal: 9
 *
 * Requires:
 *   8   /soc
 *
 * Supports:
 *   11  /soc/pin-controller@40020000/gpio@40020000
 *   52  /soc/pin-controller@40020000/gpio@40020400
 *   53  /soc/pin-controller@40020000/gpio@40020800
 *   14  /soc/pin-controller@40020000/gpio@40020c00
 *   54  /soc/pin-controller@40020000/gpio@40021000
 *   55  /soc/pin-controller@40020000/gpio@40021400
 *   56  /soc/pin-controller@40020000/gpio@40021800
 *   57  /soc/pin-controller@40020000/gpio@40021c00
 *   58  /soc/pin-controller@40020000/gpio@40022000
 *
 * Description:
 *   STM32 PINMUX
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_PARENT DT_N_S_soc

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_EXISTS 1
#define DT_N_INST_0_st_stm32_pinmux DT_N_S_soc_S_pin_controller_40020000
#define DT_N_NODELABEL_pinctrl      DT_N_S_soc_S_pin_controller_40020000

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_REG_IDX_0_VAL_ADDRESS 1073872896 /* 0x40020000 */
#define DT_N_S_soc_S_pin_controller_40020000_REG_IDX_0_VAL_SIZE 9216 /* 0x2400 */
#define DT_N_S_soc_S_pin_controller_40020000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_COMPAT_MATCHES_st_stm32_pinmux 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_P_reg {1073872896 /* 0x40020000 */, 9216 /* 0x2400 */}
#define DT_N_S_soc_S_pin_controller_40020000_P_reg_IDX_0 1073872896
#define DT_N_S_soc_S_pin_controller_40020000_P_reg_IDX_1 9216
#define DT_N_S_soc_S_pin_controller_40020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_P_compatible {"st,stm32-pinmux"}
#define DT_N_S_soc_S_pin_controller_40020000_P_compatible_IDX_0 "st,stm32-pinmux"
#define DT_N_S_soc_S_pin_controller_40020000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/rcc@40023800
 *
 * Node's generated path identifier: DT_N_S_soc_S_rcc_40023800
 *
 * Binding (compatible = st,stm32-rcc):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/clock/st,stm32-rcc.yaml
 *
 * Dependency Ordinal: 10
 *
 * Requires:
 *   8   /soc
 *
 * Supports:
 *   20  /soc/adc@40012000
 *   21  /soc/can@40006400
 *   22  /soc/can@40006800
 *   26  /soc/dma@40026000
 *   29  /soc/dma@40026400
 *   23  /soc/i2c@40005400
 *   24  /soc/i2c@40005800
 *   25  /soc/i2c@40005c00
 *   27  /soc/i2s@40003800
 *   28  /soc/i2s@40003c00
 *   30  /soc/i2s@40013000
 *   31  /soc/rng@50060800
 *   32  /soc/rtc@40002800
 *   33  /soc/serial@40004400
 *   34  /soc/serial@40004800
 *   35  /soc/serial@40004c00
 *   36  /soc/serial@40005000
 *   37  /soc/serial@40011000
 *   38  /soc/serial@40011400
 *   39  /soc/spi@40003800
 *   40  /soc/spi@40003c00
 *   41  /soc/spi@40013000
 *   42  /soc/spi@40013400
 *   59  /soc/timers@40000000
 *   61  /soc/timers@40000400
 *   63  /soc/timers@40000800
 *   65  /soc/timers@40000c00
 *   67  /soc/timers@40001000
 *   69  /soc/timers@40001400
 *   71  /soc/timers@40001800
 *   73  /soc/timers@40001c00
 *   75  /soc/timers@40002000
 *   77  /soc/timers@40010000
 *   79  /soc/timers@40010400
 *   81  /soc/timers@40014000
 *   83  /soc/timers@40014400
 *   85  /soc/timers@40014800
 *   45  /soc/usb@40040000
 *   47  /soc/usb@50000000
 *   48  /soc/watchdog@40002c00
 *   11  /soc/pin-controller@40020000/gpio@40020000
 *   52  /soc/pin-controller@40020000/gpio@40020400
 *   53  /soc/pin-controller@40020000/gpio@40020800
 *   14  /soc/pin-controller@40020000/gpio@40020c00
 *   54  /soc/pin-controller@40020000/gpio@40021000
 *   55  /soc/pin-controller@40020000/gpio@40021400
 *   56  /soc/pin-controller@40020000/gpio@40021800
 *   57  /soc/pin-controller@40020000/gpio@40021c00
 *   58  /soc/pin-controller@40020000/gpio@40022000
 *
 * Description:
 *   STM32 RCC (Reset and Clock Controller)
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rcc_40023800_PARENT DT_N_S_soc

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rcc_40023800_EXISTS 1
#define DT_N_INST_0_st_stm32_rcc DT_N_S_soc_S_rcc_40023800
#define DT_N_NODELABEL_rcc       DT_N_S_soc_S_rcc_40023800

/* Special property macros: */
#define DT_N_S_soc_S_rcc_40023800_REG_NUM 1
#define DT_N_S_soc_S_rcc_40023800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_40023800_REG_IDX_0_VAL_ADDRESS 1073887232 /* 0x40023800 */
#define DT_N_S_soc_S_rcc_40023800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rcc_40023800_IRQ_NUM 0
#define DT_N_S_soc_S_rcc_40023800_COMPAT_MATCHES_st_stm32_rcc 1

/* Generic property macros: */
#define DT_N_S_soc_S_rcc_40023800_P_reg {1073887232 /* 0x40023800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rcc_40023800_P_reg_IDX_0 1073887232
#define DT_N_S_soc_S_rcc_40023800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rcc_40023800_P_reg_EXISTS 1
#define DT_N_S_soc_S_rcc_40023800_P_compatible {"st,stm32-rcc"}
#define DT_N_S_soc_S_rcc_40023800_P_compatible_IDX_0 "st,stm32-rcc"
#define DT_N_S_soc_S_rcc_40023800_P_compatible_LEN 1
#define DT_N_S_soc_S_rcc_40023800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rcc_40023800_P_label "STM32_CLK_RCC"
#define DT_N_S_soc_S_rcc_40023800_P_label_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40020000
 *
 * Node's generated path identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 11
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   12  /gpio_keys/button
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_PARENT DT_N_S_soc_S_pin_controller_40020000

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_EXISTS 1
#define DT_N_INST_0_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000
#define DT_N_NODELABEL_gpioa      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_REG_IDX_0_VAL_ADDRESS 1073872896 /* 0x40020000 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_COMPAT_MATCHES_st_stm32_gpio 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_reg {1073872896 /* 0x40020000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_reg_IDX_0 1073872896
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_label "GPIOA"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_compatible_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button
 *
 * Node's generated path identifier: DT_N_S_gpio_keys_S_button
 *
 * Binding (compatible = gpio-keys):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/gpio/gpio-keys.yaml
 *
 * Dependency Ordinal: 12
 *
 * Requires:
 *   7   /gpio_keys
 *   11  /soc/pin-controller@40020000/gpio@40020000
 *
 * Description:
 *   GPIO KEYS child node
 */

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_PARENT DT_N_S_gpio_keys

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_EXISTS 1
#define DT_N_ALIAS_sw0             DT_N_S_gpio_keys_S_button
#define DT_N_NODELABEL_user_button DT_N_S_gpio_keys_S_button

/* Special property macros: */
#define DT_N_S_gpio_keys_S_button_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_IRQ_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_VAL_pin 0
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_gpio_keys_S_button_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_P_label "Key"
#define DT_N_S_gpio_keys_S_button_P_label_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node's generated path identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 13
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   15  /leds/led_3
 *   16  /leds/led_4
 *   17  /leds/led_5
 *   18  /leds/led_6
 *
 * Description:
 *   GPIO LEDs parent node
 */

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Special property macros: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40020c00
 *
 * Node's generated path identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 14
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   15  /leds/led_3
 *   16  /leds/led_4
 *   17  /leds/led_5
 *   18  /leds/led_6
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_PARENT DT_N_S_soc_S_pin_controller_40020000

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_EXISTS 1
#define DT_N_INST_3_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00
#define DT_N_NODELABEL_gpiod      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_REG_IDX_0_VAL_ADDRESS 1073875968 /* 0x40020c00 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_COMPAT_MATCHES_st_stm32_gpio 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_reg {1073875968 /* 0x40020c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_reg_IDX_0 1073875968
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_label "GPIOD"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led_3
 *
 * Node's generated path identifier: DT_N_S_leds_S_led_3
 *
 * Binding (compatible = gpio-leds):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 15
 *
 * Requires:
 *   13  /leds
 *   14  /soc/pin-controller@40020000/gpio@40020c00
 *
 * Description:
 *   GPIO LED child node
 */

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_3_PARENT DT_N_S_leds

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_3_EXISTS 1
#define DT_N_ALIAS_led1             DT_N_S_leds_S_led_3
#define DT_N_NODELABEL_orange_led_3 DT_N_S_leds_S_led_3

/* Special property macros: */
#define DT_N_S_leds_S_led_3_REG_NUM 0
#define DT_N_S_leds_S_led_3_IRQ_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_pin 13
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_LEN 1
#define DT_N_S_leds_S_led_3_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_3_P_label "User LD3"
#define DT_N_S_leds_S_led_3_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_4
 *
 * Node's generated path identifier: DT_N_S_leds_S_led_4
 *
 * Binding (compatible = gpio-leds):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 16
 *
 * Requires:
 *   13  /leds
 *   14  /soc/pin-controller@40020000/gpio@40020c00
 *
 * Description:
 *   GPIO LED child node
 */

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_4_PARENT DT_N_S_leds

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_4_EXISTS 1
#define DT_N_ALIAS_led0            DT_N_S_leds_S_led_4
#define DT_N_NODELABEL_green_led_4 DT_N_S_leds_S_led_4

/* Special property macros: */
#define DT_N_S_leds_S_led_4_REG_NUM 0
#define DT_N_S_leds_S_led_4_IRQ_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_4_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00
#define DT_N_S_leds_S_led_4_P_gpios_IDX_0_VAL_pin 12
#define DT_N_S_leds_S_led_4_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_4_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_4_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_4_P_gpios_LEN 1
#define DT_N_S_leds_S_led_4_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_4_P_label "User LD4"
#define DT_N_S_leds_S_led_4_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_5
 *
 * Node's generated path identifier: DT_N_S_leds_S_led_5
 *
 * Binding (compatible = gpio-leds):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 17
 *
 * Requires:
 *   13  /leds
 *   14  /soc/pin-controller@40020000/gpio@40020c00
 *
 * Description:
 *   GPIO LED child node
 */

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_5_PARENT DT_N_S_leds

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_5_EXISTS 1
#define DT_N_ALIAS_led2          DT_N_S_leds_S_led_5
#define DT_N_NODELABEL_red_led_5 DT_N_S_leds_S_led_5

/* Special property macros: */
#define DT_N_S_leds_S_led_5_REG_NUM 0
#define DT_N_S_leds_S_led_5_IRQ_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_5_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00
#define DT_N_S_leds_S_led_5_P_gpios_IDX_0_VAL_pin 14
#define DT_N_S_leds_S_led_5_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_5_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_5_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_5_P_gpios_LEN 1
#define DT_N_S_leds_S_led_5_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_5_P_label "User LD5"
#define DT_N_S_leds_S_led_5_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_6
 *
 * Node's generated path identifier: DT_N_S_leds_S_led_6
 *
 * Binding (compatible = gpio-leds):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 18
 *
 * Requires:
 *   13  /leds
 *   14  /soc/pin-controller@40020000/gpio@40020c00
 *
 * Description:
 *   GPIO LED child node
 */

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_6_PARENT DT_N_S_leds

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_6_EXISTS 1
#define DT_N_ALIAS_led3           DT_N_S_leds_S_led_6
#define DT_N_NODELABEL_blue_led_6 DT_N_S_leds_S_led_6

/* Special property macros: */
#define DT_N_S_leds_S_led_6_REG_NUM 0
#define DT_N_S_leds_S_led_6_IRQ_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_6_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00
#define DT_N_S_leds_S_led_6_P_gpios_IDX_0_VAL_pin 15
#define DT_N_S_leds_S_led_6_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_6_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_6_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_6_P_gpios_LEN 1
#define DT_N_S_leds_S_led_6_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_6_P_label "User LD6"
#define DT_N_S_leds_S_led_6_P_label_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node's generated path identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * Dependency Ordinal: 19
 *
 * Requires:
 *   8   /soc
 *
 * Supports:
 *   20  /soc/adc@40012000
 *   21  /soc/can@40006400
 *   22  /soc/can@40006800
 *   26  /soc/dma@40026000
 *   29  /soc/dma@40026400
 *   50  /soc/flash-controller@40023c00
 *   23  /soc/i2c@40005400
 *   24  /soc/i2c@40005800
 *   25  /soc/i2c@40005c00
 *   27  /soc/i2s@40003800
 *   28  /soc/i2s@40003c00
 *   30  /soc/i2s@40013000
 *   32  /soc/rtc@40002800
 *   33  /soc/serial@40004400
 *   34  /soc/serial@40004800
 *   35  /soc/serial@40004c00
 *   36  /soc/serial@40005000
 *   37  /soc/serial@40011000
 *   38  /soc/serial@40011400
 *   39  /soc/spi@40003800
 *   40  /soc/spi@40003c00
 *   41  /soc/spi@40013000
 *   42  /soc/spi@40013400
 *   45  /soc/usb@40040000
 *   47  /soc/usb@50000000
 *   48  /soc/watchdog@40002c00
 *
 * Description:
 *   ARMv7-M NVIC (Nested Vectored Interrupt Controller)
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v7m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Special property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v7m_nvic 1

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 4
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v7m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/adc@40012000
 *
 * Node's generated path identifier: DT_N_S_soc_S_adc_40012000
 *
 * Binding (compatible = st,stm32-adc):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/iio/adc/st,stm32-adc.yaml
 *
 * Dependency Ordinal: 20
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   ST STM32 family ADC
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40012000_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/can@40006400
 *
 * Node's generated path identifier: DT_N_S_soc_S_can_40006400
 *
 * Binding (compatible = st,stm32-can):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/can/st,stm32-can.yaml
 *
 * Dependency Ordinal: 21
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 CAN controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_can_40006400_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/can@40006800
 *
 * Node's generated path identifier: DT_N_S_soc_S_can_40006800
 *
 * Binding (compatible = st,stm32-can):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/can/st,stm32-can.yaml
 *
 * Dependency Ordinal: 22
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 CAN controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_can_40006800_PARENT DT_N_S_soc

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_40006800_EXISTS 1
#define DT_N_INST_0_st_stm32_can DT_N_S_soc_S_can_40006800
#define DT_N_NODELABEL_can2      DT_N_S_soc_S_can_40006800

/* Special property macros: */
#define DT_N_S_soc_S_can_40006800_REG_NUM 1
#define DT_N_S_soc_S_can_40006800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006800_REG_IDX_0_VAL_ADDRESS 1073768448 /* 0x40006800 */
#define DT_N_S_soc_S_can_40006800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_can_40006800_IRQ_NUM 4
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_0_VAL_irq 63
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_1_VAL_irq 64
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_2_VAL_irq 65
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_3_VAL_irq 66
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_can_40006800_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_NAME_tx_VAL_irq DT_N_S_soc_S_can_40006800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_can_40006800_IRQ_NAME_tx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_NAME_tx_VAL_priority DT_N_S_soc_S_can_40006800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_can_40006800_IRQ_NAME_tx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_NAME_rx0_VAL_irq DT_N_S_soc_S_can_40006800_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_can_40006800_IRQ_NAME_rx0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_NAME_rx0_VAL_priority DT_N_S_soc_S_can_40006800_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_can_40006800_IRQ_NAME_rx0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_NAME_rx1_VAL_irq DT_N_S_soc_S_can_40006800_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_can_40006800_IRQ_NAME_rx1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_NAME_rx1_VAL_priority DT_N_S_soc_S_can_40006800_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_can_40006800_IRQ_NAME_rx1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_NAME_sce_VAL_irq DT_N_S_soc_S_can_40006800_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_can_40006800_IRQ_NAME_sce_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006800_IRQ_NAME_sce_VAL_priority DT_N_S_soc_S_can_40006800_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_can_40006800_IRQ_NAME_sce_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006800_COMPAT_MATCHES_st_stm32_can 1

/* Generic property macros: */
#define DT_N_S_soc_S_can_40006800_P_reg {1073768448 /* 0x40006800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_can_40006800_P_reg_IDX_0 1073768448
#define DT_N_S_soc_S_can_40006800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_can_40006800_P_reg_EXISTS 1
#define DT_N_S_soc_S_can_40006800_P_interrupts {63 /* 0x3f */, 0 /* 0x0 */, 64 /* 0x40 */, 0 /* 0x0 */, 65 /* 0x41 */, 0 /* 0x0 */, 66 /* 0x42 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_can_40006800_P_interrupts_IDX_0 63
#define DT_N_S_soc_S_can_40006800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_can_40006800_P_interrupts_IDX_2 64
#define DT_N_S_soc_S_can_40006800_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_can_40006800_P_interrupts_IDX_4 65
#define DT_N_S_soc_S_can_40006800_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_can_40006800_P_interrupts_IDX_6 66
#define DT_N_S_soc_S_can_40006800_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_can_40006800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_can_40006800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_can_40006800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_can_40006800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_can_40006800_P_clocks_IDX_0_VAL_bits 100663296
#define DT_N_S_soc_S_can_40006800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_can_40006800_P_clocks_LEN 1
#define DT_N_S_soc_S_can_40006800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_can_40006800_P_master_can_reg 1073767424
#define DT_N_S_soc_S_can_40006800_P_master_can_reg_EXISTS 1
#define DT_N_S_soc_S_can_40006800_P_label "CAN_2"
#define DT_N_S_soc_S_can_40006800_P_label_EXISTS 1
#define DT_N_S_soc_S_can_40006800_P_bus_speed 125000
#define DT_N_S_soc_S_can_40006800_P_bus_speed_EXISTS 1
#define DT_N_S_soc_S_can_40006800_P_sjw 1
#define DT_N_S_soc_S_can_40006800_P_sjw_EXISTS 1
#define DT_N_S_soc_S_can_40006800_P_prop_seg 0
#define DT_N_S_soc_S_can_40006800_P_prop_seg_EXISTS 1
#define DT_N_S_soc_S_can_40006800_P_phase_seg1 5
#define DT_N_S_soc_S_can_40006800_P_phase_seg1_EXISTS 1
#define DT_N_S_soc_S_can_40006800_P_phase_seg2 6
#define DT_N_S_soc_S_can_40006800_P_phase_seg2_EXISTS 1
#define DT_N_S_soc_S_can_40006800_P_status "okay"
#define DT_N_S_soc_S_can_40006800_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_can_40006800_P_status_EXISTS 1
#define DT_N_S_soc_S_can_40006800_P_compatible {"st,stm32-can"}
#define DT_N_S_soc_S_can_40006800_P_compatible_IDX_0 "st,stm32-can"
#define DT_N_S_soc_S_can_40006800_P_compatible_LEN 1
#define DT_N_S_soc_S_can_40006800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_can_40006800_P_interrupt_names {"TX", "RX0", "RX1", "SCE"}
#define DT_N_S_soc_S_can_40006800_P_interrupt_names_IDX_0 "TX"
#define DT_N_S_soc_S_can_40006800_P_interrupt_names_IDX_1 "RX0"
#define DT_N_S_soc_S_can_40006800_P_interrupt_names_IDX_2 "RX1"
#define DT_N_S_soc_S_can_40006800_P_interrupt_names_IDX_3 "SCE"
#define DT_N_S_soc_S_can_40006800_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_can_40006800_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005400
 *
 * Node's generated path identifier: DT_N_S_soc_S_i2c_40005400
 *
 * Binding (compatible = st,stm32-i2c-v1):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/i2c/st,stm32-i2c-v1.yaml
 *
 * Dependency Ordinal: 23
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 I2C V1 controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005400_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/i2c@40005800
 *
 * Node's generated path identifier: DT_N_S_soc_S_i2c_40005800
 *
 * Binding (compatible = st,stm32-i2c-v1):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/i2c/st,stm32-i2c-v1.yaml
 *
 * Dependency Ordinal: 24
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 I2C V1 controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005800_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/i2c@40005c00
 *
 * Node's generated path identifier: DT_N_S_soc_S_i2c_40005c00
 *
 * Binding (compatible = st,stm32-i2c-v1):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/i2c/st,stm32-i2c-v1.yaml
 *
 * Dependency Ordinal: 25
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 I2C V1 controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005c00_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/dma@40026000
 *
 * Node's generated path identifier: DT_N_S_soc_S_dma_40026000
 *
 * Binding (compatible = st,stm32-dma):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/dma/st,stm32-dma.yaml
 *
 * Dependency Ordinal: 26
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   27  /soc/i2s@40003800
 *   28  /soc/i2s@40003c00
 *
 * Description:
 *   The STM32 DMA is a general-purpose direct memory access controller
 *   capable of supporting 5 or 6 or 7 or 8 independent DMA channels.
 *   Each channel can have up to 8 requests.
 *   DMA clients connected to the STM32 DMA controller must use the format
 *   described in the dma.txt file, using a four-cell specifier for each
 *   channel: a phandle to the DMA controller plus the following four integer cells:
 *     1. channel: the dma stream from 0 in V1 or 1 in V2 to <dma-requests>
 *     2. slot: DMA periph request ID in DMA_V2 or DMAMUX, dma request in V1
 *     3. channel-config: A 32bit mask specifying the DMA channel configuration
 *     which is device dependent:
 *         -bit 6-7 : Direction  (see dma.h)
 *        	       0x0: MEM to MEM
 *        	       0x1: MEM to PERIPH
 *        	       0x2: PERIPH to MEM
 *        	       0x3: reserved for PERIPH to PERIPH
 *         -bit 9 : Peripheral Increment Address
 *        	       0x0: no address increment between transfers
 *        	       0x1: increment address between transfers
 *         -bit 10 : Memory Increment Address
 *        	       0x0: no address increment between transfers
 *        	       0x1: increment address between transfers
 *         -bit 11-12 : Peripheral data size
 *        	       0x0: Byte (8 bits)
 *        	       0x1: Half-word (16 bits)
 *        	       0x2: Word (32 bits)
 *        	       0x3: reserved
 *         -bit 13-14 : Memory data size
 *        	       0x0: Byte (8 bits)
 *        	       0x1: Half-word (16 bits)
 *        	       0x2: Word (32 bits)
 *        	       0x3: reserved
 *         -bit 15: Peripheral Increment Offset Size (not USED for DMA V2)
 *        	       0x0: offset size is linked to the peripheral bus width
 *        	       0x1: offset size is fixed to 4 (32-bit alignment)
 *         -bit 16-17 : Priority level
 *        	       0x0: low
 *        	       0x1: medium
 *        	       0x2: high
 *        	       0x3: very high
 *     4. features: A 32bit bitfield value specifying DMA features
 *         -bit 0-1: DMA FIFO threshold selection (not USED for DMA V2)
 *        	       0x0: 1/4 full FIFO
 *        	       0x1: 1/2 full FIFO
 *        	       0x2: 3/4 full FIFO
 *        	       0x3: full FIFO
 *     examples for stm32wb55x
 *      dma2: dma-controller@40020400 {
 *          compatible = "st,stm32-dma";
 *          ...
 *          st,mem2mem;
 *          dma-requests = <7>;
 *          status = "disabled";
 *          label = "DMA_2";
 *         };
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_40026000_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/i2s@40003800
 *
 * Node's generated path identifier: DT_N_S_soc_S_i2s_40003800
 *
 * Binding (compatible = st,stm32-i2s):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/i2s/st,stm32-i2s.yaml
 *
 * Dependency Ordinal: 27
 *
 * Requires:
 *   8   /soc
 *   26  /soc/dma@40026000
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 I2S controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2s_40003800_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/i2s@40003c00
 *
 * Node's generated path identifier: DT_N_S_soc_S_i2s_40003c00
 *
 * Binding (compatible = st,stm32-i2s):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/i2s/st,stm32-i2s.yaml
 *
 * Dependency Ordinal: 28
 *
 * Requires:
 *   8   /soc
 *   26  /soc/dma@40026000
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 I2S controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2s_40003c00_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/dma@40026400
 *
 * Node's generated path identifier: DT_N_S_soc_S_dma_40026400
 *
 * Binding (compatible = st,stm32-dma):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/dma/st,stm32-dma.yaml
 *
 * Dependency Ordinal: 29
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   30  /soc/i2s@40013000
 *
 * Description:
 *   The STM32 DMA is a general-purpose direct memory access controller
 *   capable of supporting 5 or 6 or 7 or 8 independent DMA channels.
 *   Each channel can have up to 8 requests.
 *   DMA clients connected to the STM32 DMA controller must use the format
 *   described in the dma.txt file, using a four-cell specifier for each
 *   channel: a phandle to the DMA controller plus the following four integer cells:
 *     1. channel: the dma stream from 0 in V1 or 1 in V2 to <dma-requests>
 *     2. slot: DMA periph request ID in DMA_V2 or DMAMUX, dma request in V1
 *     3. channel-config: A 32bit mask specifying the DMA channel configuration
 *     which is device dependent:
 *         -bit 6-7 : Direction  (see dma.h)
 *        	       0x0: MEM to MEM
 *        	       0x1: MEM to PERIPH
 *        	       0x2: PERIPH to MEM
 *        	       0x3: reserved for PERIPH to PERIPH
 *         -bit 9 : Peripheral Increment Address
 *        	       0x0: no address increment between transfers
 *        	       0x1: increment address between transfers
 *         -bit 10 : Memory Increment Address
 *        	       0x0: no address increment between transfers
 *        	       0x1: increment address between transfers
 *         -bit 11-12 : Peripheral data size
 *        	       0x0: Byte (8 bits)
 *        	       0x1: Half-word (16 bits)
 *        	       0x2: Word (32 bits)
 *        	       0x3: reserved
 *         -bit 13-14 : Memory data size
 *        	       0x0: Byte (8 bits)
 *        	       0x1: Half-word (16 bits)
 *        	       0x2: Word (32 bits)
 *        	       0x3: reserved
 *         -bit 15: Peripheral Increment Offset Size (not USED for DMA V2)
 *        	       0x0: offset size is linked to the peripheral bus width
 *        	       0x1: offset size is fixed to 4 (32-bit alignment)
 *         -bit 16-17 : Priority level
 *        	       0x0: low
 *        	       0x1: medium
 *        	       0x2: high
 *        	       0x3: very high
 *     4. features: A 32bit bitfield value specifying DMA features
 *         -bit 0-1: DMA FIFO threshold selection (not USED for DMA V2)
 *        	       0x0: 1/4 full FIFO
 *        	       0x1: 1/2 full FIFO
 *        	       0x2: 3/4 full FIFO
 *        	       0x3: full FIFO
 *     examples for stm32wb55x
 *      dma2: dma-controller@40020400 {
 *          compatible = "st,stm32-dma";
 *          ...
 *          st,mem2mem;
 *          dma-requests = <7>;
 *          status = "disabled";
 *          label = "DMA_2";
 *         };
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_40026400_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/i2s@40013000
 *
 * Node's generated path identifier: DT_N_S_soc_S_i2s_40013000
 *
 * Binding (compatible = st,stm32-i2s):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/i2s/st,stm32-i2s.yaml
 *
 * Dependency Ordinal: 30
 *
 * Requires:
 *   8   /soc
 *   29  /soc/dma@40026400
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 I2S controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2s_40013000_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/rng@50060800
 *
 * Node's generated path identifier: DT_N_S_soc_S_rng_50060800
 *
 * Binding (compatible = st,stm32-rng):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/rng/st,stm32-rng.yaml
 *
 * Dependency Ordinal: 31
 *
 * Requires:
 *   8   /soc
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 Random Number Generator
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rng_50060800_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/rtc@40002800
 *
 * Node's generated path identifier: DT_N_S_soc_S_rtc_40002800
 *
 * Binding (compatible = st,stm32-rtc):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/rtc/st,stm32-rtc.yaml
 *
 * Dependency Ordinal: 32
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 RTC
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rtc_40002800_PARENT DT_N_S_soc

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rtc_40002800_EXISTS 1
#define DT_N_INST_0_st_stm32_rtc DT_N_S_soc_S_rtc_40002800
#define DT_N_NODELABEL_rtc       DT_N_S_soc_S_rtc_40002800

/* Special property macros: */
#define DT_N_S_soc_S_rtc_40002800_REG_NUM 1
#define DT_N_S_soc_S_rtc_40002800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_REG_IDX_0_VAL_ADDRESS 1073752064 /* 0x40002800 */
#define DT_N_S_soc_S_rtc_40002800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rtc_40002800_IRQ_NUM 1
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_VAL_irq 41
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_COMPAT_MATCHES_st_stm32_rtc 1

/* Generic property macros: */
#define DT_N_S_soc_S_rtc_40002800_P_reg {1073752064 /* 0x40002800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rtc_40002800_P_reg_IDX_0 1073752064
#define DT_N_S_soc_S_rtc_40002800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rtc_40002800_P_reg_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_label "RTC_0"
#define DT_N_S_soc_S_rtc_40002800_P_label_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_interrupts {41 /* 0x29 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_rtc_40002800_P_interrupts_IDX_0 41
#define DT_N_S_soc_S_rtc_40002800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rtc_40002800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_prescaler 32768
#define DT_N_S_soc_S_rtc_40002800_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_status "okay"
#define DT_N_S_soc_S_rtc_40002800_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_rtc_40002800_P_status_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_compatible {"st,stm32-rtc"}
#define DT_N_S_soc_S_rtc_40002800_P_compatible_IDX_0 "st,stm32-rtc"
#define DT_N_S_soc_S_rtc_40002800_P_compatible_LEN 1
#define DT_N_S_soc_S_rtc_40002800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_VAL_bits 268435456
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_clocks_LEN 1
#define DT_N_S_soc_S_rtc_40002800_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004400
 *
 * Node's generated path identifier: DT_N_S_soc_S_serial_40004400
 *
 * Binding (compatible = st,stm32-usart):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Dependency Ordinal: 33
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 USART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004400_PARENT DT_N_S_soc

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004400_EXISTS 1
#define DT_N_INST_1_st_stm32_usart DT_N_S_soc_S_serial_40004400
#define DT_N_INST_1_st_stm32_uart  DT_N_S_soc_S_serial_40004400
#define DT_N_NODELABEL_usart2      DT_N_S_soc_S_serial_40004400

/* Special property macros: */
#define DT_N_S_soc_S_serial_40004400_REG_NUM 1
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_VAL_ADDRESS 1073759232 /* 0x40004400 */
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40004400_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_irq 38
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MATCHES_st_stm32_uart 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004400_P_reg {1073759232 /* 0x40004400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_0 1073759232
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004400_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts {38 /* 0x26 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_0 38
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_current_speed 115200
#define DT_N_S_soc_S_serial_40004400_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_label "UART_2"
#define DT_N_S_soc_S_serial_40004400_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_status "okay"
#define DT_N_S_soc_S_serial_40004400_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40004400_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004400_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40004400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bits 131072
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004800
 *
 * Node's generated path identifier: DT_N_S_soc_S_serial_40004800
 *
 * Binding (compatible = st,stm32-usart):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Dependency Ordinal: 34
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 USART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004800_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/serial@40004c00
 *
 * Node's generated path identifier: DT_N_S_soc_S_serial_40004c00
 *
 * Binding (compatible = st,stm32-uart):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/serial/st,stm32-uart.yaml
 *
 * Dependency Ordinal: 35
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 UART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004c00_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/serial@40005000
 *
 * Node's generated path identifier: DT_N_S_soc_S_serial_40005000
 *
 * Binding (compatible = st,stm32-uart):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/serial/st,stm32-uart.yaml
 *
 * Dependency Ordinal: 36
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 UART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40005000_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/serial@40011000
 *
 * Node's generated path identifier: DT_N_S_soc_S_serial_40011000
 *
 * Binding (compatible = st,stm32-usart):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Dependency Ordinal: 37
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 USART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40011000_PARENT DT_N_S_soc

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40011000_EXISTS 1
#define DT_N_INST_0_st_stm32_usart DT_N_S_soc_S_serial_40011000
#define DT_N_INST_0_st_stm32_uart  DT_N_S_soc_S_serial_40011000
#define DT_N_NODELABEL_usart1      DT_N_S_soc_S_serial_40011000

/* Special property macros: */
#define DT_N_S_soc_S_serial_40011000_REG_NUM 1
#define DT_N_S_soc_S_serial_40011000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_REG_IDX_0_VAL_ADDRESS 1073811456 /* 0x40011000 */
#define DT_N_S_soc_S_serial_40011000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40011000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_MATCHES_st_stm32_uart 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40011000_P_reg {1073811456 /* 0x40011000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40011000_P_reg_IDX_0 1073811456
#define DT_N_S_soc_S_serial_40011000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40011000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_interrupts {37 /* 0x25 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40011000_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_serial_40011000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40011000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_current_speed 115200
#define DT_N_S_soc_S_serial_40011000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_label "UART_1"
#define DT_N_S_soc_S_serial_40011000_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40011000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_status "okay"
#define DT_N_S_soc_S_serial_40011000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40011000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40011000_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40011000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/serial@40011400
 *
 * Node's generated path identifier: DT_N_S_soc_S_serial_40011400
 *
 * Binding (compatible = st,stm32-usart):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/serial/st,stm32-usart.yaml
 *
 * Dependency Ordinal: 38
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 USART
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40011400_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/spi@40003800
 *
 * Node's generated path identifier: DT_N_S_soc_S_spi_40003800
 *
 * Binding (compatible = st,stm32-spi):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/spi/st,stm32-spi.yaml
 *
 * Dependency Ordinal: 39
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 SPI controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40003800_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/spi@40003c00
 *
 * Node's generated path identifier: DT_N_S_soc_S_spi_40003c00
 *
 * Binding (compatible = st,stm32-spi):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/spi/st,stm32-spi.yaml
 *
 * Dependency Ordinal: 40
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 SPI controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40003c00_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/spi@40013000
 *
 * Node's generated path identifier: DT_N_S_soc_S_spi_40013000
 *
 * Binding (compatible = st,stm32-spi):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/spi/st,stm32-spi.yaml
 *
 * Dependency Ordinal: 41
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 SPI controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40013000_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/spi@40013400
 *
 * Node's generated path identifier: DT_N_S_soc_S_spi_40013400
 *
 * Binding (compatible = st,stm32-spi):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/spi/st,stm32-spi.yaml
 *
 * Dependency Ordinal: 42
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 SPI controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40013400_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node's generated path identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Dependency Ordinal: 43
 *
 * Requires:
 *   8   /soc
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /otghs_fs_phy
 *
 * Node's generated path identifier: DT_N_S_otghs_fs_phy
 *
 * Binding (compatible = usb-nop-xceiv):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/phy/usb-nop-xceiv.yaml
 *
 * Dependency Ordinal: 44
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   45  /soc/usb@40040000
 *
 * Description:
 *   This binding is to be used by all the usb transceivers which are built-in
 *   with USB IP
 */

/* Node parent (/) identifier: */
#define DT_N_S_otghs_fs_phy_PARENT DT_N

/* Existence and alternate IDs: */
#define DT_N_S_otghs_fs_phy_EXISTS 1
#define DT_N_INST_1_usb_nop_xceiv   DT_N_S_otghs_fs_phy
#define DT_N_NODELABEL_otghs_fs_phy DT_N_S_otghs_fs_phy

/* Special property macros: */
#define DT_N_S_otghs_fs_phy_REG_NUM 0
#define DT_N_S_otghs_fs_phy_IRQ_NUM 0
#define DT_N_S_otghs_fs_phy_COMPAT_MATCHES_usb_nop_xceiv 1

/* Generic property macros: */
#define DT_N_S_otghs_fs_phy_P_compatible {"usb-nop-xceiv"}
#define DT_N_S_otghs_fs_phy_P_compatible_IDX_0 "usb-nop-xceiv"
#define DT_N_S_otghs_fs_phy_P_compatible_LEN 1
#define DT_N_S_otghs_fs_phy_P_compatible_EXISTS 1
#define DT_N_S_otghs_fs_phy_P_label "OTGHS_FS_PHY"
#define DT_N_S_otghs_fs_phy_P_label_EXISTS 1

/*
 * Devicetree node: /soc/usb@40040000
 *
 * Node's generated path identifier: DT_N_S_soc_S_usb_40040000
 *
 * Binding (compatible = st,stm32-otghs):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/usb/st,stm32-otghs.yaml
 *
 * Dependency Ordinal: 45
 *
 * Requires:
 *   44  /otghs_fs_phy
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 OTGHS controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_usb_40040000_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /otgfs_phy
 *
 * Node's generated path identifier: DT_N_S_otgfs_phy
 *
 * Binding (compatible = usb-nop-xceiv):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/phy/usb-nop-xceiv.yaml
 *
 * Dependency Ordinal: 46
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   47  /soc/usb@50000000
 *
 * Description:
 *   This binding is to be used by all the usb transceivers which are built-in
 *   with USB IP
 */

/* Node parent (/) identifier: */
#define DT_N_S_otgfs_phy_PARENT DT_N

/* Existence and alternate IDs: */
#define DT_N_S_otgfs_phy_EXISTS 1
#define DT_N_INST_0_usb_nop_xceiv DT_N_S_otgfs_phy
#define DT_N_NODELABEL_otgfs_phy  DT_N_S_otgfs_phy

/* Special property macros: */
#define DT_N_S_otgfs_phy_REG_NUM 0
#define DT_N_S_otgfs_phy_IRQ_NUM 0
#define DT_N_S_otgfs_phy_COMPAT_MATCHES_usb_nop_xceiv 1

/* Generic property macros: */
#define DT_N_S_otgfs_phy_P_compatible {"usb-nop-xceiv"}
#define DT_N_S_otgfs_phy_P_compatible_IDX_0 "usb-nop-xceiv"
#define DT_N_S_otgfs_phy_P_compatible_LEN 1
#define DT_N_S_otgfs_phy_P_compatible_EXISTS 1
#define DT_N_S_otgfs_phy_P_label "OTGFS_PHY"
#define DT_N_S_otgfs_phy_P_label_EXISTS 1

/*
 * Devicetree node: /soc/usb@50000000
 *
 * Node's generated path identifier: DT_N_S_soc_S_usb_50000000
 *
 * Binding (compatible = st,stm32-otgfs):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/usb/st,stm32-otgfs.yaml
 *
 * Dependency Ordinal: 47
 *
 * Requires:
 *   46  /otgfs_phy
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 OTGFS controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_usb_50000000_PARENT DT_N_S_soc

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usb_50000000_EXISTS 1
#define DT_N_INST_0_st_stm32_otgfs DT_N_S_soc_S_usb_50000000
#define DT_N_NODELABEL_usbotg_fs   DT_N_S_soc_S_usb_50000000

/* Special property macros: */
#define DT_N_S_soc_S_usb_50000000_REG_NUM 1
#define DT_N_S_soc_S_usb_50000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_REG_IDX_0_VAL_ADDRESS 1342177280 /* 0x50000000 */
#define DT_N_S_soc_S_usb_50000000_REG_IDX_0_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_soc_S_usb_50000000_IRQ_NUM 1
#define DT_N_S_soc_S_usb_50000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_IRQ_IDX_0_VAL_irq 67
#define DT_N_S_soc_S_usb_50000000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_usb_50000000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_IRQ_NAME_otgfs_VAL_irq DT_N_S_soc_S_usb_50000000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_usb_50000000_IRQ_NAME_otgfs_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_IRQ_NAME_otgfs_VAL_priority DT_N_S_soc_S_usb_50000000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_usb_50000000_IRQ_NAME_otgfs_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_COMPAT_MATCHES_st_stm32_otgfs 1

/* Generic property macros: */
#define DT_N_S_soc_S_usb_50000000_P_reg {1342177280 /* 0x50000000 */, 262144 /* 0x40000 */}
#define DT_N_S_soc_S_usb_50000000_P_reg_IDX_0 1342177280
#define DT_N_S_soc_S_usb_50000000_P_reg_IDX_1 262144
#define DT_N_S_soc_S_usb_50000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_interrupts {67 /* 0x43 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_usb_50000000_P_interrupts_IDX_0 67
#define DT_N_S_soc_S_usb_50000000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_usb_50000000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_ram_size 1280
#define DT_N_S_soc_S_usb_50000000_P_ram_size_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_phys_IDX_0_PH DT_N_S_otgfs_phy
#define DT_N_S_soc_S_usb_50000000_P_phys_LEN 1
#define DT_N_S_soc_S_usb_50000000_P_phys_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_usb_50000000_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_usb_50000000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_usb_50000000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_clocks_LEN 1
#define DT_N_S_soc_S_usb_50000000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_num_bidir_endpoints 4
#define DT_N_S_soc_S_usb_50000000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_maximum_speed "full-speed"
#define DT_N_S_soc_S_usb_50000000_P_maximum_speed_ENUM_IDX 1
#define DT_N_S_soc_S_usb_50000000_P_maximum_speed_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_label "OTGFS"
#define DT_N_S_soc_S_usb_50000000_P_label_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_status "okay"
#define DT_N_S_soc_S_usb_50000000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_usb_50000000_P_status_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_compatible {"st,stm32-otgfs"}
#define DT_N_S_soc_S_usb_50000000_P_compatible_IDX_0 "st,stm32-otgfs"
#define DT_N_S_soc_S_usb_50000000_P_compatible_LEN 1
#define DT_N_S_soc_S_usb_50000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_interrupt_names {"otgfs"}
#define DT_N_S_soc_S_usb_50000000_P_interrupt_names_IDX_0 "otgfs"
#define DT_N_S_soc_S_usb_50000000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_usb_50000000_P_interrupt_names_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@40002c00
 *
 * Node's generated path identifier: DT_N_S_soc_S_watchdog_40002c00
 *
 * Binding (compatible = st,stm32-window-watchdog):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/watchdog/st,stm32-window-watchdog.yaml
 *
 * Dependency Ordinal: 48
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 system window watchdog
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_40002c00_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/watchdog@40003000
 *
 * Node's generated path identifier: DT_N_S_soc_S_watchdog_40003000
 *
 * Binding (compatible = st,stm32-watchdog):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/watchdog/st,stm32-watchdog.yaml
 *
 * Dependency Ordinal: 49
 *
 * Requires:
 *   8   /soc
 *
 * Description:
 *   STM32 watchdog
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_40003000_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/flash-controller@40023c00
 *
 * Node's generated path identifier: DT_N_S_soc_S_flash_controller_40023c00
 *
 * Binding (compatible = st,stm32-flash-controller):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/flash_controller/st,stm32-flash-controller.yaml
 *
 * Dependency Ordinal: 50
 *
 * Requires:
 *   8   /soc
 *   19  /soc/interrupt-controller@e000e100
 *
 * Supports:
 *   51  /soc/flash-controller@40023c00/flash@8000000
 *
 * Description:
 *   STM32 Family flash controller
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_40023c00_PARENT DT_N_S_soc

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40023c00_EXISTS 1
#define DT_N_INST_0_st_stm32_flash_controller   DT_N_S_soc_S_flash_controller_40023c00
#define DT_N_INST_0_st_stm32f4_flash_controller DT_N_S_soc_S_flash_controller_40023c00
#define DT_N_NODELABEL_flash                    DT_N_S_soc_S_flash_controller_40023c00

/* Special property macros: */
#define DT_N_S_soc_S_flash_controller_40023c00_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40023c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_REG_IDX_0_VAL_ADDRESS 1073888256 /* 0x40023c00 */
#define DT_N_S_soc_S_flash_controller_40023c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_flash_controller_40023c00_IRQ_NUM 1
#define DT_N_S_soc_S_flash_controller_40023c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_flash_controller_40023c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_flash_controller_40023c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_COMPAT_MATCHES_st_stm32_flash_controller 1
#define DT_N_S_soc_S_flash_controller_40023c00_COMPAT_MATCHES_st_stm32f4_flash_controller 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40023c00_P_label "FLASH_CTRL"
#define DT_N_S_soc_S_flash_controller_40023c00_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_P_reg {1073888256 /* 0x40023c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_flash_controller_40023c00_P_reg_IDX_0 1073888256
#define DT_N_S_soc_S_flash_controller_40023c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_flash_controller_40023c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_P_compatible {"st,stm32-flash-controller", "st,stm32f4-flash-controller"}
#define DT_N_S_soc_S_flash_controller_40023c00_P_compatible_IDX_0 "st,stm32-flash-controller"
#define DT_N_S_soc_S_flash_controller_40023c00_P_compatible_IDX_1 "st,stm32f4-flash-controller"
#define DT_N_S_soc_S_flash_controller_40023c00_P_compatible_LEN 2
#define DT_N_S_soc_S_flash_controller_40023c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_P_interrupts {4 /* 0x4 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_flash_controller_40023c00_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_flash_controller_40023c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_flash_controller_40023c00_P_interrupts_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40023c00/flash@8000000
 *
 * Node's generated path identifier: DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000
 *
 * Binding (compatible = soc-nv-flash):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * Dependency Ordinal: 51
 *
 * Requires:
 *   50  /soc/flash-controller@40023c00
 *
 * Description:
 *   Flash node
 */

/* Node parent (/soc/flash-controller@40023c00) identifier: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_PARENT DT_N_S_soc_S_flash_controller_40023c00

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000
#define DT_N_NODELABEL_flash0    DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000

/* Special property macros: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_REG_IDX_0_VAL_ADDRESS 134217728 /* 0x8000000 */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_REG_IDX_0_VAL_SIZE 1048576 /* 0x100000 */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_COMPAT_MATCHES_soc_nv_flash 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_label "FLASH_STM32"
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_write_block_size 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_compatible {"soc-nv-flash"}
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_reg {134217728 /* 0x8000000 */, 1048576 /* 0x100000 */}
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_reg_IDX_0 134217728
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_reg_IDX_1 1048576
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40020400
 *
 * Node's generated path identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 52
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_PARENT DT_N_S_soc_S_pin_controller_40020000

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_EXISTS 1
#define DT_N_INST_1_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400
#define DT_N_NODELABEL_gpiob      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_REG_IDX_0_VAL_ADDRESS 1073873920 /* 0x40020400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_COMPAT_MATCHES_st_stm32_gpio 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_reg {1073873920 /* 0x40020400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_reg_IDX_0 1073873920
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_label "GPIOB"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40020800
 *
 * Node's generated path identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 53
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_PARENT DT_N_S_soc_S_pin_controller_40020000

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_EXISTS 1
#define DT_N_INST_2_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800
#define DT_N_NODELABEL_gpioc      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_REG_IDX_0_VAL_ADDRESS 1073874944 /* 0x40020800 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_COMPAT_MATCHES_st_stm32_gpio 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_reg {1073874944 /* 0x40020800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_reg_IDX_0 1073874944
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_label "GPIOC"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_IDX_0_VAL_bits 4
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40021000
 *
 * Node's generated path identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 54
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_PARENT DT_N_S_soc_S_pin_controller_40020000

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_EXISTS 1
#define DT_N_INST_4_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000
#define DT_N_NODELABEL_gpioe      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_REG_IDX_0_VAL_ADDRESS 1073876992 /* 0x40021000 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_COMPAT_MATCHES_st_stm32_gpio 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_reg {1073876992 /* 0x40021000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_reg_IDX_0 1073876992
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_label "GPIOE"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40021400
 *
 * Node's generated path identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 55
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_PARENT DT_N_S_soc_S_pin_controller_40020000

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_EXISTS 1
#define DT_N_INST_6_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400
#define DT_N_NODELABEL_gpiof      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_REG_IDX_0_VAL_ADDRESS 1073878016 /* 0x40021400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_COMPAT_MATCHES_st_stm32_gpio 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_reg {1073878016 /* 0x40021400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_reg_IDX_0 1073878016
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_label "GPIOF"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40021800
 *
 * Node's generated path identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 56
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_PARENT DT_N_S_soc_S_pin_controller_40020000

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_EXISTS 1
#define DT_N_INST_7_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800
#define DT_N_NODELABEL_gpiog      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_REG_IDX_0_VAL_ADDRESS 1073879040 /* 0x40021800 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_COMPAT_MATCHES_st_stm32_gpio 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_reg {1073879040 /* 0x40021800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_reg_IDX_0 1073879040
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_label "GPIOG"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40021c00
 *
 * Node's generated path identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 57
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_PARENT DT_N_S_soc_S_pin_controller_40020000

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_EXISTS 1
#define DT_N_INST_5_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00
#define DT_N_NODELABEL_gpioh      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_REG_IDX_0_VAL_ADDRESS 1073880064 /* 0x40021c00 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_COMPAT_MATCHES_st_stm32_gpio 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_reg {1073880064 /* 0x40021c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_reg_IDX_0 1073880064
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_label "GPIOH"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40022000
 *
 * Node's generated path identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000
 *
 * Binding (compatible = st,stm32-gpio):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * Dependency Ordinal: 58
 *
 * Requires:
 *   9   /soc/pin-controller@40020000
 *   10  /soc/rcc@40023800
 *
 * Description:
 *   STM32 GPIO node
 */

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_PARENT DT_N_S_soc_S_pin_controller_40020000

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_EXISTS 1
#define DT_N_INST_8_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000
#define DT_N_NODELABEL_gpioi      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000

/* Special property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_REG_IDX_0_VAL_ADDRESS 1073881088 /* 0x40022000 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_COMPAT_MATCHES_st_stm32_gpio 1

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_reg {1073881088 /* 0x40022000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_reg_IDX_0 1073881088
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_label "GPIOI"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40000000
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 59
 *
 * Requires:
 *   8   /soc
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   60  /soc/timers@40000000/pwm
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000000_PARENT DT_N_S_soc

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_EXISTS 1
#define DT_N_INST_0_st_stm32_timers DT_N_S_soc_S_timers_40000000
#define DT_N_NODELABEL_timers2      DT_N_S_soc_S_timers_40000000

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000000_REG_NUM 1
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_VAL_ADDRESS 1073741824 /* 0x40000000 */
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000000_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000000_COMPAT_MATCHES_st_stm32_timers 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_P_label "TIMERS_2"
#define DT_N_S_soc_S_timers_40000000_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_reg {1073741824 /* 0x40000000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_0 1073741824
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_status "okay"
#define DT_N_S_soc_S_timers_40000000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000/pwm
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40000000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 60
 *
 * Requires:
 *   59  /soc/timers@40000000
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40000000) identifier: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_PARENT DT_N_S_soc_S_timers_40000000

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_EXISTS 1
#define DT_N_INST_0_st_stm32_pwm DT_N_S_soc_S_timers_40000000_S_pwm

/* Special property macros: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_label "PWM_2"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status "okay"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40000400
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 61
 *
 * Requires:
 *   8   /soc
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   62  /soc/timers@40000400/pwm
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000400_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40000400/pwm
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40000400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 62
 *
 * Requires:
 *   61  /soc/timers@40000400
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40000400) identifier: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_PARENT DT_N_S_soc_S_timers_40000400

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40000800
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40000800
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 63
 *
 * Requires:
 *   8   /soc
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   64  /soc/timers@40000800/pwm
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000800_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40000800/pwm
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40000800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 64
 *
 * Requires:
 *   63  /soc/timers@40000800
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40000800) identifier: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_PARENT DT_N_S_soc_S_timers_40000800

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40000c00
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40000c00
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 65
 *
 * Requires:
 *   8   /soc
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   66  /soc/timers@40000c00/pwm
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000c00_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40000c00/pwm
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40000c00_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 66
 *
 * Requires:
 *   65  /soc/timers@40000c00
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40000c00) identifier: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_PARENT DT_N_S_soc_S_timers_40000c00

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40001000
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40001000
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 67
 *
 * Requires:
 *   8   /soc
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   68  /soc/timers@40001000/pwm
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001000_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40001000/pwm
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40001000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 68
 *
 * Requires:
 *   67  /soc/timers@40001000
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40001000) identifier: */
#define DT_N_S_soc_S_timers_40001000_S_pwm_PARENT DT_N_S_soc_S_timers_40001000

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40001400
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40001400
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 69
 *
 * Requires:
 *   8   /soc
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   70  /soc/timers@40001400/pwm
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001400_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40001400/pwm
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40001400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 70
 *
 * Requires:
 *   69  /soc/timers@40001400
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40001400) identifier: */
#define DT_N_S_soc_S_timers_40001400_S_pwm_PARENT DT_N_S_soc_S_timers_40001400

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40001800
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40001800
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 71
 *
 * Requires:
 *   8   /soc
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   72  /soc/timers@40001800/pwm
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001800_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40001800/pwm
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40001800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 72
 *
 * Requires:
 *   71  /soc/timers@40001800
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40001800) identifier: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_PARENT DT_N_S_soc_S_timers_40001800

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40001c00
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40001c00
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 73
 *
 * Requires:
 *   8   /soc
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   74  /soc/timers@40001c00/pwm
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001c00_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40001c00/pwm
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40001c00_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 74
 *
 * Requires:
 *   73  /soc/timers@40001c00
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40001c00) identifier: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_PARENT DT_N_S_soc_S_timers_40001c00

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40002000
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40002000
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 75
 *
 * Requires:
 *   8   /soc
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   76  /soc/timers@40002000/pwm
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40002000_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40002000/pwm
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40002000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 76
 *
 * Requires:
 *   75  /soc/timers@40002000
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40002000) identifier: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_PARENT DT_N_S_soc_S_timers_40002000

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40010000
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40010000
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 77
 *
 * Requires:
 *   8   /soc
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   78  /soc/timers@40010000/pwm
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40010000_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40010000/pwm
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40010000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 78
 *
 * Requires:
 *   77  /soc/timers@40010000
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40010000) identifier: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_PARENT DT_N_S_soc_S_timers_40010000

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40010400
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40010400
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 79
 *
 * Requires:
 *   8   /soc
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   80  /soc/timers@40010400/pwm
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40010400_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40010400/pwm
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40010400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 80
 *
 * Requires:
 *   79  /soc/timers@40010400
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40010400) identifier: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_PARENT DT_N_S_soc_S_timers_40010400

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40014000
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40014000
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 81
 *
 * Requires:
 *   8   /soc
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   82  /soc/timers@40014000/pwm
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014000_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40014000/pwm
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40014000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 82
 *
 * Requires:
 *   81  /soc/timers@40014000
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40014000) identifier: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_PARENT DT_N_S_soc_S_timers_40014000

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40014400
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40014400
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 83
 *
 * Requires:
 *   8   /soc
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   84  /soc/timers@40014400/pwm
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014400_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40014400/pwm
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40014400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 84
 *
 * Requires:
 *   83  /soc/timers@40014400
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40014400) identifier: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_PARENT DT_N_S_soc_S_timers_40014400

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40014800
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40014800
 *
 * Binding (compatible = st,stm32-timers):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/timer/st,stm32-timers.yaml
 *
 * Dependency Ordinal: 85
 *
 * Requires:
 *   8   /soc
 *   10  /soc/rcc@40023800
 *
 * Supports:
 *   86  /soc/timers@40014800/pwm
 *
 * Description:
 *   STM32 timers
 */

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014800_PARENT DT_N_S_soc

/* No node macros: node is disabled */

/*
 * Devicetree node: /soc/timers@40014800/pwm
 *
 * Node's generated path identifier: DT_N_S_soc_S_timers_40014800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   /home/jedsada-emertxe/emone/zephyrproject/zephyr/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * Dependency Ordinal: 86
 *
 * Requires:
 *   85  /soc/timers@40014800
 *
 * Description:
 *   STM32 PWM
 */

/* Node parent (/soc/timers@40014800) identifier: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_PARENT DT_N_S_soc_S_timers_40014800

/* No node macros: node is disabled */

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_flash_controller_40023c00
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_rng_50060800
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_serial_40004400
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_serial_40004400
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_memory_20000000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_ccm                     DT_N_S_memory_10000000
#define DT_CHOSEN_zephyr_ccm_EXISTS              1
#define DT_CHOSEN_zephyr_can_primary             DT_N_S_soc_S_can_40006800
#define DT_CHOSEN_zephyr_can_primary_EXISTS      1

/*
 * Helpers for calling a macro/function a fixed number of times
 */
#define DT_FOREACH_IMPL_1(fn) fn(0);
#define DT_FOREACH_IMPL_2(fn) fn(0); fn(1);
#define DT_FOREACH_IMPL_3(fn) fn(0); fn(1); fn(2);
#define DT_FOREACH_IMPL_4(fn) fn(0); fn(1); fn(2); fn(3);
#define DT_FOREACH_IMPL_5(fn) fn(0); fn(1); fn(2); fn(3); fn(4);
#define DT_FOREACH_IMPL_6(fn) fn(0); fn(1); fn(2); fn(3); fn(4); fn(5);
#define DT_FOREACH_IMPL_7(fn) fn(0); fn(1); fn(2); fn(3); fn(4); fn(5); fn(6);
#define DT_FOREACH_IMPL_8(fn) fn(0); fn(1); fn(2); fn(3); fn(4); fn(5); fn(6); fn(7);
#define DT_FOREACH_IMPL_9(fn) fn(0); fn(1); fn(2); fn(3); fn(4); fn(5); fn(6); fn(7); fn(8);

/*
 * Macros for enabled instances of each compatible
 */
#define DT_N_INST_st_stm32f4discovery_NUM 1
#define DT_N_INST_st_stm32f407_NUM 1
#define DT_N_INST_simple_bus_NUM 1
#define DT_N_INST_arm_v7m_nvic_NUM 1
#define DT_N_INST_st_stm32_flash_controller_NUM 1
#define DT_N_INST_st_stm32f4_flash_controller_NUM 1
#define DT_N_INST_soc_nv_flash_NUM 1
#define DT_N_INST_st_stm32_rcc_NUM 1
#define DT_N_INST_st_stm32_pinmux_NUM 1
#define DT_N_INST_st_stm32_gpio_NUM 9
#define DT_N_INST_st_stm32_usart_NUM 2
#define DT_N_INST_st_stm32_uart_NUM 2
#define DT_N_INST_st_stm32_otgfs_NUM 1
#define DT_N_INST_st_stm32_timers_NUM 1
#define DT_N_INST_st_stm32_pwm_NUM 1
#define DT_N_INST_st_stm32_rtc_NUM 1
#define DT_N_INST_st_stm32_can_NUM 1
#define DT_N_INST_arm_cortex_m4f_NUM 1
#define DT_N_INST_mmio_sram_NUM 1
#define DT_N_INST_usb_nop_xceiv_NUM 2
#define DT_N_INST_st_stm32_ccm_NUM 1
#define DT_N_INST_gpio_leds_NUM 1
#define DT_N_INST_gpio_keys_NUM 1
#define DT_FOREACH_INST_st_stm32f4discovery(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_st_stm32f407(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_simple_bus(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_arm_v7m_nvic(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_st_stm32_flash_controller(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_st_stm32f4_flash_controller(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_soc_nv_flash(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_st_stm32_rcc(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_st_stm32_pinmux(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_st_stm32_gpio(fn) DT_FOREACH_IMPL_9(fn)
#define DT_FOREACH_INST_st_stm32_usart(fn) DT_FOREACH_IMPL_2(fn)
#define DT_FOREACH_INST_st_stm32_uart(fn) DT_FOREACH_IMPL_2(fn)
#define DT_FOREACH_INST_st_stm32_otgfs(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_st_stm32_timers(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_st_stm32_pwm(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_st_stm32_rtc(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_st_stm32_can(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_arm_cortex_m4f(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_mmio_sram(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_usb_nop_xceiv(fn) DT_FOREACH_IMPL_2(fn)
#define DT_FOREACH_INST_st_stm32_ccm(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_gpio_leds(fn) DT_FOREACH_IMPL_1(fn)
#define DT_FOREACH_INST_gpio_keys(fn) DT_FOREACH_IMPL_1(fn)

/*
 * Bus information for enabled nodes of each compatible
 */
