{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615721112941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.01std SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.01std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615721112942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 18:25:12 2021 " "Processing started: Sun Mar 14 18:25:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615721112942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615721112942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off backprop_stack -c backprop_stack " "Command: quartus_map --read_settings_files=on --write_settings_files=off backprop_stack -c backprop_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615721112942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615721113465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615721113465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 1 1 " "Found 1 design units, including 1 entities, in source file /neural-burning/mult_matrix_revert/mult_matrix_revert.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_matrix_revert " "Found entity 1: mult_matrix_revert" {  } { { "../mult_matrix_revert/mult_matrix_revert.sv" "" { Text "G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615721119543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615721119543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/register_delay/delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file /neural-burning/register_delay/delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "../register_delay/delay.sv" "" { Text "G:/neural-burning/register_delay/delay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615721119543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615721119543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file start_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_store " "Found entity 1: start_store" {  } { { "start_store.sv" "" { Text "G:/neural-burning/backprop_stack/start_store.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615721119544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615721119544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systolic_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file systolic_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systolic_array " "Found entity 1: systolic_array" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615721119545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615721119545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "continuous_systolic.sv 1 1 " "Found 1 design units, including 1 entities, in source file continuous_systolic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 continuous_systolic " "Found entity 1: continuous_systolic" {  } { { "continuous_systolic.sv" "" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615721119547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615721119547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 1 1 " "Found 1 design units, including 1 entities, in source file /neural-burning/mult_matrix_prep/mult_matrix_prep.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_matrix_prep " "Found entity 1: mult_matrix_prep" {  } { { "../mult_matrix_prep/mult_matrix_prep.sv" "" { Text "G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615721119548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615721119548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_to_z_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file z_to_z_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 z_to_z_calculator " "Found entity 1: z_to_z_calculator" {  } { { "z_to_z_calculator.sv" "" { Text "G:/neural-burning/backprop_stack/z_to_z_calculator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615721119548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615721119548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neural-burning/general_data_operator/src/gdo.sv 1 0 " "Found 1 design units, including 0 entities, in source file /neural-burning/general_data_operator/src/gdo.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gdo (SystemVerilog) " "Found design unit 1: gdo (SystemVerilog)" {  } { { "../general_data_operator/src/gdo.sv" "" { Text "G:/neural-burning/general_data_operator/src/gdo.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615721119550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615721119550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backprop_stack.sv 1 1 " "Found 1 design units, including 1 entities, in source file backprop_stack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backprop_stack " "Found entity 1: backprop_stack" {  } { { "backprop_stack.sv" "" { Text "G:/neural-burning/backprop_stack/backprop_stack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615721119551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615721119551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "systolic_array " "Elaborating entity \"systolic_array\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615721119599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trans_list systolic_array.sv(26) " "Verilog HDL or VHDL warning at systolic_array.sv(26): object \"trans_list\" assigned a value but never read" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615721119600 "|systolic_array"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:delay_inst_current_layer_wire " "Elaborating entity \"delay\" for hierarchy \"delay:delay_inst_current_layer_wire\"" {  } { { "systolic_array.sv" "delay_inst_current_layer_wire" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615721119655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:delay_inst_one_address_wire " "Elaborating entity \"delay\" for hierarchy \"delay:delay_inst_one_address_wire\"" {  } { { "systolic_array.sv" "delay_inst_one_address_wire" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615721119657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 delay.sv(15) " "Verilog HDL assignment warning at delay.sv(15): truncated value with size 32 to match size of target (3)" {  } { { "../register_delay/delay.sv" "" { Text "G:/neural-burning/register_delay/delay.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615721119657 "|backprop_stack|systolic_array:set_up_systolic_array[0].systolic_array|delay:delay_inst_one_address_wire"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "continuous_systolic continuous_systolic:set_up_z_to_z\[0\].continuous_systolic " "Elaborating entity \"continuous_systolic\" for hierarchy \"continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\"" {  } { { "systolic_array.sv" "set_up_z_to_z\[0\].continuous_systolic" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615721119658 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1615721119661 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "a_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"a_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1615721119661 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "b_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"b_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1615721119661 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum_wire " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum_wire\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1615721119661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_matrix_revert continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|mult_matrix_revert:a_matrix_revert_inst " "Elaborating entity \"mult_matrix_revert\" for hierarchy \"continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|mult_matrix_revert:a_matrix_revert_inst\"" {  } { { "continuous_systolic.sv" "a_matrix_revert_inst" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615721119662 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1615721119662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|delay:delay_inst_reset_counter " "Elaborating entity \"delay\" for hierarchy \"continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|delay:delay_inst_reset_counter\"" {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615721119663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|delay:delay_inst_reverted_a_delay " "Elaborating entity \"delay\" for hierarchy \"continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|delay:delay_inst_reverted_a_delay\"" {  } { { "continuous_systolic.sv" "delay_inst_reverted_a_delay" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615721119664 ""}
{ "Warning" "WSGN_SEARCH_FILE" "transformer.sv 1 1 " "Using design file transformer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 transformer " "Found entity 1: transformer" {  } { { "transformer.sv" "" { Text "G:/neural-burning/backprop_stack/transformer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615721119674 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615721119674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transformer continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|transformer:transformer_reverted_inst " "Elaborating entity \"transformer\" for hierarchy \"continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|transformer:transformer_reverted_inst\"" {  } { { "continuous_systolic.sv" "transformer_reverted_inst" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615721119675 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "index transformer.sv(19) " "Verilog HDL or VHDL warning at transformer.sv(19): object \"index\" assigned a value but never read" {  } { { "transformer.sv" "" { Text "G:/neural-burning/backprop_stack/transformer.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615721119676 "|backprop_stack|z_to_z_calculator:set_up_z_to_z_calculator[0].z_to_z_calculator_inst|transformer:transformer_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "transform_buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"transform_buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1615721119676 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615721119796 "|systolic_array|continuous_systolic:set_up_z_to_z[0].continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615721119796 "|systolic_array|continuous_systolic:set_up_z_to_z[0].continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615721119799 "|systolic_array|continuous_systolic:set_up_z_to_z[0].continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615721119799 "|systolic_array|continuous_systolic:set_up_z_to_z[0].continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615721119802 "|systolic_array|continuous_systolic:set_up_z_to_z[0].continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615721119802 "|systolic_array|continuous_systolic:set_up_z_to_z[0].continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "bus_in delay_inst_reset_counter 1 48 " "Port \"bus_in\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be driven by GND." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1615721119805 "|systolic_array|continuous_systolic:set_up_z_to_z[0].continuous_systolic|delay:delay_inst_reset_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "bus_out delay_inst_reset_counter 1 48 " "Port \"bus_out\" on the entity instantiation of \"delay_inst_reset_counter\" is connected to a signal of width 1. The formal width of the signal in the module is 48.  The extra bits will be left dangling without any fan-out logic." {  } { { "continuous_systolic.sv" "delay_inst_reset_counter" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 58 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1615721119805 "|systolic_array|continuous_systolic:set_up_z_to_z[0].continuous_systolic|delay:delay_inst_reset_counter"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721120988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721120988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:set_up_z_to_z\[4\].continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:set_up_z_to_z\[4\].continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721120988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721120988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod2\"" {  } { { "continuous_systolic.sv" "Mod2" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721120988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721120988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721120988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:set_up_z_to_z\[4\].continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:set_up_z_to_z\[4\].continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721120988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721120988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod1\"" {  } { { "continuous_systolic.sv" "Mod1" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721120988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721120988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:set_up_z_to_z\[2\].continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721120988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:set_up_z_to_z\[4\].continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:set_up_z_to_z\[4\].continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721120988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:set_up_z_to_z\[3\].continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721120988 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"continuous_systolic:set_up_z_to_z\[1\].continuous_systolic\|Mod0\"" {  } { { "continuous_systolic.sv" "Mod0" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721120988 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1615721120988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|lpm_divide:Mod2\"" {  } { { "continuous_systolic.sv" "" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615721121023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|lpm_divide:Mod2 " "Instantiated megafunction \"continuous_systolic:set_up_z_to_z\[0\].continuous_systolic\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615721121023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615721121023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615721121023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615721121023 ""}  } { { "continuous_systolic.sv" "" { Text "G:/neural-burning/backprop_stack/continuous_systolic.sv" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615721121023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "G:/neural-burning/backprop_stack/db/lpm_divide_j3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615721121058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615721121058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "G:/neural-burning/backprop_stack/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615721121067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615721121067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "G:/neural-burning/backprop_stack/db/alt_u_div_ive.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615721121093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615721121093 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1615721121682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615721123382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615721127128 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615721127128 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[3\] " "No output dependent on input pin \"address\[3\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[4\] " "No output dependent on input pin \"address\[4\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[5\] " "No output dependent on input pin \"address\[5\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[6\] " "No output dependent on input pin \"address\[6\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[7\] " "No output dependent on input pin \"address\[7\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[8\] " "No output dependent on input pin \"address\[8\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[9\] " "No output dependent on input pin \"address\[9\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[10\] " "No output dependent on input pin \"address\[10\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[11\] " "No output dependent on input pin \"address\[11\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[12\] " "No output dependent on input pin \"address\[12\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[13\] " "No output dependent on input pin \"address\[13\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[14\] " "No output dependent on input pin \"address\[14\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[15\] " "No output dependent on input pin \"address\[15\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[16\] " "No output dependent on input pin \"address\[16\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[17\] " "No output dependent on input pin \"address\[17\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[18\] " "No output dependent on input pin \"address\[18\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[19\] " "No output dependent on input pin \"address\[19\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[20\] " "No output dependent on input pin \"address\[20\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[21\] " "No output dependent on input pin \"address\[21\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[22\] " "No output dependent on input pin \"address\[22\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[23\] " "No output dependent on input pin \"address\[23\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[24\] " "No output dependent on input pin \"address\[24\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[25\] " "No output dependent on input pin \"address\[25\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[26\] " "No output dependent on input pin \"address\[26\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[27\] " "No output dependent on input pin \"address\[27\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[28\] " "No output dependent on input pin \"address\[28\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[29\] " "No output dependent on input pin \"address\[29\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[30\] " "No output dependent on input pin \"address\[30\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[31\] " "No output dependent on input pin \"address\[31\]\"" {  } { { "systolic_array.sv" "" { Text "G:/neural-burning/backprop_stack/systolic_array.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615721127608 "|systolic_array|address[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1615721127608 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8250 " "Implemented 8250 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "120 " "Implemented 120 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615721127625 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615721127625 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8037 " "Implemented 8037 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615721127625 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "45 " "Implemented 45 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1615721127625 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615721127625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615721127685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 14 18:25:27 2021 " "Processing ended: Sun Mar 14 18:25:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615721127685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615721127685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615721127685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615721127685 ""}
