MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: fifo_generator_v13_2_5 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_data_fifo_v2_1/hdl/axi_data_fifo_v2_1_vl_rfs.v" 632  5
WARNING VCP2515 "Undefined module: SRLC32E was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_data_fifo_v2_1/hdl/axi_data_fifo_v2_1_vl_rfs.v" 1190  16
WARNING VCP2515 "Undefined module: generic_baseblocks_v2_1_0_nto1_mux was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_data_fifo_v2_1/hdl/axi_data_fifo_v2_1_vl_rfs.v" 1207  11
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_data_fifo_v2_1_19_axic_fifo axi_data_fifo_v2_1_19_axic_srl_fifo axi_data_fifo_v2_1_19_axic_reg_srl_fifo axi_data_fifo_v2_1_19_axi_data_fifo."
MESSAGE "$root top modules: axi_data_fifo_v2_1_19_axic_fifo axi_data_fifo_v2_1_19_axic_srl_fifo axi_data_fifo_v2_1_19_axic_reg_srl_fifo axi_data_fifo_v2_1_19_axi_data_fifo."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done
