Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  9 01:02:19 2021
| Host         : DESKTOP-H1E7PQR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Level_control_sets_placed.rpt
| Design       : Top_Level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              96 |           25 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------+--------------------------+------------------+----------------+--------------+
|   Clock Signal   |         Enable Signal        |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------+--------------------------+------------------+----------------+--------------+
|  dis1/clk200/CLK |                              |                          |                1 |              2 |         2.00 |
|  b1/prng/E[0]    |                              |                          |                2 |              7 |         3.50 |
|  tmp_BUFG        |                              |                          |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG   | b1/prng/crn                  |                          |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG   | vclk/half_period[25]_i_2_n_0 | vclk/half_period0_in[25] |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG   |                              |                          |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG   | vclk/p_0_in[1]               | vclk/half_period0_in[26] |                7 |             17 |         2.43 |
|  clk_IBUF_BUFG   |                              | dis1/clk200/tmp          |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG   |                              | b1/prng/crn              |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG   |                              | vclk/p_0_in[1]           |                7 |             27 |         3.86 |
|  tmp_BUFG        |                              | reset_IBUF               |                7 |             28 |         4.00 |
+------------------+------------------------------+--------------------------+------------------+----------------+--------------+


