Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Oct 10 23:56:24 2021
| Host         : DESKTOP-6IOG41U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bt_uart_control_sets_placed.rpt
| Design       : bt_uart
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   124 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             132 |           36 |
| No           | No                    | Yes                    |              52 |           15 |
| No           | Yes                   | No                     |              69 |           24 |
| Yes          | No                    | No                     |              34 |           11 |
| Yes          | No                    | Yes                    |              50 |           12 |
| Yes          | Yes                   | No                     |             123 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                                                    Enable Signal                                                   |                                                            Set/Reset Signal                                                           | Slice Load Count | Bel Load Count |
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                    | clk_gen_i0/int_rst                                                                                                                    |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                    | rst_i                                                                                                                                 |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                    | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                    | clk_gen_i0/int_rst                                                                                                                    |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                    | rst_i                                                                                                                                 |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                    | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  clk_gen_i0/clk_core_i0/inst/clk_out3 | vga/u2/y_cnt                                                                                                       | vga/u2/y_cnt[9]_i_1_n_0                                                                                                               |                3 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt[3]_i_1_n_0                                                               | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                                                                          |                1 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state[1]_i_1__1_n_0                                                       | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                                                                          |                2 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | resp_gen_i0/char_cnt                                                                                               | resp_gen_i0/char_cnt[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1__0_n_0                                                       | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                2 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out3 | vga/u2/speed_cnt0                                                                                                  |                                                                                                                                       |                1 |              6 |
|  clk_gen_i0/clk_core_i0/inst/clk_out3 | vga/u2/y_cnt                                                                                                       |                                                                                                                                       |                2 |              6 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/cur_cmd                                                                                               | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                2 |              7 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                        |                2 |              8 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg_1                                                                        | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                2 |              8 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                    | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                    | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                        |                2 |             10 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                    | lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/SR[0]                                                                                 |                5 |             18 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                        |                5 |             20 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/bt_data16[11]_i_1_n_0                                                                                 | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                6 |             20 |
|  clk_gen_i0/clk_core_i0/inst/clk_out3 | vga/u3/speed_ctrl                                                                                                  |                                                                                                                                       |                8 |             22 |
|  clk_gen_i0/clk_core_i0/inst/clk_out3 |                                                                                                                    |                                                                                                                                       |                8 |             25 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/arg_sav_0                                                                                             | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                6 |             28 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                          | char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                7 |             30 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/bt_data32[31]_i_1_n_0                                                                                 | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |                5 |             32 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                    | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                                                                                          |               14 |             34 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                    | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                                                                                          |               10 |             37 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                                                                                    |                                                                                                                                       |               14 |             50 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                                                                                    |                                                                                                                                       |               14 |             57 |
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


