ram_mem.v,verilog,xil_defaultlib,../../../../CPU_sim.srcs/sources_1/ip/ram_mem/sim/ram_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
