#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov  7 14:23:11 2019
# Process ID: 11097
# Current directory: /home/alpha/Documents/FPGA/Slow_Clock_Counter/Slow_Clock_Counter.runs/synth_1
# Command line: vivado -log counter_4bit_up.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter_4bit_up.tcl
# Log file: /home/alpha/Documents/FPGA/Slow_Clock_Counter/Slow_Clock_Counter.runs/synth_1/counter_4bit_up.vds
# Journal file: /home/alpha/Documents/FPGA/Slow_Clock_Counter/Slow_Clock_Counter.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source counter_4bit_up.tcl -notrace
Command: synth_design -top counter_4bit_up -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11110 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1393.992 ; gain = 4.918 ; free physical = 3910 ; free virtual = 7709
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_4bit_up' [/home/alpha/Documents/FPGA/Slow_Clock_Counter/Slow_Clock_Counter.srcs/sources_1/new/slowerClockGen.v:42]
INFO: [Synth 8-6157] synthesizing module 'slowerClockGen' [/home/alpha/Documents/FPGA/Slow_Clock_Counter/Slow_Clock_Counter.srcs/sources_1/new/slowerClockGen.v:59]
INFO: [Synth 8-6155] done synthesizing module 'slowerClockGen' (1#1) [/home/alpha/Documents/FPGA/Slow_Clock_Counter/Slow_Clock_Counter.srcs/sources_1/new/slowerClockGen.v:59]
INFO: [Synth 8-6157] synthesizing module 'TFF' [/home/alpha/Documents/FPGA/Slow_Clock_Counter/Slow_Clock_Counter.srcs/sources_1/new/slowerClockGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TFF' (2#1) [/home/alpha/Documents/FPGA/Slow_Clock_Counter/Slow_Clock_Counter.srcs/sources_1/new/slowerClockGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_4bit_up' (3#1) [/home/alpha/Documents/FPGA/Slow_Clock_Counter/Slow_Clock_Counter.srcs/sources_1/new/slowerClockGen.v:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.742 ; gain = 50.668 ; free physical = 3922 ; free virtual = 7721
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.742 ; gain = 50.668 ; free physical = 3923 ; free virtual = 7722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.742 ; gain = 50.668 ; free physical = 3923 ; free virtual = 7722
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alpha/Documents/FPGA/Slow_Clock_Counter/Slow_Clock_Counter.srcs/constrs_1/imports/Slow_Clock_Counter/Nexys-A7-100T-Master-ClkCount.xdc]
Finished Parsing XDC File [/home/alpha/Documents/FPGA/Slow_Clock_Counter/Slow_Clock_Counter.srcs/constrs_1/imports/Slow_Clock_Counter/Nexys-A7-100T-Master-ClkCount.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alpha/Documents/FPGA/Slow_Clock_Counter/Slow_Clock_Counter.srcs/constrs_1/imports/Slow_Clock_Counter/Nexys-A7-100T-Master-ClkCount.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counter_4bit_up_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counter_4bit_up_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.586 ; gain = 0.000 ; free physical = 3659 ; free virtual = 7458
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.586 ; gain = 0.000 ; free physical = 3660 ; free virtual = 7458
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.586 ; gain = 0.000 ; free physical = 3660 ; free virtual = 7458
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.586 ; gain = 0.000 ; free physical = 3660 ; free virtual = 7458
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1746.586 ; gain = 357.512 ; free physical = 3735 ; free virtual = 7534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1746.586 ; gain = 357.512 ; free physical = 3735 ; free virtual = 7534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1746.586 ; gain = 357.512 ; free physical = 3737 ; free virtual = 7536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1746.586 ; gain = 357.512 ; free physical = 3728 ; free virtual = 7527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module slowerClockGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module TFF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1746.586 ; gain = 357.512 ; free physical = 3716 ; free virtual = 7517
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.586 ; gain = 357.512 ; free physical = 3592 ; free virtual = 7393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1765.617 ; gain = 376.543 ; free physical = 3592 ; free virtual = 7393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1765.617 ; gain = 376.543 ; free physical = 3592 ; free virtual = 7393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1765.617 ; gain = 376.543 ; free physical = 3592 ; free virtual = 7393
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1765.617 ; gain = 376.543 ; free physical = 3592 ; free virtual = 7393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1765.617 ; gain = 376.543 ; free physical = 3592 ; free virtual = 7393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1765.617 ; gain = 376.543 ; free physical = 3592 ; free virtual = 7393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1765.617 ; gain = 376.543 ; free physical = 3592 ; free virtual = 7393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1765.617 ; gain = 376.543 ; free physical = 3592 ; free virtual = 7393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     5|
|4     |LUT3   |     1|
|5     |LUT5   |     1|
|6     |LUT6   |     5|
|7     |FDRE   |    32|
|8     |IBUF   |     1|
|9     |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |    64|
|2     |  nolabel_line48 |slowerClockGen |    50|
|3     |  u0             |TFF            |     1|
|4     |  u1             |TFF_0          |     1|
|5     |  u2             |TFF_1          |     1|
|6     |  u3             |TFF_2          |     2|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1765.617 ; gain = 376.543 ; free physical = 3592 ; free virtual = 7393
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1765.617 ; gain = 69.699 ; free physical = 3647 ; free virtual = 7447
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1765.625 ; gain = 376.543 ; free physical = 3647 ; free virtual = 7447
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.625 ; gain = 0.000 ; free physical = 3587 ; free virtual = 7388
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1765.625 ; gain = 376.633 ; free physical = 3644 ; free virtual = 7445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.625 ; gain = 0.000 ; free physical = 3644 ; free virtual = 7445
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/alpha/Documents/FPGA/Slow_Clock_Counter/Slow_Clock_Counter.runs/synth_1/counter_4bit_up.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counter_4bit_up_utilization_synth.rpt -pb counter_4bit_up_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 14:23:35 2019...
