-- ----------------------------------------------------------------------
--  HLS HDL:        VHDL Netlister
--  HLS Version:    2022.2_1/1019737 Production Release
--  HLS Date:       Mon Nov 21 20:05:27 PST 2022
-- 
--  Generated by:   HLS_student@wifi-salsa-197.priv.enst-bretagne.fr
--  Generated date: Tue Mar 14 16:24:03 2023
-- ----------------------------------------------------------------------

-- 
-- ------------------------------------------------------------------
--  Design Unit:    FFT_FFT_COMPORTEMENT_COMPORTEMENT_fsm
--  FSM Module
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;


ENTITY FFT_FFT_COMPORTEMENT_COMPORTEMENT_fsm IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    fsm_output : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
  );
END FFT_FFT_COMPORTEMENT_COMPORTEMENT_fsm;

ARCHITECTURE v1 OF FFT_FFT_COMPORTEMENT_COMPORTEMENT_fsm IS
  -- Default Constants

  -- FSM State Type Declaration for FFT_FFT_COMPORTEMENT_COMPORTEMENT_fsm_1
  TYPE FFT_FFT_COMPORTEMENT_COMPORTEMENT_fsm_1_ST IS (while_C_0, while_C_1, while_C_2,
      while_C_3, while_C_4, while_C_5, while_C_6, while_C_7);

  SIGNAL state_var : FFT_FFT_COMPORTEMENT_COMPORTEMENT_fsm_1_ST;
  SIGNAL state_var_NS : FFT_FFT_COMPORTEMENT_COMPORTEMENT_fsm_1_ST;

BEGIN
  FFT_FFT_COMPORTEMENT_COMPORTEMENT_fsm_1 : PROCESS (state_var)
  BEGIN
    CASE state_var IS
      WHEN while_C_1 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000010");
        state_var_NS <= while_C_2;
      WHEN while_C_2 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000100");
        state_var_NS <= while_C_3;
      WHEN while_C_3 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00001000");
        state_var_NS <= while_C_4;
      WHEN while_C_4 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00010000");
        state_var_NS <= while_C_5;
      WHEN while_C_5 =>
        fsm_output <= STD_LOGIC_VECTOR'( "00100000");
        state_var_NS <= while_C_6;
      WHEN while_C_6 =>
        fsm_output <= STD_LOGIC_VECTOR'( "01000000");
        state_var_NS <= while_C_7;
      WHEN while_C_7 =>
        fsm_output <= STD_LOGIC_VECTOR'( "10000000");
        state_var_NS <= while_C_0;
      -- while_C_0
      WHEN OTHERS =>
        fsm_output <= STD_LOGIC_VECTOR'( "00000001");
        state_var_NS <= while_C_1;
    END CASE;
  END PROCESS FFT_FFT_COMPORTEMENT_COMPORTEMENT_fsm_1;

  FFT_FFT_COMPORTEMENT_COMPORTEMENT_fsm_1_REG : PROCESS (clk)
  BEGIN
    IF clk'event AND ( clk = '1' ) THEN
      IF ( rst = '1' ) THEN
        state_var <= while_C_0;
      ELSE
        state_var <= state_var_NS;
      END IF;
    END IF;
  END PROCESS FFT_FFT_COMPORTEMENT_COMPORTEMENT_fsm_1_REG;

END v1;

-- ------------------------------------------------------------------
--  Design Unit:    FFT_FFT_COMPORTEMENT
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;


ENTITY FFT_FFT_COMPORTEMENT IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    data_valid_source : IN STD_LOGIC;
    data_req_sink : IN STD_LOGIC;
    in_real : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
    in_img : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
    out_real : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
    out_img : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
    data_valid_sink : OUT STD_LOGIC;
    data_req_source : OUT STD_LOGIC
  );
END FFT_FFT_COMPORTEMENT;

ARCHITECTURE v1 OF FFT_FFT_COMPORTEMENT IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL while_if_if_2_mux_3 : STD_LOGIC;
  SIGNAL while_if_if_2_mux_4 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL while_if_if_2_mux_5 : STD_LOGIC;
  SIGNAL while_if_if_2_mux_9 : STD_LOGIC;
  SIGNAL while_if_if_2_mux_10 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL while_if_if_2_mux_11 : STD_LOGIC;
  SIGNAL fsm_output : STD_LOGIC_VECTOR (7 DOWNTO 0);
  SIGNAL while_if_aelse_2_nor_tmp : STD_LOGIC;
  SIGNAL while_if_if_3_nor_1_tmp : STD_LOGIC;
  SIGNAL while_if_if_nor_tmp : STD_LOGIC;
  SIGNAL but_8_acc_14_tmp : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_8_acc_13_tmp : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_8_acc_12_tmp : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_8_acc_tmp : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL mux_tmp : STD_LOGIC;
  SIGNAL and_dcpl_9 : STD_LOGIC;
  SIGNAL or_dcpl_31 : STD_LOGIC;
  SIGNAL or_dcpl_42 : STD_LOGIC;
  SIGNAL or_dcpl_44 : STD_LOGIC;
  SIGNAL or_dcpl_47 : STD_LOGIC;
  SIGNAL or_dcpl_50 : STD_LOGIC;
  SIGNAL or_dcpl_54 : STD_LOGIC;
  SIGNAL or_dcpl_57 : STD_LOGIC;
  SIGNAL or_tmp_90 : STD_LOGIC;
  SIGNAL or_tmp_101 : STD_LOGIC;
  SIGNAL or_tmp_109 : STD_LOGIC;
  SIGNAL or_tmp_120 : STD_LOGIC;
  SIGNAL or_tmp_123 : STD_LOGIC;
  SIGNAL or_tmp_126 : STD_LOGIC;
  SIGNAL or_tmp_154 : STD_LOGIC;
  SIGNAL or_tmp_170 : STD_LOGIC;
  SIGNAL or_tmp_182 : STD_LOGIC;
  SIGNAL i_sva_31_4 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL i_sva_2_0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL j_sva_3 : STD_LOGIC;
  SIGNAL while_if_land_2_lpi_1_dfm_1 : STD_LOGIC;
  SIGNAL processing_sva : STD_LOGIC;
  SIGNAL but_11_acc_17_psp_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL but_11_acc_13_itm : STD_LOGIC_VECTOR (28 DOWNTO 0);
  SIGNAL but_11_acc_12_itm : STD_LOGIC_VECTOR (28 DOWNTO 0);
  SIGNAL but_10_mul_2_psp_sva : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_10_mul_1_psp_sva : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_7_mul_2_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_2_conc_78_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_2_conc_78_0 : STD_LOGIC;
  SIGNAL but_2_conc_80_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_2_conc_80_0 : STD_LOGIC;
  SIGNAL but_7_mul_1_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_2_conc_82_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_2_conc_82_0 : STD_LOGIC;
  SIGNAL but_3_conc_9_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_3_conc_9_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL but_2_conc_84_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_2_conc_84_0 : STD_LOGIC;
  SIGNAL but_3_conc_8_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_3_conc_8_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL but_5_mul_2_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_conc_72_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_conc_72_0 : STD_LOGIC;
  SIGNAL but_conc_74_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_conc_74_0 : STD_LOGIC;
  SIGNAL but_5_mul_1_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL fft_stage1_imag_conc_3_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL fft_stage1_imag_conc_3_0 : STD_LOGIC;
  SIGNAL but_1_conc_9_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_1_conc_9_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL fft_stage1_real_conc_3_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL fft_stage1_real_conc_3_0 : STD_LOGIC;
  SIGNAL but_1_conc_8_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_1_conc_8_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL cx_in_imag_3_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_7_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_3_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_7_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_1_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_5_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_1_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_5_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_2_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_6_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_2_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_6_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_0_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_imag_4_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_0_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL cx_in_real_4_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL while_if_if_nor_cse_sva : STD_LOGIC;
  SIGNAL while_if_aelse_nor_itm : STD_LOGIC;
  SIGNAL i_sva_3 : STD_LOGIC;
  SIGNAL while_if_while_if_if_and_itm : STD_LOGIC;
  SIGNAL but_11_acc_8_psp_1_sva_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL but_11_acc_2_psp_1_sva_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL but_10_acc_14_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_10_acc_13_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_10_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_10_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_7_acc_14_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_7_acc_13_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_7_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_7_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_6_acc_14_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_3_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_6_acc_13_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_3_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_6_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_6_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_5_acc_14_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_5_acc_13_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_5_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_5_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_4_acc_14_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_1_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_4_acc_13_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_1_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_4_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_4_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_3_acc_14_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_3_acc_13_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_2_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_2_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_1_acc_14_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_1_acc_13_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_acc_14_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_acc_13_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_acc_12_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_acc_psp_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL j_sva_dfm_mx0_31_4 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL j_sva_dfm_mx0_3 : STD_LOGIC;
  SIGNAL j_sva_dfm_mx0_2_0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL or_101_ssc : STD_LOGIC;
  SIGNAL i_sva_dfm_mx0_31_4 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL i_sva_dfm_mx0_3 : STD_LOGIC;
  SIGNAL i_sva_dfm_mx0_2_0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL and_380_cse : STD_LOGIC;
  SIGNAL and_cse : STD_LOGIC;
  SIGNAL but_4_acc_14_psp_sva_23 : STD_LOGIC;
  SIGNAL but_4_conc_11_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_4_conc_11_ncse_0_sva : STD_LOGIC;
  SIGNAL but_4_acc_13_psp_sva_23 : STD_LOGIC;
  SIGNAL but_4_conc_10_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_4_conc_10_ncse_0_sva : STD_LOGIC;
  SIGNAL z_out : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL z_out_1 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL z_out_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL z_out_3 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL z_out_4 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL z_out_8 : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL z_out_9 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL z_out_10 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL cx_out_real_3_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_3_0_sva : STD_LOGIC;
  SIGNAL cx_out_real_4_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_4_0_sva : STD_LOGIC;
  SIGNAL cx_out_real_2_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_2_0_sva : STD_LOGIC;
  SIGNAL cx_out_real_5_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_5_0_sva : STD_LOGIC;
  SIGNAL cx_out_real_1_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_1_0_sva : STD_LOGIC;
  SIGNAL cx_out_real_6_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_6_0_sva : STD_LOGIC;
  SIGNAL cx_out_real_0_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_0_0_sva : STD_LOGIC;
  SIGNAL cx_out_real_7_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_7_0_sva : STD_LOGIC;
  SIGNAL cx_out_imag_3_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_3_0_sva : STD_LOGIC;
  SIGNAL cx_out_imag_4_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_4_0_sva : STD_LOGIC;
  SIGNAL cx_out_imag_2_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_2_0_sva : STD_LOGIC;
  SIGNAL cx_out_imag_6_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_6_0_sva : STD_LOGIC;
  SIGNAL cx_out_imag_0_0_sva : STD_LOGIC;
  SIGNAL cx_out_imag_7_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_7_0_sva : STD_LOGIC;
  SIGNAL but_5_conc_8_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_conc_8_ncse_0_sva : STD_LOGIC;
  SIGNAL but_5_conc_9_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_conc_9_ncse_0_sva : STD_LOGIC;
  SIGNAL but_5_conc_10_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_conc_10_ncse_0_sva : STD_LOGIC;
  SIGNAL but_5_conc_11_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_conc_11_ncse_0_sva : STD_LOGIC;
  SIGNAL but_7_conc_8_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_conc_8_ncse_0_sva : STD_LOGIC;
  SIGNAL but_7_conc_9_ncse_21_1_sva : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_conc_9_ncse_0_sva : STD_LOGIC;
  SIGNAL but_8_nor_ovfl_sva : STD_LOGIC;
  SIGNAL but_8_and_unfl_sva : STD_LOGIC;
  SIGNAL but_8_nor_ovfl_1_sva : STD_LOGIC;
  SIGNAL but_8_and_unfl_1_sva : STD_LOGIC;
  SIGNAL but_8_nor_ovfl_2_sva : STD_LOGIC;
  SIGNAL but_8_and_unfl_2_sva : STD_LOGIC;
  SIGNAL but_8_nor_ovfl_3_sva : STD_LOGIC;
  SIGNAL but_8_and_unfl_3_sva : STD_LOGIC;
  SIGNAL but_9_mul_3_psp_sva : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL cx_out_real_0_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_0_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_real_1_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_1_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_real_2_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_2_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_real_3_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_3_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_real_4_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_4_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_real_5_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_5_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_real_6_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_6_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_real_7_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_real_7_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_imag_0_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_0_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_imag_1_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_1_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_imag_2_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_2_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_imag_3_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_3_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_imag_4_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_4_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_imag_5_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_5_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_imag_6_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_6_0_sva_dfm : STD_LOGIC;
  SIGNAL cx_out_imag_7_21_1_sva_dfm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL cx_out_imag_7_0_sva_dfm : STD_LOGIC;
  SIGNAL but_7_but_7_nor_7_itm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_but_7_nor_8_itm : STD_LOGIC;
  SIGNAL but_7_but_7_nor_10_itm : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_but_7_nor_11_itm : STD_LOGIC;
  SIGNAL but_8_acc_psp_lpi_1_23 : STD_LOGIC;
  SIGNAL but_8_acc_12_psp_lpi_1_23 : STD_LOGIC;
  SIGNAL but_8_acc_13_psp_lpi_1_23 : STD_LOGIC;
  SIGNAL but_8_acc_14_psp_lpi_1_23 : STD_LOGIC;
  SIGNAL but_9_acc_2_psp_1_lpi_1_24 : STD_LOGIC;
  SIGNAL but_9_acc_8_psp_1_lpi_1_24 : STD_LOGIC;
  SIGNAL but_10_acc_psp_lpi_1_23 : STD_LOGIC;
  SIGNAL but_10_acc_12_psp_lpi_1_23 : STD_LOGIC;
  SIGNAL but_10_acc_13_psp_lpi_1_23 : STD_LOGIC;
  SIGNAL but_10_acc_14_psp_lpi_1_23 : STD_LOGIC;
  SIGNAL but_11_acc_2_psp_1_lpi_1_24 : STD_LOGIC;
  SIGNAL but_11_acc_5_psp_1_lpi_1_24 : STD_LOGIC;
  SIGNAL but_11_acc_8_psp_1_lpi_1_24 : STD_LOGIC;
  SIGNAL but_11_acc_11_psp_1_lpi_1_24 : STD_LOGIC;
  SIGNAL but_8_acc_psp_lpi_1_dfm_23 : STD_LOGIC;
  SIGNAL but_8_acc_12_psp_lpi_1_dfm_23 : STD_LOGIC;
  SIGNAL but_8_acc_13_psp_lpi_1_dfm_23 : STD_LOGIC;
  SIGNAL but_8_acc_14_psp_lpi_1_dfm_23 : STD_LOGIC;
  SIGNAL but_9_acc_2_psp_1_lpi_1_dfm_24 : STD_LOGIC;
  SIGNAL but_9_acc_5_psp_1_lpi_1_dfm_24 : STD_LOGIC;
  SIGNAL but_9_acc_8_psp_1_lpi_1_dfm_24 : STD_LOGIC;
  SIGNAL but_9_acc_11_psp_1_lpi_1_dfm_24 : STD_LOGIC;
  SIGNAL but_10_acc_psp_lpi_1_dfm_23 : STD_LOGIC;
  SIGNAL but_10_acc_12_psp_lpi_1_dfm_23 : STD_LOGIC;
  SIGNAL but_10_acc_13_psp_lpi_1_dfm_23 : STD_LOGIC;
  SIGNAL but_10_acc_14_psp_lpi_1_dfm_23 : STD_LOGIC;
  SIGNAL but_11_acc_2_psp_1_lpi_1_dfm_24 : STD_LOGIC;
  SIGNAL but_11_acc_5_psp_1_lpi_1_dfm_24 : STD_LOGIC;
  SIGNAL but_11_acc_8_psp_1_lpi_1_dfm_24 : STD_LOGIC;
  SIGNAL but_11_acc_11_psp_1_lpi_1_dfm_24 : STD_LOGIC;
  SIGNAL j_sva_31_4 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL j_sva_2_0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL data_valid_sink_mx0c1 : STD_LOGIC;
  SIGNAL data_req_source_mx0c0 : STD_LOGIC;
  SIGNAL but_8_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_8_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_8_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_8_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_8_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_8_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_8_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_8_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_7_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_7_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_7_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_7_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_6_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_6_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_6_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_6_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_6_conc_9_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_6_conc_9_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL but_6_conc_8_ncse_21_1_sva_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_6_conc_8_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL but_7_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_7_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_3_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_3_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_7_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_7_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_3_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_3_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_6_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_6_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_6_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_6_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_5_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_5_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_5_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_5_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_5_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_5_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_1_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_1_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_5_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_5_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_1_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_1_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_4_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_4_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_4_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_4_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_4_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_4_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_4_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_4_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_3_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_3_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_3_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_3_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_2_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_2_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_2_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_2_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_2_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_2_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_2_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_2_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_1_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_1_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_1_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_1_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_10_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_10_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_10_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_10_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_10_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_10_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_10_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_10_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_11_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_11_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL but_11_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_11_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL but_11_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_11_and_unfl_2_sva_1 : STD_LOGIC;
  SIGNAL but_11_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL but_11_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL but_5_acc_psp_sva_23 : STD_LOGIC;
  SIGNAL but_5_acc_12_psp_sva_23 : STD_LOGIC;
  SIGNAL but_5_acc_13_psp_sva_23 : STD_LOGIC;
  SIGNAL but_5_acc_14_psp_sva_23 : STD_LOGIC;
  SIGNAL but_7_acc_psp_sva_23 : STD_LOGIC;
  SIGNAL but_7_acc_12_psp_sva_23 : STD_LOGIC;
  SIGNAL but_7_acc_13_psp_sva_23 : STD_LOGIC;
  SIGNAL but_7_acc_14_psp_sva_23 : STD_LOGIC;
  SIGNAL but_8_acc_psp_sva_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_acc_12_psp_sva_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_acc_13_psp_sva_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_acc_14_psp_sva_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL fft_stage2_imag_conc_3_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL fft_stage2_imag_conc_3_0 : STD_LOGIC;
  SIGNAL fft_stage2_real_conc_3_21_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL fft_stage2_real_conc_3_0 : STD_LOGIC;
  SIGNAL reg_but_11_mul_1_psp_ftd : STD_LOGIC_VECTOR (6 DOWNTO 0);
  SIGNAL reg_but_11_mul_1_psp_ftd_1 : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL reg_but_11_acc_15_cse : STD_LOGIC_VECTOR (28 DOWNTO 0);
  SIGNAL reg_but_9_acc_14_cse : STD_LOGIC_VECTOR (28 DOWNTO 0);
  SIGNAL reg_but_11_acc_14_cse : STD_LOGIC_VECTOR (28 DOWNTO 0);
  SIGNAL reg_but_9_but_9_and_cse : STD_LOGIC;
  SIGNAL cx_in_imag_and_cse : STD_LOGIC;
  SIGNAL cx_in_imag_and_1_cse : STD_LOGIC;
  SIGNAL cx_in_imag_and_2_cse : STD_LOGIC;
  SIGNAL cx_in_imag_and_3_cse : STD_LOGIC;
  SIGNAL cx_in_imag_and_4_cse : STD_LOGIC;
  SIGNAL cx_in_imag_and_5_cse : STD_LOGIC;
  SIGNAL cx_in_imag_and_6_cse : STD_LOGIC;
  SIGNAL cx_in_imag_and_7_cse : STD_LOGIC;
  SIGNAL but_9_but_9_nor_11_cse : STD_LOGIC;
  SIGNAL but_9_but_9_nor_10_cse : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_9_but_9_nor_5_cse : STD_LOGIC;
  SIGNAL but_9_but_9_nor_4_cse : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_or_19_cse : STD_LOGIC;
  SIGNAL but_11_or_20_cse : STD_LOGIC;
  SIGNAL but_11_and_18_rgt : STD_LOGIC;

  SIGNAL but_9_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_9_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_10_but_6_or_2_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_6_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_10_but_6_or_3_nl : STD_LOGIC;
  SIGNAL but_10_but_6_or_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_6_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_10_but_6_or_1_nl : STD_LOGIC;
  SIGNAL but_7_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_4_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_4_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_10_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_10_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_10_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_10_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_8_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL acc_4_nl : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL but_11_mux_30_nl : STD_LOGIC_VECTOR (6 DOWNTO 0);
  SIGNAL but_11_mux_31_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_mux_32_nl : STD_LOGIC_VECTOR (6 DOWNTO 0);
  SIGNAL but_11_mux_33_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL acc_5_nl : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL but_11_mux_34_nl : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL but_11_or_27_nl : STD_LOGIC;
  SIGNAL but_11_mux_35_nl : STD_LOGIC_VECTOR (6 DOWNTO 0);
  SIGNAL but_11_mux_36_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL acc_6_nl : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL but_9_mux_22_nl : STD_LOGIC_VECTOR (6 DOWNTO 0);
  SIGNAL but_9_mux_23_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_9_mux_24_nl : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL but_6_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_6_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_but_3_or_2_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_3_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_but_3_or_3_nl : STD_LOGIC;
  SIGNAL but_7_but_3_or_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_3_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_7_but_3_or_1_nl : STD_LOGIC;
  SIGNAL but_3_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_3_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_but_1_or_2_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_1_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_but_1_or_3_nl : STD_LOGIC;
  SIGNAL but_5_but_1_or_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_1_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_5_but_1_or_1_nl : STD_LOGIC;
  SIGNAL but_1_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_1_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_4_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_4_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_2_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_2_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_2_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_2_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_nor_18_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_nor_15_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_nor_12_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_nor_9_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_and_10_nl : STD_LOGIC;
  SIGNAL but_11_and_nl : STD_LOGIC;
  SIGNAL or_23_nl : STD_LOGIC;
  SIGNAL mux_20_nl : STD_LOGIC;
  SIGNAL and_69_nl : STD_LOGIC;
  SIGNAL mux_19_nl : STD_LOGIC;
  SIGNAL and_68_nl : STD_LOGIC;
  SIGNAL acc_nl : STD_LOGIC_VECTOR (32 DOWNTO 0);
  SIGNAL but_2_mux1h_6_nl : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL but_2_mux1h_7_nl : STD_LOGIC;
  SIGNAL but_2_mux1h_8_nl : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL but_2_or_2_nl : STD_LOGIC;
  SIGNAL but_2_but_2_and_2_nl : STD_LOGIC;
  SIGNAL but_2_mux_7_nl : STD_LOGIC;
  SIGNAL but_2_but_2_and_3_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_2_mux_8_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL not_134_nl : STD_LOGIC;
  SIGNAL but_2_but_2_or_1_nl : STD_LOGIC;
  SIGNAL but_2_mux_9_nl : STD_LOGIC;
  SIGNAL acc_1_nl : STD_LOGIC_VECTOR (32 DOWNTO 0);
  SIGNAL but_2_mux_10_nl : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL but_2_mux_11_nl : STD_LOGIC;
  SIGNAL but_2_mux_12_nl : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL but_2_or_3_nl : STD_LOGIC;
  SIGNAL but_2_mux_13_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL but_11_mux_26_nl : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_11_mux_27_nl : STD_LOGIC;
  SIGNAL but_11_mux_28_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_mux_29_nl : STD_LOGIC;
  SIGNAL but_9_mux_18_nl : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL but_9_mux_19_nl : STD_LOGIC;
  SIGNAL but_9_mux_20_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_9_mux_21_nl : STD_LOGIC;
  SIGNAL but_11_but_11_mux_4_nl : STD_LOGIC_VECTOR (4 DOWNTO 0);
  SIGNAL but_11_or_26_nl : STD_LOGIC;
  SIGNAL but_11_mux1h_35_nl : STD_LOGIC;
  SIGNAL but_11_mux1h_36_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_mux1h_37_nl : STD_LOGIC;
  SIGNAL acc_7_nl : STD_LOGIC_VECTOR (30 DOWNTO 0);
  SIGNAL but_11_mux_37_nl : STD_LOGIC_VECTOR (28 DOWNTO 0);
  SIGNAL but_11_mux_38_nl : STD_LOGIC;
  SIGNAL but_11_mux_39_nl : STD_LOGIC_VECTOR (20 DOWNTO 0);
  SIGNAL but_11_mux_40_nl : STD_LOGIC;
  SIGNAL mux_23_nl : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL or_287_nl : STD_LOGIC;
  SIGNAL but_11_but_11_mux_5_nl : STD_LOGIC;
  SIGNAL but_11_and_19_nl : STD_LOGIC;
  SIGNAL but_9_and_17_nl : STD_LOGIC;
  SIGNAL but_11_mux1h_38_nl : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL but_11_mux1h_39_nl : STD_LOGIC;
  SIGNAL but_11_and_20_nl : STD_LOGIC;
  SIGNAL but_9_and_18_nl : STD_LOGIC;
  SIGNAL but_9_and_19_nl : STD_LOGIC;
  COMPONENT FFT_FFT_COMPORTEMENT_COMPORTEMENT_fsm
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      fsm_output : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
    );
  END COMPONENT;
  SIGNAL FFT_COMPORTEMENT_COMPORTEMENT_fsm_inst_fsm_output : STD_LOGIC_VECTOR (7
      DOWNTO 0);

  FUNCTION CONV_SL_1_1(input_val:BOOLEAN)
  RETURN STD_LOGIC IS
  BEGIN
    IF input_val THEN RETURN '1';ELSE RETURN '0';END IF;
  END;

  FUNCTION MUX1HOT_s_1_3_2(input_2 : STD_LOGIC;
  input_1 : STD_LOGIC;
  input_0 : STD_LOGIC;
  sel : STD_LOGIC_VECTOR(2 DOWNTO 0))
  RETURN STD_LOGIC IS
    VARIABLE result : STD_LOGIC;
    VARIABLE tmp : STD_LOGIC;

    BEGIN
      tmp := sel(0);
      result := input_0 and tmp;
      tmp := sel(1);
      result := result or ( input_1 and tmp);
      tmp := sel(2);
      result := result or ( input_2 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_s_1_4_2(input_3 : STD_LOGIC;
  input_2 : STD_LOGIC;
  input_1 : STD_LOGIC;
  input_0 : STD_LOGIC;
  sel : STD_LOGIC_VECTOR(3 DOWNTO 0))
  RETURN STD_LOGIC IS
    VARIABLE result : STD_LOGIC;
    VARIABLE tmp : STD_LOGIC;

    BEGIN
      tmp := sel(0);
      result := input_0 and tmp;
      tmp := sel(1);
      result := result or ( input_1 and tmp);
      tmp := sel(2);
      result := result or ( input_2 and tmp);
      tmp := sel(3);
      result := result or ( input_3 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_21_4_2(input_3 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_2 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(3 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(20 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(20 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
      tmp := (OTHERS=>sel( 3));
      result := result or ( input_3 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_25_3_2(input_2 : STD_LOGIC_VECTOR(24 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(24 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(24 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(2 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(24 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(24 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_28_3_2(input_2 : STD_LOGIC_VECTOR(27 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(27 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(27 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(2 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(27 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(27 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_3_3_2(input_2 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(2 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(2 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(2 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
    RETURN result;
  END;

  FUNCTION MUX_s_1_2_2(input_0 : STD_LOGIC;
  input_1 : STD_LOGIC;
  sel : STD_LOGIC)
  RETURN STD_LOGIC IS
    VARIABLE result : STD_LOGIC;

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_s_1_8_2(input_0 : STD_LOGIC;
  input_1 : STD_LOGIC;
  input_2 : STD_LOGIC;
  input_3 : STD_LOGIC;
  input_4 : STD_LOGIC;
  input_5 : STD_LOGIC;
  input_6 : STD_LOGIC;
  input_7 : STD_LOGIC;
  sel : STD_LOGIC_VECTOR(2 DOWNTO 0))
  RETURN STD_LOGIC IS
    VARIABLE result : STD_LOGIC;

    BEGIN
      CASE sel IS
        WHEN "000" =>
          result := input_0;
        WHEN "001" =>
          result := input_1;
        WHEN "010" =>
          result := input_2;
        WHEN "011" =>
          result := input_3;
        WHEN "100" =>
          result := input_4;
        WHEN "101" =>
          result := input_5;
        WHEN "110" =>
          result := input_6;
        WHEN others =>
          result := input_7;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_21_2_2(input_0 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(20 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_21_8_2(input_0 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_2 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_3 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_4 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_5 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_6 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  input_7 : STD_LOGIC_VECTOR(20 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(2 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(20 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN "000" =>
          result := input_0;
        WHEN "001" =>
          result := input_1;
        WHEN "010" =>
          result := input_2;
        WHEN "011" =>
          result := input_3;
        WHEN "100" =>
          result := input_4;
        WHEN "101" =>
          result := input_5;
        WHEN "110" =>
          result := input_6;
        WHEN others =>
          result := input_7;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_23_2_2(input_0 : STD_LOGIC_VECTOR(22 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(22 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(22 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_24_2_2(input_0 : STD_LOGIC_VECTOR(23 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(23 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(23 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_25_2_2(input_0 : STD_LOGIC_VECTOR(24 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(24 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(24 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_28_2_2(input_0 : STD_LOGIC_VECTOR(27 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(27 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(27 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_29_2_2(input_0 : STD_LOGIC_VECTOR(28 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(28 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(28 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_3_2_2(input_0 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(2 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_5_2_2(input_0 : STD_LOGIC_VECTOR(4 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(4 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(4 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_7_2_2(input_0 : STD_LOGIC_VECTOR(6 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(6 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(6 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  FFT_COMPORTEMENT_COMPORTEMENT_fsm_inst : FFT_FFT_COMPORTEMENT_COMPORTEMENT_fsm
    PORT MAP(
      clk => clk,
      rst => rst,
      fsm_output => FFT_COMPORTEMENT_COMPORTEMENT_fsm_inst_fsm_output
    );
  fsm_output <= FFT_COMPORTEMENT_COMPORTEMENT_fsm_inst_fsm_output;

  out_real <= while_if_if_2_mux_3 & while_if_if_2_mux_4 & while_if_if_2_mux_5;
  out_img <= while_if_if_2_mux_9 & while_if_if_2_mux_10 & while_if_if_2_mux_11;
  reg_but_9_but_9_and_cse <= processing_sva AND (fsm_output(7));
  but_9_nor_12_nl <= NOT(MUX_v_21_2_2((z_out_10(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_11_nor_ovfl_1_sva_1));
  but_9_but_9_nor_4_cse <= NOT(MUX_v_21_2_2(but_9_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_11_and_unfl_1_sva_1));
  but_9_nor_18_nl <= NOT(MUX_v_21_2_2((z_out_9(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_11_nor_ovfl_3_sva_1));
  but_9_but_9_nor_10_cse <= NOT(MUX_v_21_2_2(but_9_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_11_and_unfl_3_sva_1));
  but_9_but_9_nor_5_cse <= NOT((NOT((z_out_10(0)) OR but_11_nor_ovfl_1_sva_1)) OR
      but_11_and_unfl_1_sva_1);
  but_9_but_9_nor_11_cse <= NOT((NOT((z_out_9(0)) OR but_11_nor_ovfl_3_sva_1)) OR
      but_11_and_unfl_3_sva_1);
  cx_in_imag_and_cse <= (NOT(or_dcpl_44 OR or_dcpl_42)) AND (fsm_output(7));
  cx_in_imag_and_1_cse <= (NOT(or_dcpl_47 OR or_dcpl_42)) AND (fsm_output(7));
  cx_in_imag_and_2_cse <= (NOT(or_dcpl_44 OR or_dcpl_50)) AND (fsm_output(7));
  cx_in_imag_and_3_cse <= (NOT(or_dcpl_47 OR or_dcpl_50)) AND (fsm_output(7));
  cx_in_imag_and_4_cse <= (NOT(or_dcpl_54 OR or_dcpl_42)) AND (fsm_output(7));
  cx_in_imag_and_5_cse <= (NOT(or_dcpl_57 OR or_dcpl_42)) AND (fsm_output(7));
  cx_in_imag_and_6_cse <= (NOT(or_dcpl_54 OR or_dcpl_50)) AND (fsm_output(7));
  cx_in_imag_and_7_cse <= (NOT(or_dcpl_57 OR or_dcpl_50)) AND (fsm_output(7));
  but_11_and_18_rgt <= processing_sva AND ((fsm_output(1)) OR (fsm_output(4)));
  while_if_if_nor_tmp <= NOT(CONV_SL_1_1(j_sva_31_4/=STD_LOGIC_VECTOR'("0000000000000000000000000000"))
      OR CONV_SL_1_1(j_sva_2_0/=STD_LOGIC_VECTOR'("000")));
  but_8_acc_14_tmp <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_4_acc_12_psp_sva_1(23))
      & fft_stage2_imag_conc_3_21_1 & fft_stage2_imag_conc_3_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (but_6_acc_12_psp_sva_1(23))) & (NOT but_6_conc_9_ncse_21_1_sva_1) & (NOT but_6_conc_9_ncse_0_sva_1)),
      23), 24) + UNSIGNED'( "000000000000000000000001"), 24));
  but_8_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(but_8_acc_14_tmp(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_8_and_unfl_3_sva_1 <= CONV_SL_1_1(but_8_acc_14_tmp(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_8_acc_12_tmp <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_4_acc_12_psp_sva_1(23))
      & fft_stage2_imag_conc_3_21_1 & fft_stage2_imag_conc_3_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_6_acc_12_psp_sva_1(23))
      & but_6_conc_9_ncse_21_1_sva_1 & but_6_conc_9_ncse_0_sva_1), 23), 24), 24));
  but_8_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_8_acc_12_tmp(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_8_and_unfl_1_sva_1 <= CONV_SL_1_1(but_8_acc_12_tmp(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_8_acc_13_tmp <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_4_acc_psp_sva_1(23))
      & fft_stage2_real_conc_3_21_1 & fft_stage2_real_conc_3_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (but_6_acc_psp_sva_1(23))) & (NOT but_6_conc_8_ncse_21_1_sva_1) & (NOT but_6_conc_8_ncse_0_sva_1)),
      23), 24) + UNSIGNED'( "000000000000000000000001"), 24));
  but_8_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(but_8_acc_13_tmp(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_8_and_unfl_2_sva_1 <= CONV_SL_1_1(but_8_acc_13_tmp(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_8_acc_tmp <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_4_acc_psp_sva_1(23))
      & fft_stage2_real_conc_3_21_1 & fft_stage2_real_conc_3_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_6_acc_psp_sva_1(23))
      & but_6_conc_8_ncse_21_1_sva_1 & but_6_conc_8_ncse_0_sva_1), 23), 24), 24));
  but_8_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_8_acc_tmp(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_8_and_unfl_sva_1 <= CONV_SL_1_1(but_8_acc_tmp(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_7_acc_14_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((z_out(23))
      & but_2_conc_78_21_1 & but_2_conc_78_0), 23), 24) - SIGNED(but_7_mul_2_psp_sva_1),
      24));
  but_7_acc_13_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((z_out_1(23))
      & but_2_conc_80_21_1 & but_2_conc_80_0), 23), 24) + SIGNED(but_7_mul_1_psp_sva_1),
      24));
  but_7_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((z_out(23))
      & but_2_conc_78_21_1 & but_2_conc_78_0), 23), 24) + SIGNED(but_7_mul_2_psp_sva_1),
      24));
  but_7_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((z_out_1(23))
      & but_2_conc_80_21_1 & but_2_conc_80_0), 23), 24) - SIGNED(but_7_mul_1_psp_sva_1),
      24));
  but_5_acc_14_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((but_acc_14_psp_sva_1(23))
      & but_conc_72_21_1 & but_conc_72_0), 23), 24) - SIGNED(but_5_mul_2_psp_sva_1),
      24));
  but_5_acc_13_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((but_acc_13_psp_sva_1(23))
      & but_conc_74_21_1 & but_conc_74_0), 23), 24) + SIGNED(but_5_mul_1_psp_sva_1),
      24));
  but_5_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((but_acc_14_psp_sva_1(23))
      & but_conc_72_21_1 & but_conc_72_0), 23), 24) + SIGNED(but_5_mul_2_psp_sva_1),
      24));
  but_5_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((but_acc_13_psp_sva_1(23))
      & but_conc_74_21_1 & but_conc_74_0), 23), 24) - SIGNED(but_5_mul_1_psp_sva_1),
      24));
  but_4_acc_14_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_acc_12_psp_sva_1(23))
      & fft_stage1_imag_conc_3_21_1 & fft_stage1_imag_conc_3_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (but_1_acc_12_psp_sva_1(23))) & (NOT but_1_conc_9_ncse_21_1_sva_1) & (NOT but_1_conc_9_ncse_0_sva_1)),
      23), 24) + UNSIGNED'( "000000000000000000000001"), 24));
  but_4_acc_13_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_acc_psp_sva_1(23))
      & fft_stage1_real_conc_3_21_1 & fft_stage1_real_conc_3_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (but_1_acc_psp_sva_1(23))) & (NOT but_1_conc_8_ncse_21_1_sva_1) & (NOT but_1_conc_8_ncse_0_sva_1)),
      23), 24) + UNSIGNED'( "000000000000000000000001"), 24));
  but_7_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(but_7_acc_14_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_7_and_unfl_3_sva_1 <= CONV_SL_1_1(but_7_acc_14_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_7_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(but_7_acc_13_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_7_and_unfl_2_sva_1 <= CONV_SL_1_1(but_7_acc_13_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_6_acc_13_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_2_acc_psp_sva_1(23))
      & but_2_conc_84_21_1 & but_2_conc_84_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (but_3_acc_psp_sva_1(23))) & (NOT but_3_conc_8_ncse_21_1_sva_1) & (NOT but_3_conc_8_ncse_0_sva_1)),
      23), 24) + UNSIGNED'( "000000000000000000000001"), 24));
  but_6_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(but_6_acc_13_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_6_and_unfl_2_sva_1 <= CONV_SL_1_1(but_6_acc_13_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_6_acc_14_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_2_acc_12_psp_sva_1(23))
      & but_2_conc_82_21_1 & but_2_conc_82_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      (but_3_acc_12_psp_sva_1(23))) & (NOT but_3_conc_9_ncse_21_1_sva_1) & (NOT but_3_conc_9_ncse_0_sva_1)),
      23), 24) + UNSIGNED'( "000000000000000000000001"), 24));
  but_6_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(but_6_acc_14_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_6_and_unfl_3_sva_1 <= CONV_SL_1_1(but_6_acc_14_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_4_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_acc_12_psp_sva_1(23))
      & fft_stage1_imag_conc_3_21_1 & fft_stage1_imag_conc_3_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_1_acc_12_psp_sva_1(23))
      & but_1_conc_9_ncse_21_1_sva_1 & but_1_conc_9_ncse_0_sva_1), 23), 24), 24));
  but_6_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_2_acc_12_psp_sva_1(23))
      & but_2_conc_82_21_1 & but_2_conc_82_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_3_acc_12_psp_sva_1(23))
      & but_3_conc_9_ncse_21_1_sva_1 & but_3_conc_9_ncse_0_sva_1), 23), 24), 24));
  but_6_nor_12_nl <= NOT(MUX_v_21_2_2((but_6_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_6_nor_ovfl_1_sva_1));
  but_6_conc_9_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_6_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_6_and_unfl_1_sva_1));
  but_6_conc_9_ncse_0_sva_1 <= NOT((NOT((but_6_acc_12_psp_sva_1(0)) OR but_6_nor_ovfl_1_sva_1))
      OR but_6_and_unfl_1_sva_1);
  but_4_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_acc_psp_sva_1(23))
      & fft_stage1_real_conc_3_21_1 & fft_stage1_real_conc_3_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_1_acc_psp_sva_1(23))
      & but_1_conc_8_ncse_21_1_sva_1 & but_1_conc_8_ncse_0_sva_1), 23), 24), 24));
  but_6_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_2_acc_psp_sva_1(23))
      & but_2_conc_84_21_1 & but_2_conc_84_0), 23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((but_3_acc_psp_sva_1(23))
      & but_3_conc_8_ncse_21_1_sva_1 & but_3_conc_8_ncse_0_sva_1), 23), 24), 24));
  but_6_nor_9_nl <= NOT(MUX_v_21_2_2((but_6_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_6_nor_ovfl_sva_1));
  but_6_conc_8_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_6_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_6_and_unfl_sva_1));
  but_6_conc_8_ncse_0_sva_1 <= NOT((NOT((but_6_acc_psp_sva_1(0)) OR but_6_nor_ovfl_sva_1))
      OR but_6_and_unfl_sva_1);
  but_3_nor_15_nl <= NOT(MUX_v_21_2_2((but_3_acc_13_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_3_nor_ovfl_2_sva_1));
  but_7_but_3_or_2_nl <= MUX_v_21_2_2(but_3_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_3_and_unfl_2_sva_1);
  but_7_but_3_or_3_nl <= (NOT((but_3_acc_13_psp_sva_1(0)) OR but_3_nor_ovfl_2_sva_1))
      OR but_3_and_unfl_2_sva_1;
  but_7_mul_2_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
      (but_3_acc_13_psp_sva_1(23))) & but_7_but_3_or_2_nl & but_7_but_3_or_3_nl),
      23), 24) + SIGNED'( "000000000000000000000001"), 24));
  but_3_nor_18_nl <= NOT(MUX_v_21_2_2((but_3_acc_14_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_3_nor_ovfl_3_sva_1));
  but_7_but_3_or_nl <= MUX_v_21_2_2(but_3_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_3_and_unfl_3_sva_1);
  but_7_but_3_or_1_nl <= (NOT((but_3_acc_14_psp_sva_1(0)) OR but_3_nor_ovfl_3_sva_1))
      OR but_3_and_unfl_3_sva_1;
  but_7_mul_1_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
      (but_3_acc_14_psp_sva_1(23))) & but_7_but_3_or_nl & but_7_but_3_or_1_nl), 23),
      24) + SIGNED'( "000000000000000000000001"), 24));
  but_7_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_7_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_7_and_unfl_1_sva_1 <= CONV_SL_1_1(but_7_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_3_acc_13_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_3_sva),
      23), 24) - CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_7_sva), 23), 24), 24));
  but_3_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(but_3_acc_13_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_3_and_unfl_2_sva_1 <= CONV_SL_1_1(but_3_acc_13_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_7_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_7_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_7_and_unfl_sva_1 <= CONV_SL_1_1(but_7_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_3_acc_14_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_3_sva),
      23), 24) - CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_7_sva), 23), 24), 24));
  but_3_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(but_3_acc_14_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_3_and_unfl_3_sva_1 <= CONV_SL_1_1(but_3_acc_14_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_2_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_1_sva),
      23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_5_sva), 23), 24), 24));
  but_3_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_3_sva),
      23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_7_sva), 23), 24), 24));
  but_3_nor_12_nl <= NOT(MUX_v_21_2_2((but_3_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_3_nor_ovfl_1_sva_1));
  but_3_conc_9_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_3_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_3_and_unfl_1_sva_1));
  but_3_conc_9_ncse_0_sva_1 <= NOT((NOT((but_3_acc_12_psp_sva_1(0)) OR but_3_nor_ovfl_1_sva_1))
      OR but_3_and_unfl_1_sva_1);
  but_2_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_1_sva),
      23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_5_sva), 23), 24), 24));
  but_3_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_3_sva),
      23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_7_sva), 23), 24), 24));
  but_3_nor_9_nl <= NOT(MUX_v_21_2_2((but_3_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_3_nor_ovfl_sva_1));
  but_3_conc_8_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_3_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_3_and_unfl_sva_1));
  but_3_conc_8_ncse_0_sva_1 <= NOT((NOT((but_3_acc_psp_sva_1(0)) OR but_3_nor_ovfl_sva_1))
      OR but_3_and_unfl_sva_1);
  but_6_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_6_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_6_and_unfl_1_sva_1 <= CONV_SL_1_1(but_6_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_6_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_6_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_6_and_unfl_sva_1 <= CONV_SL_1_1(but_6_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_5_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(but_5_acc_14_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_5_and_unfl_3_sva_1 <= CONV_SL_1_1(but_5_acc_14_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_1_nor_15_nl <= NOT(MUX_v_21_2_2((but_1_acc_13_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_1_nor_ovfl_2_sva_1));
  but_5_but_1_or_2_nl <= MUX_v_21_2_2(but_1_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_1_and_unfl_2_sva_1);
  but_5_but_1_or_3_nl <= (NOT((but_1_acc_13_psp_sva_1(0)) OR but_1_nor_ovfl_2_sva_1))
      OR but_1_and_unfl_2_sva_1;
  but_5_mul_2_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
      (but_1_acc_13_psp_sva_1(23))) & but_5_but_1_or_2_nl & but_5_but_1_or_3_nl),
      23), 24) + SIGNED'( "000000000000000000000001"), 24));
  but_acc_14_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_0_sva),
      23), 24) - CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_4_sva), 23), 24), 24));
  but_5_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(but_5_acc_13_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_5_and_unfl_2_sva_1 <= CONV_SL_1_1(but_5_acc_13_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_acc_13_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_0_sva),
      23), 24) - CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_4_sva), 23), 24), 24));
  but_1_nor_18_nl <= NOT(MUX_v_21_2_2((but_1_acc_14_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_1_nor_ovfl_3_sva_1));
  but_5_but_1_or_nl <= MUX_v_21_2_2(but_1_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_1_and_unfl_3_sva_1);
  but_5_but_1_or_1_nl <= (NOT((but_1_acc_14_psp_sva_1(0)) OR but_1_nor_ovfl_3_sva_1))
      OR but_1_and_unfl_3_sva_1;
  but_5_mul_1_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
      (but_1_acc_14_psp_sva_1(23))) & but_5_but_1_or_nl & but_5_but_1_or_1_nl), 23),
      24) + SIGNED'( "000000000000000000000001"), 24));
  but_5_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_5_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_5_and_unfl_1_sva_1 <= CONV_SL_1_1(but_5_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_1_acc_13_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_2_sva),
      23), 24) - CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_6_sva), 23), 24), 24));
  but_1_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(but_1_acc_13_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_1_and_unfl_2_sva_1 <= CONV_SL_1_1(but_1_acc_13_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_5_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_5_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_5_and_unfl_sva_1 <= CONV_SL_1_1(but_5_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_1_acc_14_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_2_sva),
      23), 24) - CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_6_sva), 23), 24), 24));
  but_1_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(but_1_acc_14_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_1_and_unfl_3_sva_1 <= CONV_SL_1_1(but_1_acc_14_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_4_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(but_4_acc_14_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_4_and_unfl_3_sva_1 <= CONV_SL_1_1(but_4_acc_14_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_0_sva),
      23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_4_sva), 23), 24), 24));
  but_1_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_2_sva),
      23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_imag_6_sva), 23), 24), 24));
  but_1_nor_12_nl <= NOT(MUX_v_21_2_2((but_1_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_1_nor_ovfl_1_sva_1));
  but_1_conc_9_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_1_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_1_and_unfl_1_sva_1));
  but_1_conc_9_ncse_0_sva_1 <= NOT((NOT((but_1_acc_12_psp_sva_1(0)) OR but_1_nor_ovfl_1_sva_1))
      OR but_1_and_unfl_1_sva_1);
  but_4_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(but_4_acc_13_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_4_and_unfl_2_sva_1 <= CONV_SL_1_1(but_4_acc_13_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_0_sva),
      23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_4_sva), 23), 24), 24));
  but_1_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_2_sva),
      23), 24) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(cx_in_real_6_sva), 23), 24), 24));
  but_1_nor_9_nl <= NOT(MUX_v_21_2_2((but_1_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_1_nor_ovfl_sva_1));
  but_1_conc_8_ncse_21_1_sva_1 <= NOT(MUX_v_21_2_2(but_1_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_1_and_unfl_sva_1));
  but_1_conc_8_ncse_0_sva_1 <= NOT((NOT((but_1_acc_psp_sva_1(0)) OR but_1_nor_ovfl_sva_1))
      OR but_1_and_unfl_sva_1);
  but_4_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_4_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_4_and_unfl_1_sva_1 <= CONV_SL_1_1(but_4_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_4_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_4_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_4_and_unfl_sva_1 <= CONV_SL_1_1(but_4_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_3_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_3_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_3_and_unfl_1_sva_1 <= CONV_SL_1_1(but_3_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_3_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_3_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_3_and_unfl_sva_1 <= CONV_SL_1_1(but_3_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_2_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(z_out(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_2_and_unfl_3_sva_1 <= CONV_SL_1_1(z_out(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_2_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(z_out_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_2_and_unfl_2_sva_1 <= CONV_SL_1_1(z_out_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_2_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_2_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_2_and_unfl_1_sva_1 <= CONV_SL_1_1(but_2_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_2_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_2_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_2_and_unfl_sva_1 <= CONV_SL_1_1(but_2_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_1_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_1_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_1_and_unfl_1_sva_1 <= CONV_SL_1_1(but_1_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_1_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_1_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_1_and_unfl_sva_1 <= CONV_SL_1_1(but_1_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(but_acc_14_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_and_unfl_3_sva_1 <= CONV_SL_1_1(but_acc_14_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(but_acc_13_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_and_unfl_2_sva_1 <= CONV_SL_1_1(but_acc_13_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_and_unfl_1_sva_1 <= CONV_SL_1_1(but_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_and_unfl_sva_1 <= CONV_SL_1_1(but_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_4_nor_12_nl <= NOT(MUX_v_21_2_2((but_4_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_4_nor_ovfl_1_sva_1));
  fft_stage2_imag_conc_3_21_1 <= NOT(MUX_v_21_2_2(but_4_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_4_and_unfl_1_sva_1));
  fft_stage2_imag_conc_3_0 <= NOT((NOT((but_4_acc_12_psp_sva_1(0)) OR but_4_nor_ovfl_1_sva_1))
      OR but_4_and_unfl_1_sva_1);
  but_4_nor_9_nl <= NOT(MUX_v_21_2_2((but_4_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_4_nor_ovfl_sva_1));
  fft_stage2_real_conc_3_21_1 <= NOT(MUX_v_21_2_2(but_4_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_4_and_unfl_sva_1));
  fft_stage2_real_conc_3_0 <= NOT((NOT((but_4_acc_psp_sva_1(0)) OR but_4_nor_ovfl_sva_1))
      OR but_4_and_unfl_sva_1);
  but_2_nor_18_nl <= NOT(MUX_v_21_2_2((z_out(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_2_nor_ovfl_3_sva_1));
  but_2_conc_78_21_1 <= NOT(MUX_v_21_2_2(but_2_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_2_and_unfl_3_sva_1));
  but_2_conc_78_0 <= NOT((NOT((z_out(0)) OR but_2_nor_ovfl_3_sva_1)) OR but_2_and_unfl_3_sva_1);
  but_2_nor_15_nl <= NOT(MUX_v_21_2_2((z_out_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_2_nor_ovfl_2_sva_1));
  but_2_conc_80_21_1 <= NOT(MUX_v_21_2_2(but_2_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_2_and_unfl_2_sva_1));
  but_2_conc_80_0 <= NOT((NOT((z_out_1(0)) OR but_2_nor_ovfl_2_sva_1)) OR but_2_and_unfl_2_sva_1);
  but_2_nor_12_nl <= NOT(MUX_v_21_2_2((but_2_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_2_nor_ovfl_1_sva_1));
  but_2_conc_82_21_1 <= NOT(MUX_v_21_2_2(but_2_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_2_and_unfl_1_sva_1));
  but_2_conc_82_0 <= NOT((NOT((but_2_acc_12_psp_sva_1(0)) OR but_2_nor_ovfl_1_sva_1))
      OR but_2_and_unfl_1_sva_1);
  but_2_nor_9_nl <= NOT(MUX_v_21_2_2((but_2_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_2_nor_ovfl_sva_1));
  but_2_conc_84_21_1 <= NOT(MUX_v_21_2_2(but_2_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_2_and_unfl_sva_1));
  but_2_conc_84_0 <= NOT((NOT((but_2_acc_psp_sva_1(0)) OR but_2_nor_ovfl_sva_1))
      OR but_2_and_unfl_sva_1);
  but_nor_18_nl <= NOT(MUX_v_21_2_2((but_acc_14_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_nor_ovfl_3_sva_1));
  but_conc_72_21_1 <= NOT(MUX_v_21_2_2(but_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_and_unfl_3_sva_1));
  but_conc_72_0 <= NOT((NOT((but_acc_14_psp_sva_1(0)) OR but_nor_ovfl_3_sva_1)) OR
      but_and_unfl_3_sva_1);
  but_nor_15_nl <= NOT(MUX_v_21_2_2((but_acc_13_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_nor_ovfl_2_sva_1));
  but_conc_74_21_1 <= NOT(MUX_v_21_2_2(but_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_and_unfl_2_sva_1));
  but_conc_74_0 <= NOT((NOT((but_acc_13_psp_sva_1(0)) OR but_nor_ovfl_2_sva_1)) OR
      but_and_unfl_2_sva_1);
  but_nor_12_nl <= NOT(MUX_v_21_2_2((but_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_nor_ovfl_1_sva_1));
  fft_stage1_imag_conc_3_21_1 <= NOT(MUX_v_21_2_2(but_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_and_unfl_1_sva_1));
  fft_stage1_imag_conc_3_0 <= NOT((NOT((but_acc_12_psp_sva_1(0)) OR but_nor_ovfl_1_sva_1))
      OR but_and_unfl_1_sva_1);
  but_nor_9_nl <= NOT(MUX_v_21_2_2((but_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_nor_ovfl_sva_1));
  fft_stage1_real_conc_3_21_1 <= NOT(MUX_v_21_2_2(but_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_and_unfl_sva_1));
  fft_stage1_real_conc_3_0 <= NOT((NOT((but_acc_psp_sva_1(0)) OR but_nor_ovfl_sva_1))
      OR but_and_unfl_sva_1);
  but_10_acc_14_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_4_acc_14_psp_sva_23
      & but_4_conc_11_ncse_21_1_sva & but_4_conc_11_ncse_0_sva), 23), 24) - SIGNED(but_10_mul_2_psp_sva),
      24));
  but_10_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(but_10_acc_14_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_10_and_unfl_3_sva_1 <= CONV_SL_1_1(but_10_acc_14_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_10_acc_12_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_4_acc_14_psp_sva_23
      & but_4_conc_11_ncse_21_1_sva & but_4_conc_11_ncse_0_sva), 23), 24) + SIGNED(but_10_mul_2_psp_sva),
      24));
  but_10_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(but_10_acc_12_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_10_and_unfl_1_sva_1 <= CONV_SL_1_1(but_10_acc_12_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_10_acc_13_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_4_acc_13_psp_sva_23
      & but_4_conc_10_ncse_21_1_sva & but_4_conc_10_ncse_0_sva), 23), 24) + SIGNED(but_10_mul_1_psp_sva),
      24));
  but_10_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(but_10_acc_13_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_10_and_unfl_2_sva_1 <= CONV_SL_1_1(but_10_acc_13_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_10_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(but_4_acc_13_psp_sva_23
      & but_4_conc_10_ncse_21_1_sva & but_4_conc_10_ncse_0_sva), 23), 24) - SIGNED(but_10_mul_1_psp_sva),
      24));
  but_10_nor_ovfl_sva_1 <= NOT(CONV_SL_1_1(but_10_acc_psp_sva_1(23 DOWNTO 22)/=STD_LOGIC_VECTOR'("01")));
  but_10_and_unfl_sva_1 <= CONV_SL_1_1(but_10_acc_psp_sva_1(23 DOWNTO 22)=STD_LOGIC_VECTOR'("10"));
  but_11_nor_ovfl_3_sva_1 <= NOT((z_out_9(24)) OR (NOT(CONV_SL_1_1(z_out_9(23 DOWNTO
      22)/=STD_LOGIC_VECTOR'("00")))));
  but_11_and_unfl_3_sva_1 <= (z_out_9(24)) AND (NOT(CONV_SL_1_1(z_out_9(23 DOWNTO
      22)=STD_LOGIC_VECTOR'("11"))));
  but_11_nor_ovfl_1_sva_1 <= NOT((z_out_10(24)) OR (NOT(CONV_SL_1_1(z_out_10(23 DOWNTO
      22)/=STD_LOGIC_VECTOR'("00")))));
  but_11_and_unfl_1_sva_1 <= (z_out_10(24)) AND (NOT(CONV_SL_1_1(z_out_10(23 DOWNTO
      22)=STD_LOGIC_VECTOR'("11"))));
  but_11_and_10_nl <= (reg_but_11_acc_14_cse(4)) AND (CONV_SL_1_1(reg_but_11_acc_14_cse(3
      DOWNTO 0)/=STD_LOGIC_VECTOR'("0000")) OR (NOT (z_out_2(24))));
  but_11_acc_8_psp_1_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(z_out_2) + CONV_SIGNED(CONV_UNSIGNED(but_11_and_10_nl,
      1), 25), 25));
  but_11_nor_ovfl_2_sva_1 <= NOT((but_11_acc_8_psp_1_sva_1(24)) OR (NOT(CONV_SL_1_1(but_11_acc_8_psp_1_sva_1(23
      DOWNTO 22)/=STD_LOGIC_VECTOR'("00")))));
  but_11_and_unfl_2_sva_1 <= (but_11_acc_8_psp_1_sva_1(24)) AND (NOT(CONV_SL_1_1(but_11_acc_8_psp_1_sva_1(23
      DOWNTO 22)=STD_LOGIC_VECTOR'("11"))));
  but_11_and_nl <= (but_11_acc_12_itm(4)) AND (CONV_SL_1_1(but_11_acc_12_itm(3 DOWNTO
      0)/=STD_LOGIC_VECTOR'("0000")) OR (NOT (z_out(24))));
  but_11_acc_2_psp_1_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(z_out(24 DOWNTO
      0)) + CONV_SIGNED(CONV_UNSIGNED(but_11_and_nl, 1), 25), 25));
  but_11_nor_ovfl_sva_1 <= NOT((but_11_acc_2_psp_1_sva_1(24)) OR (NOT(CONV_SL_1_1(but_11_acc_2_psp_1_sva_1(23
      DOWNTO 22)/=STD_LOGIC_VECTOR'("00")))));
  but_11_and_unfl_sva_1 <= (but_11_acc_2_psp_1_sva_1(24)) AND (NOT(CONV_SL_1_1(but_11_acc_2_psp_1_sva_1(23
      DOWNTO 22)=STD_LOGIC_VECTOR'("11"))));
  but_11_acc_17_psp_1 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_11_acc_13_itm(28
      DOWNTO 5)), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_5_acc_14_psp_sva_23
      & but_5_conc_11_ncse_21_1_sva & but_5_conc_11_ncse_0_sva), 23), 25), 25));
  or_101_ssc <= and_cse OR (NOT data_valid_source);
  i_sva_dfm_mx0_31_4 <= MUX_v_28_2_2((z_out(31 DOWNTO 4)), i_sva_31_4, or_101_ssc);
  i_sva_dfm_mx0_3 <= MUX_s_1_2_2((z_out(3)), i_sva_3, or_101_ssc);
  i_sva_dfm_mx0_2_0 <= MUX_v_3_2_2((z_out(2 DOWNTO 0)), i_sva_2_0, or_101_ssc);
  j_sva_dfm_mx0_31_4 <= MUX_v_28_2_2((z_out_1(31 DOWNTO 4)), j_sva_31_4, or_dcpl_31);
  j_sva_dfm_mx0_3 <= MUX_s_1_2_2((z_out_1(3)), j_sva_3, or_dcpl_31);
  j_sva_dfm_mx0_2_0 <= MUX_v_3_2_2((z_out_1(2 DOWNTO 0)), j_sva_2_0, or_dcpl_31);
  while_if_aelse_2_nor_tmp <= NOT(CONV_SL_1_1(j_sva_dfm_mx0_31_4/=STD_LOGIC_VECTOR'("0000000000000000000000000000"))
      OR CONV_SL_1_1(j_sva_dfm_mx0_2_0/=STD_LOGIC_VECTOR'("000")));
  while_if_if_3_nor_1_tmp <= NOT(CONV_SL_1_1(i_sva_dfm_mx0_31_4/=STD_LOGIC_VECTOR'("0000000000000000000000000000"))
      OR CONV_SL_1_1(i_sva_dfm_mx0_2_0/=STD_LOGIC_VECTOR'("000")));
  while_if_land_2_lpi_1_dfm_1 <= j_sva_dfm_mx0_3 AND while_if_aelse_2_nor_tmp AND
      i_sva_dfm_mx0_3 AND while_if_if_3_nor_1_tmp;
  and_cse <= while_if_aelse_nor_itm AND i_sva_3;
  or_23_nl <= and_cse OR (z_out(3));
  mux_tmp <= MUX_s_1_2_2(i_sva_3, or_23_nl, data_valid_source);
  and_380_cse <= j_sva_3 AND while_if_if_nor_cse_sva;
  and_dcpl_9 <= NOT((fsm_output(7)) OR (fsm_output(0)));
  or_dcpl_31 <= and_380_cse OR (NOT data_req_sink);
  or_dcpl_42 <= (NOT((i_sva_2_0(1)) AND data_valid_source)) OR processing_sva;
  or_dcpl_44 <= and_cse OR (i_sva_2_0(2)) OR (NOT (i_sva_2_0(0)));
  or_dcpl_47 <= and_cse OR (NOT((i_sva_2_0(2)) AND (i_sva_2_0(0))));
  or_dcpl_50 <= (i_sva_2_0(1)) OR (NOT data_valid_source) OR processing_sva;
  or_dcpl_54 <= and_cse OR (i_sva_2_0(2)) OR (i_sva_2_0(0));
  or_dcpl_57 <= and_cse OR (NOT (i_sva_2_0(2))) OR (i_sva_2_0(0));
  or_tmp_90 <= processing_sva OR (NOT (fsm_output(7)));
  or_tmp_101 <= and_380_cse OR (NOT data_req_sink) OR processing_sva OR (NOT (fsm_output(7)));
  or_tmp_109 <= NOT((fsm_output(0)) AND processing_sva);
  or_tmp_120 <= CONV_SL_1_1(fsm_output(4 DOWNTO 1)/=STD_LOGIC_VECTOR'("0000"));
  or_tmp_123 <= and_dcpl_9 AND (NOT (fsm_output(6)));
  or_tmp_126 <= CONV_SL_1_1(fsm_output(2 DOWNTO 1)/=STD_LOGIC_VECTOR'("00"));
  or_tmp_154 <= processing_sva AND (fsm_output(1));
  or_tmp_170 <= processing_sva AND (fsm_output(3));
  or_tmp_182 <= processing_sva AND (fsm_output(6));
  data_valid_sink_mx0c1 <= ((or_dcpl_31 AND while_if_while_if_if_and_itm) OR processing_sva)
      AND (fsm_output(7));
  and_69_nl <= j_sva_3 AND mux_tmp;
  and_68_nl <= j_sva_3 AND while_if_if_nor_cse_sva AND mux_tmp;
  mux_19_nl <= MUX_s_1_2_2(and_68_nl, mux_tmp, z_out_1(3));
  mux_20_nl <= MUX_s_1_2_2(and_69_nl, mux_19_nl, data_req_sink);
  data_req_source_mx0c0 <= mux_20_nl AND while_if_if_3_nor_1_tmp AND while_if_aelse_2_nor_tmp
      AND (NOT processing_sva) AND (fsm_output(7));
  but_11_or_19_cse <= (fsm_output(4)) OR (fsm_output(6));
  but_11_or_20_cse <= (fsm_output(3)) OR (fsm_output(5));
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        while_if_aelse_nor_itm <= '0';
      ELSIF ( and_dcpl_9 = '0' ) THEN
        while_if_aelse_nor_itm <= NOT(CONV_SL_1_1(i_sva_31_4/=STD_LOGIC_VECTOR'("0000000000000000000000000000"))
            OR CONV_SL_1_1(i_sva_2_0/=STD_LOGIC_VECTOR'("000")));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        while_if_while_if_if_and_itm <= '0';
      ELSIF ( and_dcpl_9 = '0' ) THEN
        while_if_while_if_if_and_itm <= j_sva_3 AND while_if_if_nor_tmp;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        while_if_if_nor_cse_sva <= '0';
      ELSIF ( and_dcpl_9 = '0' ) THEN
        while_if_if_nor_cse_sva <= while_if_if_nor_tmp;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        but_8_acc_12_psp_lpi_1_23 <= but_8_acc_12_psp_lpi_1_dfm_23;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( reg_but_9_but_9_and_cse = '1' ) THEN
        but_9_acc_5_psp_1_lpi_1_dfm_24 <= z_out_10(24);
        but_9_acc_11_psp_1_lpi_1_dfm_24 <= z_out_9(24);
        cx_out_imag_1_21_1_sva_dfm <= but_9_but_9_nor_4_cse;
        cx_out_imag_5_21_1_sva_dfm <= but_9_but_9_nor_10_cse;
        cx_out_imag_1_0_sva_dfm <= but_9_but_9_nor_5_cse;
        cx_out_imag_5_0_sva_dfm <= but_9_but_9_nor_11_cse;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        but_10_acc_12_psp_lpi_1_23 <= but_10_acc_12_psp_lpi_1_dfm_23;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        but_11_acc_5_psp_1_lpi_1_24 <= but_11_acc_5_psp_1_lpi_1_dfm_24;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        but_8_acc_14_psp_lpi_1_23 <= but_8_acc_14_psp_lpi_1_dfm_23;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        but_10_acc_14_psp_lpi_1_23 <= but_10_acc_14_psp_lpi_1_dfm_23;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        but_11_acc_11_psp_1_lpi_1_24 <= but_11_acc_11_psp_1_lpi_1_dfm_24;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_imag_2_21_1_sva <= cx_out_imag_2_21_1_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_imag_3_21_1_sva <= cx_out_imag_3_21_1_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_imag_4_21_1_sva <= cx_out_imag_4_21_1_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_imag_6_21_1_sva <= cx_out_imag_6_21_1_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_imag_7_21_1_sva <= cx_out_imag_7_21_1_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_imag_0_0_sva <= cx_out_imag_0_0_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_imag_2_0_sva <= cx_out_imag_2_0_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_imag_3_0_sva <= cx_out_imag_3_0_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_imag_4_0_sva <= cx_out_imag_4_0_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_imag_6_0_sva <= cx_out_imag_6_0_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_imag_7_0_sva <= cx_out_imag_7_0_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        but_8_acc_psp_lpi_1_23 <= but_8_acc_psp_lpi_1_dfm_23;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        but_9_acc_2_psp_1_lpi_1_24 <= but_9_acc_2_psp_1_lpi_1_dfm_24;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        but_10_acc_psp_lpi_1_23 <= but_10_acc_psp_lpi_1_dfm_23;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        but_11_acc_2_psp_1_lpi_1_24 <= but_11_acc_2_psp_1_lpi_1_dfm_24;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        but_8_acc_13_psp_lpi_1_23 <= but_8_acc_13_psp_lpi_1_dfm_23;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        but_9_acc_8_psp_1_lpi_1_24 <= but_9_acc_8_psp_1_lpi_1_dfm_24;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        but_10_acc_13_psp_lpi_1_23 <= but_10_acc_13_psp_lpi_1_dfm_23;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        but_11_acc_8_psp_1_lpi_1_24 <= but_11_acc_8_psp_1_lpi_1_dfm_24;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_real_0_21_1_sva <= cx_out_real_0_21_1_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_real_1_21_1_sva <= cx_out_real_1_21_1_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_real_2_21_1_sva <= cx_out_real_2_21_1_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_real_3_21_1_sva <= cx_out_real_3_21_1_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_real_4_21_1_sva <= cx_out_real_4_21_1_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_real_5_21_1_sva <= cx_out_real_5_21_1_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_real_6_21_1_sva <= cx_out_real_6_21_1_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_real_7_21_1_sva <= cx_out_real_7_21_1_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_real_0_0_sva <= cx_out_real_0_0_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_real_1_0_sva <= cx_out_real_1_0_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_real_2_0_sva <= cx_out_real_2_0_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_real_3_0_sva <= cx_out_real_3_0_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_real_4_0_sva <= cx_out_real_4_0_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_real_5_0_sva <= cx_out_real_5_0_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_real_6_0_sva <= cx_out_real_6_0_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(7)) = '1' ) THEN
        cx_out_real_7_0_sva <= cx_out_real_7_0_sva_dfm;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        i_sva_31_4 <= STD_LOGIC_VECTOR'( "0000000000000000000000000000");
      ELSIF ( or_tmp_90 = '0' ) THEN
        i_sva_31_4 <= i_sva_dfm_mx0_31_4;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        i_sva_2_0 <= STD_LOGIC_VECTOR'( "000");
      ELSIF ( or_tmp_90 = '0' ) THEN
        i_sva_2_0 <= i_sva_dfm_mx0_2_0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        j_sva_3 <= '1';
      ELSIF ( or_tmp_90 = '0' ) THEN
        j_sva_3 <= j_sva_dfm_mx0_3 AND (NOT while_if_land_2_lpi_1_dfm_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        j_sva_31_4 <= STD_LOGIC_VECTOR'( "0000000000000000000000000000");
      ELSIF ( or_tmp_90 = '0' ) THEN
        j_sva_31_4 <= j_sva_dfm_mx0_31_4;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        j_sva_2_0 <= STD_LOGIC_VECTOR'( "000");
      ELSIF ( or_tmp_90 = '0' ) THEN
        j_sva_2_0 <= j_sva_dfm_mx0_2_0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        data_valid_sink <= '0';
      ELSIF ( (((NOT(while_if_if_nor_cse_sva AND j_sva_3)) AND data_req_sink AND
          (NOT processing_sva) AND (fsm_output(7))) OR data_valid_sink_mx0c1) = '1'
          ) THEN
        data_valid_sink <= NOT data_valid_sink_mx0c1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        data_req_source <= '1';
      ELSIF ( (data_req_source_mx0c0 OR reg_but_9_but_9_and_cse) = '1' ) THEN
        data_req_source <= NOT data_req_source_mx0c0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        while_if_if_2_mux_9 <= '0';
      ELSIF ( or_tmp_101 = '0' ) THEN
        while_if_if_2_mux_9 <= MUX_s_1_8_2(but_8_acc_12_psp_lpi_1_23, but_9_acc_5_psp_1_lpi_1_dfm_24,
            but_10_acc_12_psp_lpi_1_23, but_11_acc_5_psp_1_lpi_1_24, but_8_acc_14_psp_lpi_1_23,
            but_9_acc_11_psp_1_lpi_1_dfm_24, but_10_acc_14_psp_lpi_1_23, but_11_acc_11_psp_1_lpi_1_24,
            j_sva_2_0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        while_if_if_2_mux_10 <= STD_LOGIC_VECTOR'( "000000000000000000000");
      ELSIF ( or_tmp_101 = '0' ) THEN
        while_if_if_2_mux_10 <= MUX_v_21_8_2(reg_but_11_mul_1_psp_ftd_1, cx_out_imag_1_21_1_sva_dfm,
            cx_out_imag_2_21_1_sva, cx_out_imag_3_21_1_sva, cx_out_imag_4_21_1_sva,
            cx_out_imag_5_21_1_sva_dfm, cx_out_imag_6_21_1_sva, cx_out_imag_7_21_1_sva,
            j_sva_2_0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        while_if_if_2_mux_11 <= '0';
      ELSIF ( or_tmp_101 = '0' ) THEN
        while_if_if_2_mux_11 <= MUX_s_1_8_2(cx_out_imag_0_0_sva, cx_out_imag_1_0_sva_dfm,
            cx_out_imag_2_0_sva, cx_out_imag_3_0_sva, cx_out_imag_4_0_sva, cx_out_imag_5_0_sva_dfm,
            cx_out_imag_6_0_sva, cx_out_imag_7_0_sva, j_sva_2_0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        while_if_if_2_mux_3 <= '0';
      ELSIF ( or_tmp_101 = '0' ) THEN
        while_if_if_2_mux_3 <= MUX_s_1_8_2(but_8_acc_psp_lpi_1_23, but_9_acc_2_psp_1_lpi_1_24,
            but_10_acc_psp_lpi_1_23, but_11_acc_2_psp_1_lpi_1_24, but_8_acc_13_psp_lpi_1_23,
            but_9_acc_8_psp_1_lpi_1_24, but_10_acc_13_psp_lpi_1_23, but_11_acc_8_psp_1_lpi_1_24,
            j_sva_2_0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        while_if_if_2_mux_4 <= STD_LOGIC_VECTOR'( "000000000000000000000");
      ELSIF ( or_tmp_101 = '0' ) THEN
        while_if_if_2_mux_4 <= MUX_v_21_8_2(cx_out_real_0_21_1_sva, cx_out_real_1_21_1_sva,
            cx_out_real_2_21_1_sva, cx_out_real_3_21_1_sva, cx_out_real_4_21_1_sva,
            cx_out_real_5_21_1_sva, cx_out_real_6_21_1_sva, cx_out_real_7_21_1_sva,
            j_sva_2_0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        while_if_if_2_mux_5 <= '0';
      ELSIF ( or_tmp_101 = '0' ) THEN
        while_if_if_2_mux_5 <= MUX_s_1_8_2(cx_out_real_0_0_sva, cx_out_real_1_0_sva,
            cx_out_real_2_0_sva, cx_out_real_3_0_sva, cx_out_real_4_0_sva, cx_out_real_5_0_sva,
            cx_out_real_6_0_sva, cx_out_real_7_0_sva, j_sva_2_0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        i_sva_3 <= '0';
      ELSIF ( or_tmp_90 = '0' ) THEN
        i_sva_3 <= i_sva_dfm_mx0_3 AND (NOT while_if_land_2_lpi_1_dfm_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        processing_sva <= '0';
      ELSIF ( (fsm_output(7)) = '1' ) THEN
        processing_sva <= while_if_land_2_lpi_1_dfm_1 AND (NOT processing_sva);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_109 = '0' ) THEN
        cx_out_imag_4_0_sva_dfm <= NOT((NOT((but_8_acc_14_tmp(0)) OR but_8_nor_ovfl_3_sva_1))
            OR but_8_and_unfl_3_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        but_8_acc_14_psp_sva_21_1 <= STD_LOGIC_VECTOR'( "000000000000000000000");
        but_8_nor_ovfl_3_sva <= '0';
        but_8_and_unfl_3_sva <= '0';
        but_8_acc_12_psp_sva_21_1 <= STD_LOGIC_VECTOR'( "000000000000000000000");
        but_8_nor_ovfl_1_sva <= '0';
        but_8_and_unfl_1_sva <= '0';
        but_8_acc_13_psp_sva_21_1 <= STD_LOGIC_VECTOR'( "000000000000000000000");
        but_8_nor_ovfl_2_sva <= '0';
        but_8_and_unfl_2_sva <= '0';
        but_8_acc_psp_sva_21_1 <= STD_LOGIC_VECTOR'( "000000000000000000000");
        but_8_nor_ovfl_sva <= '0';
        but_8_and_unfl_sva <= '0';
        but_7_acc_14_psp_sva_23 <= '0';
        but_4_acc_14_psp_sva_23 <= '0';
        but_4_acc_13_psp_sva_23 <= '0';
      ELSE
        but_8_acc_14_psp_sva_21_1 <= but_8_acc_14_tmp(21 DOWNTO 1);
        but_8_nor_ovfl_3_sva <= but_8_nor_ovfl_3_sva_1;
        but_8_and_unfl_3_sva <= but_8_and_unfl_3_sva_1;
        but_8_acc_12_psp_sva_21_1 <= but_8_acc_12_tmp(21 DOWNTO 1);
        but_8_nor_ovfl_1_sva <= but_8_nor_ovfl_1_sva_1;
        but_8_and_unfl_1_sva <= but_8_and_unfl_1_sva_1;
        but_8_acc_13_psp_sva_21_1 <= but_8_acc_13_tmp(21 DOWNTO 1);
        but_8_nor_ovfl_2_sva <= but_8_nor_ovfl_2_sva_1;
        but_8_and_unfl_2_sva <= but_8_and_unfl_2_sva_1;
        but_8_acc_psp_sva_21_1 <= but_8_acc_tmp(21 DOWNTO 1);
        but_8_nor_ovfl_sva <= but_8_nor_ovfl_sva_1;
        but_8_and_unfl_sva <= but_8_and_unfl_sva_1;
        but_7_acc_14_psp_sva_23 <= but_7_acc_14_psp_sva_1(23);
        but_4_acc_14_psp_sva_23 <= but_4_acc_14_psp_sva_1(23);
        but_4_acc_13_psp_sva_23 <= but_4_acc_13_psp_sva_1(23);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      but_7_but_7_nor_11_itm <= NOT((NOT((but_7_acc_14_psp_sva_1(0)) OR but_7_nor_ovfl_3_sva_1))
          OR but_7_and_unfl_3_sva_1);
      but_7_but_7_nor_10_itm <= NOT(MUX_v_21_2_2(but_7_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_7_and_unfl_3_sva_1));
      but_10_mul_2_psp_sva <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
          (but_6_acc_13_psp_sva_1(23))) & but_10_but_6_or_2_nl & but_10_but_6_or_3_nl),
          23), 24) + SIGNED'( "000000000000000000000001"), 24));
      but_10_mul_1_psp_sva <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
          (but_6_acc_14_psp_sva_1(23))) & but_10_but_6_or_nl & but_10_but_6_or_1_nl),
          23), 24) + SIGNED'( "000000000000000000000001"), 24));
      but_4_conc_11_ncse_0_sva <= NOT((NOT((but_4_acc_14_psp_sva_1(0)) OR but_4_nor_ovfl_3_sva_1))
          OR but_4_and_unfl_3_sva_1);
      but_4_conc_11_ncse_21_1_sva <= NOT(MUX_v_21_2_2(but_4_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_4_and_unfl_3_sva_1));
      but_4_conc_10_ncse_0_sva <= NOT((NOT((but_4_acc_13_psp_sva_1(0)) OR but_4_nor_ovfl_2_sva_1))
          OR but_4_and_unfl_2_sva_1);
      but_4_conc_10_ncse_21_1_sva <= NOT(MUX_v_21_2_2(but_4_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
          but_4_and_unfl_2_sva_1));
      reg_but_11_mul_1_psp_ftd <= z_out_4(27 DOWNTO 21);
      reg_but_11_acc_15_cse <= acc_4_nl(29 DOWNTO 1);
      reg_but_11_acc_14_cse <= acc_5_nl(29 DOWNTO 1);
      but_11_acc_13_itm <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(z_out_4),
          28), 29) + CONV_SIGNED(CONV_SIGNED(SIGNED(reg_but_11_mul_1_psp_ftd & reg_but_11_mul_1_psp_ftd_1),
          28), 29), 29));
      but_11_acc_12_itm <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(z_out_4),
          28), 29) + CONV_SIGNED(CONV_SIGNED(SIGNED((NOT reg_but_11_mul_1_psp_ftd)
          & (NOT reg_but_11_mul_1_psp_ftd_1)), 28), 29) + SIGNED'( "00000000000000000000000000001"),
          29));
      reg_but_9_acc_14_cse <= acc_6_nl(29 DOWNTO 1);
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_109 = '0' ) THEN
        cx_out_imag_0_0_sva_dfm <= NOT((NOT((but_8_acc_12_tmp(0)) OR but_8_nor_ovfl_1_sva_1))
            OR but_8_and_unfl_1_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_109 = '0' ) THEN
        cx_out_real_4_0_sva_dfm <= NOT((NOT((but_8_acc_13_tmp(0)) OR but_8_nor_ovfl_2_sva_1))
            OR but_8_and_unfl_2_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_109 = '0' ) THEN
        cx_out_real_0_0_sva_dfm <= NOT((NOT((but_8_acc_tmp(0)) OR but_8_nor_ovfl_sva_1))
            OR but_8_and_unfl_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_109 = '0' ) THEN
        but_8_acc_14_psp_lpi_1_dfm_23 <= but_8_acc_14_tmp(23);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_109 = '0' ) THEN
        but_8_acc_13_psp_lpi_1_dfm_23 <= but_8_acc_13_tmp(23);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_109 = '0' ) THEN
        but_8_acc_12_psp_lpi_1_dfm_23 <= but_8_acc_12_tmp(23);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_109 = '0' ) THEN
        but_8_acc_psp_lpi_1_dfm_23 <= but_8_acc_tmp(23);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(1)) = '0' ) THEN
        but_7_but_7_nor_8_itm <= NOT((NOT((but_7_acc_13_psp_sva_1(0)) OR but_7_nor_ovfl_2_sva_1))
            OR but_7_and_unfl_2_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        but_7_acc_13_psp_sva_23 <= '0';
      ELSIF ( (fsm_output(1)) = '0' ) THEN
        but_7_acc_13_psp_sva_23 <= but_7_acc_13_psp_sva_1(23);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (fsm_output(1)) = '0' ) THEN
        but_7_but_7_nor_7_itm <= NOT(MUX_v_21_2_2(but_7_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_7_and_unfl_2_sva_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_120 = '0' ) THEN
        but_7_conc_9_ncse_0_sva <= NOT((NOT((but_7_acc_12_psp_sva_1(0)) OR but_7_nor_ovfl_1_sva_1))
            OR but_7_and_unfl_1_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        but_7_acc_12_psp_sva_23 <= '0';
      ELSIF ( or_tmp_120 = '0' ) THEN
        but_7_acc_12_psp_sva_23 <= but_7_acc_12_psp_sva_1(23);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_120 = '0' ) THEN
        but_7_conc_9_ncse_21_1_sva <= NOT(MUX_v_21_2_2(but_7_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_7_and_unfl_1_sva_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_123 = '0' ) THEN
        but_7_conc_8_ncse_0_sva <= NOT((NOT((but_7_acc_psp_sva_1(0)) OR but_7_nor_ovfl_sva_1))
            OR but_7_and_unfl_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        but_7_acc_psp_sva_23 <= '0';
      ELSIF ( or_tmp_123 = '0' ) THEN
        but_7_acc_psp_sva_23 <= but_7_acc_psp_sva_1(23);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_123 = '0' ) THEN
        but_7_conc_8_ncse_21_1_sva <= NOT(MUX_v_21_2_2(but_7_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_7_and_unfl_sva_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_126 = '0' ) THEN
        but_5_conc_11_ncse_0_sva <= NOT((NOT((but_5_acc_14_psp_sva_1(0)) OR but_5_nor_ovfl_3_sva_1))
            OR but_5_and_unfl_3_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        but_5_acc_14_psp_sva_23 <= '0';
      ELSIF ( or_tmp_126 = '0' ) THEN
        but_5_acc_14_psp_sva_23 <= but_5_acc_14_psp_sva_1(23);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_126 = '0' ) THEN
        but_5_conc_11_ncse_21_1_sva <= NOT(MUX_v_21_2_2(but_5_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_5_and_unfl_3_sva_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_126 = '0' ) THEN
        but_5_conc_10_ncse_0_sva <= NOT((NOT((but_5_acc_13_psp_sva_1(0)) OR but_5_nor_ovfl_2_sva_1))
            OR but_5_and_unfl_2_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        but_5_acc_13_psp_sva_23 <= '0';
      ELSIF ( or_tmp_126 = '0' ) THEN
        but_5_acc_13_psp_sva_23 <= but_5_acc_13_psp_sva_1(23);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_126 = '0' ) THEN
        but_5_conc_10_ncse_21_1_sva <= NOT(MUX_v_21_2_2(but_5_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_5_and_unfl_2_sva_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( and_dcpl_9 = '0' ) THEN
        but_5_conc_9_ncse_0_sva <= NOT((NOT((but_5_acc_12_psp_sva_1(0)) OR but_5_nor_ovfl_1_sva_1))
            OR but_5_and_unfl_1_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        but_5_acc_12_psp_sva_23 <= '0';
      ELSIF ( and_dcpl_9 = '0' ) THEN
        but_5_acc_12_psp_sva_23 <= but_5_acc_12_psp_sva_1(23);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( and_dcpl_9 = '0' ) THEN
        but_5_conc_9_ncse_21_1_sva <= NOT(MUX_v_21_2_2(but_5_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_5_and_unfl_1_sva_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_123 = '0' ) THEN
        but_5_conc_8_ncse_0_sva <= NOT((NOT((but_5_acc_psp_sva_1(0)) OR but_5_nor_ovfl_sva_1))
            OR but_5_and_unfl_sva_1);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF (rst = '1') THEN
        but_5_acc_psp_sva_23 <= '0';
      ELSIF ( or_tmp_123 = '0' ) THEN
        but_5_acc_psp_sva_23 <= but_5_acc_psp_sva_1(23);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_123 = '0' ) THEN
        but_5_conc_8_ncse_21_1_sva <= NOT(MUX_v_21_2_2(but_5_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_5_and_unfl_sva_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( cx_in_imag_and_cse = '1' ) THEN
        cx_in_imag_3_sva <= in_img;
        cx_in_real_3_sva <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( cx_in_imag_and_1_cse = '1' ) THEN
        cx_in_imag_7_sva <= in_img;
        cx_in_real_7_sva <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( cx_in_imag_and_2_cse = '1' ) THEN
        cx_in_imag_1_sva <= in_img;
        cx_in_real_1_sva <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( cx_in_imag_and_3_cse = '1' ) THEN
        cx_in_imag_5_sva <= in_img;
        cx_in_real_5_sva <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( cx_in_imag_and_4_cse = '1' ) THEN
        cx_in_imag_2_sva <= in_img;
        cx_in_real_2_sva <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( cx_in_imag_and_5_cse = '1' ) THEN
        cx_in_imag_6_sva <= in_img;
        cx_in_real_6_sva <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( cx_in_imag_and_6_cse = '1' ) THEN
        cx_in_imag_0_sva <= in_img;
        cx_in_real_0_sva <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( cx_in_imag_and_7_cse = '1' ) THEN
        cx_in_imag_4_sva <= in_img;
        cx_in_real_4_sva <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_154 = '1' ) THEN
        cx_out_imag_6_0_sva_dfm <= NOT((NOT((but_10_acc_14_psp_sva_1(0)) OR but_10_nor_ovfl_3_sva_1))
            OR but_10_and_unfl_3_sva_1);
        cx_out_imag_6_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_10_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_10_and_unfl_3_sva_1));
        cx_out_imag_4_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_8_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_8_and_unfl_3_sva));
        cx_out_imag_2_0_sva_dfm <= NOT((NOT((but_10_acc_12_psp_sva_1(0)) OR but_10_nor_ovfl_1_sva_1))
            OR but_10_and_unfl_1_sva_1);
        cx_out_imag_2_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_10_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_10_and_unfl_1_sva_1));
        cx_out_imag_0_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_8_nor_12_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_8_and_unfl_1_sva));
        cx_out_real_6_0_sva_dfm <= NOT((NOT((but_10_acc_13_psp_sva_1(0)) OR but_10_nor_ovfl_2_sva_1))
            OR but_10_and_unfl_2_sva_1);
        cx_out_real_6_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_10_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_10_and_unfl_2_sva_1));
        cx_out_real_4_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_8_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_8_and_unfl_2_sva));
        cx_out_real_2_0_sva_dfm <= NOT((NOT((but_10_acc_psp_sva_1(0)) OR but_10_nor_ovfl_sva_1))
            OR but_10_and_unfl_sva_1);
        cx_out_real_2_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_10_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_10_and_unfl_sva_1));
        cx_out_real_0_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_8_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_8_and_unfl_sva));
        but_10_acc_14_psp_lpi_1_dfm_23 <= but_10_acc_14_psp_sva_1(23);
        but_10_acc_13_psp_lpi_1_dfm_23 <= but_10_acc_13_psp_sva_1(23);
        but_10_acc_12_psp_lpi_1_dfm_23 <= but_10_acc_12_psp_sva_1(23);
        but_10_acc_psp_lpi_1_dfm_23 <= but_10_acc_psp_sva_1(23);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_170 = '1' ) THEN
        cx_out_imag_7_0_sva_dfm <= but_9_but_9_nor_11_cse;
        cx_out_imag_7_21_1_sva_dfm <= but_9_but_9_nor_10_cse;
        cx_out_imag_3_0_sva_dfm <= but_9_but_9_nor_5_cse;
        cx_out_imag_3_21_1_sva_dfm <= but_9_but_9_nor_4_cse;
        cx_out_real_7_0_sva_dfm <= NOT((NOT((but_11_acc_8_psp_1_sva_1(0)) OR but_11_nor_ovfl_2_sva_1))
            OR but_11_and_unfl_2_sva_1);
        cx_out_real_7_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_11_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_11_and_unfl_2_sva_1));
        cx_out_real_3_0_sva_dfm <= NOT((NOT((but_11_acc_2_psp_1_sva_1(0)) OR but_11_nor_ovfl_sva_1))
            OR but_11_and_unfl_sva_1);
        cx_out_real_3_21_1_sva_dfm <= NOT(MUX_v_21_2_2(but_11_nor_9_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
            but_11_and_unfl_sva_1));
        but_11_acc_11_psp_1_lpi_1_dfm_24 <= z_out_9(24);
        but_11_acc_8_psp_1_lpi_1_dfm_24 <= but_11_acc_8_psp_1_sva_1(24);
        but_11_acc_5_psp_1_lpi_1_dfm_24 <= z_out_10(24);
        but_11_acc_2_psp_1_lpi_1_dfm_24 <= but_11_acc_2_psp_1_sva_1(24);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_tmp_182 = '1' ) THEN
        cx_out_real_5_0_sva_dfm <= but_9_but_9_nor_11_cse;
        cx_out_real_5_21_1_sva_dfm <= but_9_but_9_nor_10_cse;
        cx_out_real_1_0_sva_dfm <= but_9_but_9_nor_5_cse;
        cx_out_real_1_21_1_sva_dfm <= but_9_but_9_nor_4_cse;
        but_9_acc_8_psp_1_lpi_1_dfm_24 <= z_out_9(24);
        but_9_acc_2_psp_1_lpi_1_dfm_24 <= z_out_10(24);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( ((fsm_output(7)) OR but_11_and_18_rgt) = '1' ) THEN
        reg_but_11_mul_1_psp_ftd_1 <= MUX_v_21_2_2(cx_out_imag_0_21_1_sva_dfm, (z_out_4(20
            DOWNTO 0)), but_11_and_18_rgt);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( (NOT(CONV_SL_1_1(fsm_output(5 DOWNTO 4)/=STD_LOGIC_VECTOR'("00")))) =
          '1' ) THEN
        but_9_mul_3_psp_sva <= z_out_4;
      END IF;
    END IF;
  END PROCESS;
  but_7_nor_18_nl <= NOT(MUX_v_21_2_2((but_7_acc_14_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_7_nor_ovfl_3_sva_1));
  but_6_nor_15_nl <= NOT(MUX_v_21_2_2((but_6_acc_13_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_6_nor_ovfl_2_sva_1));
  but_10_but_6_or_2_nl <= MUX_v_21_2_2(but_6_nor_15_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_6_and_unfl_2_sva_1);
  but_10_but_6_or_3_nl <= (NOT((but_6_acc_13_psp_sva_1(0)) OR but_6_nor_ovfl_2_sva_1))
      OR but_6_and_unfl_2_sva_1;
  but_6_nor_18_nl <= NOT(MUX_v_21_2_2((but_6_acc_14_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_6_nor_ovfl_3_sva_1));
  but_10_but_6_or_nl <= MUX_v_21_2_2(but_6_nor_18_nl, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_6_and_unfl_3_sva_1);
  but_10_but_6_or_1_nl <= (NOT((but_6_acc_14_psp_sva_1(0)) OR but_6_nor_ovfl_3_sva_1))
      OR but_6_and_unfl_3_sva_1;
  but_4_nor_18_nl <= NOT(MUX_v_21_2_2((but_4_acc_14_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_4_nor_ovfl_3_sva_1));
  but_4_nor_15_nl <= NOT(MUX_v_21_2_2((but_4_acc_13_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_4_nor_ovfl_2_sva_1));
  but_11_mux_30_nl <= MUX_v_7_2_2((NOT (z_out_4(27 DOWNTO 21))), reg_but_11_mul_1_psp_ftd,
      fsm_output(5));
  but_11_mux_31_nl <= MUX_v_21_2_2((NOT (z_out_4(20 DOWNTO 0))), reg_but_11_mul_1_psp_ftd_1,
      fsm_output(5));
  but_11_mux_32_nl <= MUX_v_7_2_2((NOT reg_but_11_mul_1_psp_ftd), (NOT (z_out_4(27
      DOWNTO 21))), fsm_output(5));
  but_11_mux_33_nl <= MUX_v_21_2_2((NOT reg_but_11_mul_1_psp_ftd_1), (NOT (z_out_4(20
      DOWNTO 0))), fsm_output(5));
  acc_4_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_11_mux_30_nl
      & but_11_mux_31_nl & '1'), 29), 30) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_11_mux_32_nl
      & but_11_mux_33_nl & '1'), 29), 30), 30));
  but_11_mux_34_nl <= MUX_v_28_2_2((NOT z_out_4), z_out_4, fsm_output(6));
  but_11_or_27_nl <= (NOT (fsm_output(6))) OR (fsm_output(2));
  but_11_mux_35_nl <= MUX_v_7_2_2(reg_but_11_mul_1_psp_ftd, (but_9_mul_3_psp_sva(27
      DOWNTO 21)), fsm_output(6));
  but_11_mux_36_nl <= MUX_v_21_2_2(reg_but_11_mul_1_psp_ftd_1, (but_9_mul_3_psp_sva(20
      DOWNTO 0)), fsm_output(6));
  acc_5_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_11_mux_34_nl
      & but_11_or_27_nl), 29), 30) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_11_mux_35_nl
      & but_11_mux_36_nl & '1'), 29), 30), 30));
  but_9_mux_22_nl <= MUX_v_7_2_2((NOT reg_but_11_mul_1_psp_ftd), (NOT (z_out_4(27
      DOWNTO 21))), fsm_output(6));
  but_9_mux_23_nl <= MUX_v_21_2_2((NOT reg_but_11_mul_1_psp_ftd_1), (NOT (z_out_4(20
      DOWNTO 0))), fsm_output(6));
  but_9_mux_24_nl <= MUX_v_28_2_2(z_out_4, (NOT but_9_mul_3_psp_sva), fsm_output(6));
  acc_6_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_9_mux_22_nl
      & but_9_mux_23_nl & '1'), 29), 30) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_9_mux_24_nl
      & '1'), 29), 30), 30));
  but_7_nor_15_nl <= NOT(MUX_v_21_2_2((but_7_acc_13_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_7_nor_ovfl_2_sva_1));
  but_7_nor_12_nl <= NOT(MUX_v_21_2_2((but_7_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_7_nor_ovfl_1_sva_1));
  but_7_nor_9_nl <= NOT(MUX_v_21_2_2((but_7_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_7_nor_ovfl_sva_1));
  but_5_nor_18_nl <= NOT(MUX_v_21_2_2((but_5_acc_14_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_5_nor_ovfl_3_sva_1));
  but_5_nor_15_nl <= NOT(MUX_v_21_2_2((but_5_acc_13_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_5_nor_ovfl_2_sva_1));
  but_5_nor_12_nl <= NOT(MUX_v_21_2_2((but_5_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_5_nor_ovfl_1_sva_1));
  but_5_nor_9_nl <= NOT(MUX_v_21_2_2((but_5_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_5_nor_ovfl_sva_1));
  but_10_nor_18_nl <= NOT(MUX_v_21_2_2((but_10_acc_14_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_10_nor_ovfl_3_sva_1));
  but_8_nor_18_nl <= NOT(MUX_v_21_2_2(but_8_acc_14_psp_sva_21_1, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_8_nor_ovfl_3_sva));
  but_10_nor_12_nl <= NOT(MUX_v_21_2_2((but_10_acc_12_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_10_nor_ovfl_1_sva_1));
  but_8_nor_12_nl <= NOT(MUX_v_21_2_2(but_8_acc_12_psp_sva_21_1, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_8_nor_ovfl_1_sva));
  but_10_nor_15_nl <= NOT(MUX_v_21_2_2((but_10_acc_13_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_10_nor_ovfl_2_sva_1));
  but_8_nor_15_nl <= NOT(MUX_v_21_2_2(but_8_acc_13_psp_sva_21_1, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_8_nor_ovfl_2_sva));
  but_10_nor_9_nl <= NOT(MUX_v_21_2_2((but_10_acc_psp_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_10_nor_ovfl_sva_1));
  but_8_nor_9_nl <= NOT(MUX_v_21_2_2(but_8_acc_psp_sva_21_1, STD_LOGIC_VECTOR'("111111111111111111111"),
      but_8_nor_ovfl_sva));
  but_11_nor_15_nl <= NOT(MUX_v_21_2_2((but_11_acc_8_psp_1_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_11_nor_ovfl_2_sva_1));
  but_11_nor_9_nl <= NOT(MUX_v_21_2_2((but_11_acc_2_psp_1_sva_1(21 DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111"),
      but_11_nor_ovfl_sva_1));
  but_2_mux1h_6_nl <= MUX1HOT_v_28_3_2(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(cx_in_imag_1_sva(22
      DOWNTO 4)),28)), STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(but_11_acc_12_itm(28 DOWNTO
      9)),28)), i_sva_31_4, STD_LOGIC_VECTOR'( (fsm_output(0)) & (fsm_output(3))
      & (fsm_output(7))));
  but_2_mux1h_7_nl <= MUX1HOT_s_1_3_2((cx_in_imag_1_sva(3)), (but_11_acc_12_itm(8)),
      i_sva_3, STD_LOGIC_VECTOR'( (fsm_output(0)) & (fsm_output(3)) & (fsm_output(7))));
  but_2_mux1h_8_nl <= MUX1HOT_v_3_3_2((cx_in_imag_1_sva(2 DOWNTO 0)), (but_11_acc_12_itm(7
      DOWNTO 5)), i_sva_2_0, STD_LOGIC_VECTOR'( (fsm_output(0)) & (fsm_output(3))
      & (fsm_output(7))));
  but_2_or_2_nl <= (NOT((fsm_output(3)) OR (fsm_output(7)))) OR (fsm_output(0));
  but_2_mux_7_nl <= MUX_s_1_2_2((NOT (cx_in_imag_5_sva(22))), but_5_acc_13_psp_sva_23,
      fsm_output(3));
  but_2_but_2_and_2_nl <= but_2_mux_7_nl AND (NOT (fsm_output(7)));
  but_2_mux_8_nl <= MUX_v_21_2_2((NOT (cx_in_imag_5_sva(21 DOWNTO 1))), but_5_conc_10_ncse_21_1_sva,
      fsm_output(3));
  not_134_nl <= NOT (fsm_output(7));
  but_2_but_2_and_3_nl <= MUX_v_21_2_2(STD_LOGIC_VECTOR'("000000000000000000000"),
      but_2_mux_8_nl, not_134_nl);
  but_2_mux_9_nl <= MUX_s_1_2_2((NOT (cx_in_imag_5_sva(0))), but_5_conc_10_ncse_0_sva,
      fsm_output(3));
  but_2_but_2_or_1_nl <= but_2_mux_9_nl OR (fsm_output(7));
  acc_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(but_2_mux1h_6_nl & but_2_mux1h_7_nl
      & but_2_mux1h_8_nl & but_2_or_2_nl) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_2_but_2_and_2_nl
      & but_2_but_2_and_3_nl & but_2_but_2_or_1_nl & '1'), 24), 33), 33));
  z_out <= acc_nl(32 DOWNTO 1);
  but_2_mux_10_nl <= MUX_v_28_2_2(STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(cx_in_real_1_sva(22
      DOWNTO 4)),28)), j_sva_31_4, fsm_output(7));
  but_2_mux_11_nl <= MUX_s_1_2_2((cx_in_real_1_sva(3)), j_sva_3, fsm_output(7));
  but_2_mux_12_nl <= MUX_v_3_2_2((cx_in_real_1_sva(2 DOWNTO 0)), j_sva_2_0, fsm_output(7));
  but_2_or_3_nl <= (NOT (fsm_output(7))) OR (fsm_output(0));
  but_2_mux_13_nl <= MUX_v_23_2_2((NOT cx_in_real_5_sva), STD_LOGIC_VECTOR'( "00000000000000000000001"),
      fsm_output(7));
  acc_1_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(but_2_mux_10_nl & but_2_mux_11_nl
      & but_2_mux_12_nl & but_2_or_3_nl) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_2_mux_13_nl
      & '1'), 24), 33), 33));
  z_out_1 <= acc_1_nl(32 DOWNTO 1);
  but_11_mux_26_nl <= MUX_v_24_2_2((reg_but_11_acc_14_cse(28 DOWNTO 5)), (reg_but_11_acc_15_cse(28
      DOWNTO 5)), fsm_output(6));
  but_11_mux_27_nl <= MUX_s_1_2_2(but_5_acc_13_psp_sva_23, but_5_acc_psp_sva_23,
      fsm_output(6));
  but_11_mux_28_nl <= MUX_v_21_2_2(but_5_conc_10_ncse_21_1_sva, but_5_conc_8_ncse_21_1_sva,
      fsm_output(6));
  but_11_mux_29_nl <= MUX_s_1_2_2(but_5_conc_10_ncse_0_sva, but_5_conc_8_ncse_0_sva,
      fsm_output(6));
  z_out_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(but_11_mux_26_nl),
      25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_11_mux_27_nl & but_11_mux_28_nl
      & but_11_mux_29_nl), 23), 25), 25));
  but_9_mux_18_nl <= MUX_v_24_2_2((reg_but_9_acc_14_cse(28 DOWNTO 5)), (reg_but_11_acc_14_cse(28
      DOWNTO 5)), fsm_output(7));
  but_9_mux_19_nl <= MUX_s_1_2_2(but_5_acc_psp_sva_23, but_5_acc_12_psp_sva_23, fsm_output(7));
  but_9_mux_20_nl <= MUX_v_21_2_2(but_5_conc_8_ncse_21_1_sva, but_5_conc_9_ncse_21_1_sva,
      fsm_output(7));
  but_9_mux_21_nl <= MUX_s_1_2_2(but_5_conc_8_ncse_0_sva, but_5_conc_9_ncse_0_sva,
      fsm_output(7));
  z_out_3 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(SIGNED(but_9_mux_18_nl),
      25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_9_mux_19_nl & but_9_mux_20_nl &
      but_9_mux_21_nl), 23), 25), 25));
  but_11_or_26_nl <= CONV_SL_1_1(fsm_output(4 DOWNTO 3)/=STD_LOGIC_VECTOR'("00"));
  but_11_but_11_mux_4_nl <= MUX_v_5_2_2(STD_LOGIC_VECTOR'( "10100"), STD_LOGIC_VECTOR'(
      "01011"), but_11_or_26_nl);
  but_11_mux1h_35_nl <= MUX1HOT_s_1_4_2(but_7_acc_14_psp_sva_23, but_7_acc_psp_sva_23,
      but_7_acc_12_psp_sva_23, but_7_acc_13_psp_sva_23, STD_LOGIC_VECTOR'( (fsm_output(1))
      & but_11_or_19_cse & but_11_or_20_cse & (fsm_output(2))));
  but_11_mux1h_36_nl <= MUX1HOT_v_21_4_2(but_7_but_7_nor_10_itm, but_7_conc_8_ncse_21_1_sva,
      but_7_conc_9_ncse_21_1_sva, but_7_but_7_nor_7_itm, STD_LOGIC_VECTOR'( (fsm_output(1))
      & but_11_or_19_cse & but_11_or_20_cse & (fsm_output(2))));
  but_11_mux1h_37_nl <= MUX1HOT_s_1_4_2(but_7_but_7_nor_11_itm, but_7_conc_8_ncse_0_sva,
      but_7_conc_9_ncse_0_sva, but_7_but_7_nor_8_itm, STD_LOGIC_VECTOR'( (fsm_output(1))
      & but_11_or_19_cse & but_11_or_20_cse & (fsm_output(2))));
  z_out_4 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(SIGNED'( SIGNED(but_11_but_11_mux_4_nl
      & '1') * SIGNED(but_11_mux1h_35_nl & but_11_mux1h_36_nl & but_11_mux1h_37_nl)),
      28));
  but_11_mux_37_nl <= MUX_v_29_2_2(reg_but_11_acc_15_cse, reg_but_9_acc_14_cse, fsm_output(7));
  but_11_mux_38_nl <= MUX_s_1_2_2(but_5_acc_14_psp_sva_23, but_5_acc_12_psp_sva_23,
      fsm_output(7));
  but_11_mux_39_nl <= MUX_v_21_2_2(but_5_conc_11_ncse_21_1_sva, but_5_conc_9_ncse_21_1_sva,
      fsm_output(7));
  but_11_mux_40_nl <= MUX_s_1_2_2(but_5_conc_11_ncse_0_sva, but_5_conc_9_ncse_0_sva,
      fsm_output(7));
  acc_7_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_11_mux_37_nl
      & '1'), 30), 31) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(but_11_mux_38_nl & but_11_mux_39_nl
      & but_11_mux_40_nl & STD_LOGIC_VECTOR'( "000001")), 29), 31), 31));
  z_out_8 <= acc_7_nl(30 DOWNTO 1);
  or_287_nl <= (fsm_output(3)) OR (fsm_output(7));
  mux_23_nl <= MUX_v_25_2_2(z_out_3, (z_out_8(29 DOWNTO 5)), or_287_nl);
  but_11_and_19_nl <= (z_out_8(4)) AND ((z_out_8(0)) OR (z_out_8(1)) OR (z_out_8(2))
      OR (z_out_8(3)) OR (NOT (z_out_8(29))));
  but_9_and_17_nl <= (reg_but_9_acc_14_cse(4)) AND (CONV_SL_1_1(reg_but_9_acc_14_cse(3
      DOWNTO 0)/=STD_LOGIC_VECTOR'("0000")) OR (NOT (z_out_3(24))));
  but_11_but_11_mux_5_nl <= MUX_s_1_2_2(but_11_and_19_nl, but_9_and_17_nl, fsm_output(6));
  z_out_9 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(mux_23_nl) + CONV_UNSIGNED(CONV_UNSIGNED(but_11_but_11_mux_5_nl,
      1), 25), 25));
  but_11_mux1h_38_nl <= MUX1HOT_v_25_3_2(but_11_acc_17_psp_1, z_out_2, z_out_3, STD_LOGIC_VECTOR'(
      (fsm_output(3)) & (fsm_output(6)) & (fsm_output(7))));
  but_11_and_20_nl <= (but_11_acc_13_itm(4)) AND (CONV_SL_1_1(but_11_acc_13_itm(3
      DOWNTO 0)/=STD_LOGIC_VECTOR'("0000")) OR (NOT (but_11_acc_17_psp_1(24))));
  but_9_and_18_nl <= (reg_but_11_acc_15_cse(4)) AND (CONV_SL_1_1(reg_but_11_acc_15_cse(3
      DOWNTO 0)/=STD_LOGIC_VECTOR'("0000")) OR (NOT (z_out_2(24))));
  but_9_and_19_nl <= (reg_but_11_acc_14_cse(4)) AND (CONV_SL_1_1(reg_but_11_acc_14_cse(3
      DOWNTO 0)/=STD_LOGIC_VECTOR'("0000")) OR (NOT (z_out_3(24))));
  but_11_mux1h_39_nl <= MUX1HOT_s_1_3_2(but_11_and_20_nl, but_9_and_18_nl, but_9_and_19_nl,
      STD_LOGIC_VECTOR'( (fsm_output(3)) & (fsm_output(6)) & (fsm_output(7))));
  z_out_10 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(UNSIGNED(but_11_mux1h_38_nl) + CONV_UNSIGNED(CONV_UNSIGNED(but_11_mux1h_39_nl,
      1), 25), 25));
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    FFT
-- ------------------------------------------------------------------

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;


ENTITY FFT IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    data_valid_source : IN STD_LOGIC;
    data_req_sink : IN STD_LOGIC;
    in_real : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
    in_img : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
    out_real : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
    out_img : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
    data_valid_sink : OUT STD_LOGIC;
    data_req_source : OUT STD_LOGIC
  );
END FFT;

ARCHITECTURE v1 OF FFT IS
  -- Default Constants

  COMPONENT FFT_FFT_COMPORTEMENT
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      data_valid_source : IN STD_LOGIC;
      data_req_sink : IN STD_LOGIC;
      in_real : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
      in_img : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
      out_real : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
      out_img : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
      data_valid_sink : OUT STD_LOGIC;
      data_req_source : OUT STD_LOGIC
    );
  END COMPONENT;
  SIGNAL FFT_COMPORTEMENT_inst_in_real : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_COMPORTEMENT_inst_in_img : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_COMPORTEMENT_inst_out_real : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_COMPORTEMENT_inst_out_img : STD_LOGIC_VECTOR (22 DOWNTO 0);

BEGIN
  FFT_COMPORTEMENT_inst : FFT_FFT_COMPORTEMENT
    PORT MAP(
      clk => clk,
      rst => rst,
      data_valid_source => data_valid_source,
      data_req_sink => data_req_sink,
      in_real => FFT_COMPORTEMENT_inst_in_real,
      in_img => FFT_COMPORTEMENT_inst_in_img,
      out_real => FFT_COMPORTEMENT_inst_out_real,
      out_img => FFT_COMPORTEMENT_inst_out_img,
      data_valid_sink => data_valid_sink,
      data_req_source => data_req_source
    );
  FFT_COMPORTEMENT_inst_in_real <= in_real;
  FFT_COMPORTEMENT_inst_in_img <= in_img;
  out_real <= FFT_COMPORTEMENT_inst_out_real;
  out_img <= FFT_COMPORTEMENT_inst_out_img;

END v1;



