<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/1.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/1.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/1.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="SC1A" description="ADC Status and Control Register 1">
    <alias type="CMSIS" value="SC1[0]"/>
    <bit_field offset="0" width="5" name="ADCH" access="RW" reset_value="0x1F" description="Input channel select">
      <alias type="CMSIS" value="ADC_SC1_ADCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <bit_field offset="6" width="1" name="AIEN" access="RW" reset_value="0" description="Interrupt Enable">
      <alias type="CMSIS" value="ADC_SC1_AIEN(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="COCO" access="RO" reset_value="0" description="Conversion Complete Flag">
      <alias type="CMSIS" value="ADC_SC1_COCO(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0x4" width="32" name="SC1B" description="ADC Status and Control Register 1">
    <alias type="CMSIS" value="SC1[1]"/>
    <bit_field offset="0" width="5" name="ADCH" access="RW" reset_value="0x1F" description="Input channel select">
      <alias type="CMSIS" value="ADC_SC1_ADCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <bit_field offset="6" width="1" name="AIEN" access="RW" reset_value="0" description="Interrupt Enable">
      <alias type="CMSIS" value="ADC_SC1_AIEN(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="COCO" access="RO" reset_value="0" description="Conversion Complete Flag">
      <alias type="CMSIS" value="ADC_SC1_COCO(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0x40" width="32" name="CFG1" description="ADC Configuration Register 1">
    <alias type="CMSIS" value="CFG1"/>
    <bit_field offset="0" width="2" name="ADICLK" access="RW" reset_value="0" description="Input Clock Select">
      <alias type="CMSIS" value="ADC_CFG1_ADICLK(x)"/>
    </bit_field>
    <bit_field offset="2" width="2" name="MODE" access="RW" reset_value="0" description="Conversion mode selection">
      <alias type="CMSIS" value="ADC_CFG1_MODE(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <bit_field offset="5" width="2" name="ADIV" access="RW" reset_value="0" description="Clock Divide Select">
      <alias type="CMSIS" value="ADC_CFG1_ADIV(x)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="23" reset_value="0"/>
  </register>
  <register offset="0x44" width="32" name="CFG2" description="ADC Configuration Register 2">
    <alias type="CMSIS" value="CFG2"/>
    <bit_field offset="0" width="8" name="SMPLTS" access="RW" reset_value="0xC" description="Sample Time Select">
      <alias type="CMSIS" value="ADC_CFG2_SMPLTS(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0x48" width="32" name="RA" description="ADC Data Result Registers">
    <alias type="CMSIS" value="R[0]"/>
    <bit_field offset="0" width="12" name="D" access="RO" reset_value="0" description="Data result">
      <alias type="CMSIS" value="ADC_R_D(x)"/>
    </bit_field>
    <reserved_bit_field offset="12" width="20" reset_value="0"/>
  </register>
  <register offset="0x4C" width="32" name="RB" description="ADC Data Result Registers">
    <alias type="CMSIS" value="R[1]"/>
    <bit_field offset="0" width="12" name="D" access="RO" reset_value="0" description="Data result">
      <alias type="CMSIS" value="ADC_R_D(x)"/>
    </bit_field>
    <reserved_bit_field offset="12" width="20" reset_value="0"/>
  </register>
  <register offset="0x88" width="32" name="CV1" description="Compare Value Registers">
    <alias type="CMSIS" value="CV1"/>
    <bit_field offset="0" width="16" name="CV" access="RW" reset_value="0" description="Compare Value.">
      <alias type="CMSIS" value="ADC_CV1_CV(x)"/>
      <alias type="id" value="CV1"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x8C" width="32" name="CV2" description="Compare Value Registers">
    <alias type="CMSIS" value="CV2"/>
    <bit_field offset="0" width="16" name="CV" access="RW" reset_value="0" description="Compare Value.">
      <alias type="CMSIS" value="ADC_CV2_CV(x)"/>
      <alias type="id" value="CV2"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x90" width="32" name="SC2" description="Status and Control Register 2">
    <alias type="CMSIS" value="SC2"/>
    <bit_field offset="0" width="2" name="REFSEL" access="RW" reset_value="0" description="Voltage Reference Selection">
      <alias type="CMSIS" value="ADC_SC2_REFSEL(x)"/>
    </bit_field>
    <bit_field offset="2" width="1" name="DMAEN" access="RW" reset_value="0" description="DMA Enable">
      <alias type="CMSIS" value="ADC_SC2_DMAEN(x)"/>
    </bit_field>
    <bit_field offset="3" width="1" name="ACREN" access="RW" reset_value="0" description="Compare Function Range Enable">
      <alias type="CMSIS" value="ADC_SC2_ACREN(x)"/>
    </bit_field>
    <bit_field offset="4" width="1" name="ACFGT" access="RW" reset_value="0" description="Compare Function Greater Than Enable">
      <alias type="CMSIS" value="ADC_SC2_ACFGT(x)"/>
    </bit_field>
    <bit_field offset="5" width="1" name="ACFE" access="RW" reset_value="0" description="Compare Function Enable">
      <alias type="CMSIS" value="ADC_SC2_ACFE(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="ADTRG" access="RW" reset_value="0" description="Conversion Trigger Select">
      <alias type="CMSIS" value="ADC_SC2_ADTRG(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="ADACT" access="RO" reset_value="0" description="Conversion Active">
      <alias type="CMSIS" value="ADC_SC2_ADACT(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="5" reset_value="0"/>
    <reserved_bit_field offset="13" width="2" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x94" width="32" name="SC3" description="Status and Control Register 3">
    <alias type="CMSIS" value="SC3"/>
    <bit_field offset="0" width="2" name="AVGS" access="RW" reset_value="0" description="Hardware Average Select">
      <alias type="CMSIS" value="ADC_SC3_AVGS(x)"/>
    </bit_field>
    <bit_field offset="2" width="1" name="AVGE" access="RW" reset_value="0" description="Hardware Average Enable">
      <alias type="CMSIS" value="ADC_SC3_AVGE(x)"/>
    </bit_field>
    <bit_field offset="3" width="1" name="ADCO" access="RW" reset_value="0" description="Continuous Conversion Enable">
      <alias type="CMSIS" value="ADC_SC3_ADCO(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="2" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <bit_field offset="7" width="1" name="CAL" access="RW" reset_value="0" description="Calibration">
      <alias type="CMSIS" value="ADC_SC3_CAL(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0x98" width="32" name="BASE_OFS" description="BASE Offset Register">
    <alias type="CMSIS" value="BASE_OFS"/>
    <bit_field offset="0" width="8" name="BA_OFS" access="RW" reset_value="0x40" description="Base Offset Error Correction Value">
      <alias type="CMSIS" value="ADC_BASE_OFS_BA_OFS(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0x9C" width="32" name="OFS" description="ADC Offset Correction Register">
    <alias type="CMSIS" value="OFS"/>
    <bit_field offset="0" width="16" name="OFS" access="RW" reset_value="0" description="Offset Error Correction Value">
      <alias type="CMSIS" value="ADC_OFS_OFS(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0xA0" width="32" name="USR_OFS" description="USER Offset Correction Register">
    <alias type="CMSIS" value="USR_OFS"/>
    <bit_field offset="0" width="8" name="USR_OFS" access="RW" reset_value="0" description="USER Offset Error Correction Value">
      <alias type="CMSIS" value="ADC_USR_OFS_USR_OFS(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0xA4" width="32" name="XOFS" description="ADC X Offset Correction Register">
    <alias type="CMSIS" value="XOFS"/>
    <bit_field offset="0" width="6" name="XOFS" access="RW" reset_value="0x30" description="X offset error correction value">
      <alias type="CMSIS" value="ADC_XOFS_XOFS(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="26" reset_value="0"/>
  </register>
  <register offset="0xA8" width="32" name="YOFS" description="ADC Y Offset Correction Register">
    <alias type="CMSIS" value="YOFS"/>
    <bit_field offset="0" width="8" name="YOFS" access="RW" reset_value="0x37" description="Y offset error correction value">
      <alias type="CMSIS" value="ADC_YOFS_YOFS(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0xAC" width="32" name="G" description="ADC Gain Register">
    <alias type="CMSIS" value="G"/>
    <bit_field offset="0" width="11" name="G" access="RW" reset_value="0x2F0" description="Gain error adjustment factor for the overall conversion">
      <alias type="CMSIS" value="ADC_G_G(x)"/>
      <alias type="id" value="PG"/>
    </bit_field>
    <reserved_bit_field offset="11" width="21" reset_value="0"/>
  </register>
  <register offset="0xB0" width="32" name="UG" description="ADC User Gain Register">
    <alias type="CMSIS" value="UG"/>
    <bit_field offset="0" width="10" name="UG" access="RW" reset_value="0x4" description="User gain error correction value">
      <alias type="CMSIS" value="ADC_UG_UG(x)"/>
    </bit_field>
    <reserved_bit_field offset="10" width="22" reset_value="0"/>
  </register>
  <register offset="0xB4" width="32" name="CLPS" description="ADC General Calibration Value Register S">
    <alias type="CMSIS" value="CLPS"/>
    <bit_field offset="0" width="7" name="CLPS" access="RW" reset_value="0x2E" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLPS_CLPS(x)"/>
    </bit_field>
    <reserved_bit_field offset="7" width="25" reset_value="0"/>
  </register>
  <register offset="0xB8" width="32" name="CLP3" description="ADC Plus-Side General Calibration Value Register 3">
    <alias type="CMSIS" value="CLP3"/>
    <bit_field offset="0" width="10" name="CLP3" access="RW" reset_value="0x180" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLP3_CLP3(x)"/>
    </bit_field>
    <reserved_bit_field offset="10" width="22" reset_value="0"/>
  </register>
  <register offset="0xBC" width="32" name="CLP2" description="ADC Plus-Side General Calibration Value Register 2">
    <alias type="CMSIS" value="CLP2"/>
    <bit_field offset="0" width="10" name="CLP2" access="RW" reset_value="0xB8" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLP2_CLP2(x)"/>
    </bit_field>
    <reserved_bit_field offset="10" width="22" reset_value="0"/>
  </register>
  <register offset="0xC0" width="32" name="CLP1" description="ADC Plus-Side General Calibration Value Register 1">
    <alias type="CMSIS" value="CLP1"/>
    <bit_field offset="0" width="9" name="CLP1" access="RW" reset_value="0x5C" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLP1_CLP1(x)"/>
    </bit_field>
    <reserved_bit_field offset="9" width="23" reset_value="0"/>
  </register>
  <register offset="0xC4" width="32" name="CLP0" description="ADC Plus-Side General Calibration Value Register 0">
    <alias type="CMSIS" value="CLP0"/>
    <bit_field offset="0" width="8" name="CLP0" access="RW" reset_value="0x2E" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLP0_CLP0(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0xC8" width="32" name="CLPX" description="ADC Plus-Side General Calibration Value Register X">
    <alias type="CMSIS" value="CLPX"/>
    <bit_field offset="0" width="7" name="CLPX" access="RW" reset_value="0" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLPX_CLPX(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="CLPXEN" access="RW" reset_value="0" description="CLPX compare bit">
      <alias type="CMSIS" value="ADC_CLPX_CLPXEN(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0xCC" width="32" name="CLP9" description="ADC Plus-Side General Calibration Value Register 9">
    <alias type="CMSIS" value="CLP9"/>
    <bit_field offset="0" width="7" name="CLP9" access="RW" reset_value="0" description="Calibration Value">
      <alias type="CMSIS" value="ADC_CLP9_CLP9(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="CLP9EN" access="RW" reset_value="0" description="CLP9 compare bit">
      <alias type="CMSIS" value="ADC_CLP9_CLP9EN(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0xD0" width="32" name="CLPS_OFS" description="ADC General Calibration Offset Value Register S">
    <alias type="CMSIS" value="CLPS_OFS"/>
    <bit_field offset="0" width="4" name="CLPS_OFS" access="RW" reset_value="0" description="CLPS Offset">
      <alias type="CMSIS" value="ADC_CLPS_OFS_CLPS_OFS(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="28" reset_value="0"/>
  </register>
  <register offset="0xD4" width="32" name="CLP3_OFS" description="ADC Plus-Side General Calibration Offset Value Register 3">
    <alias type="CMSIS" value="CLP3_OFS"/>
    <bit_field offset="0" width="4" name="CLP3_OFS" access="RW" reset_value="0" description="CLP3 Offset">
      <alias type="CMSIS" value="ADC_CLP3_OFS_CLP3_OFS(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="28" reset_value="0"/>
  </register>
  <register offset="0xD8" width="32" name="CLP2_OFS" description="ADC Plus-Side General Calibration Offset Value Register 2">
    <alias type="CMSIS" value="CLP2_OFS"/>
    <bit_field offset="0" width="4" name="CLP2_OFS" access="RW" reset_value="0" description="CLP2 Offset">
      <alias type="CMSIS" value="ADC_CLP2_OFS_CLP2_OFS(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="28" reset_value="0"/>
  </register>
  <register offset="0xDC" width="32" name="CLP1_OFS" description="ADC Plus-Side General Calibration Offset Value Register 1">
    <alias type="CMSIS" value="CLP1_OFS"/>
    <bit_field offset="0" width="4" name="CLP1_OFS" access="RW" reset_value="0" description="CLP1 Offset">
      <alias type="CMSIS" value="ADC_CLP1_OFS_CLP1_OFS(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="28" reset_value="0"/>
  </register>
  <register offset="0xE0" width="32" name="CLP0_OFS" description="ADC Plus-Side General Calibration Offset Value Register 0">
    <alias type="CMSIS" value="CLP0_OFS"/>
    <bit_field offset="0" width="4" name="CLP0_OFS" access="RW" reset_value="0" description="CLP0 Offset">
      <alias type="CMSIS" value="ADC_CLP0_OFS_CLP0_OFS(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="28" reset_value="0"/>
  </register>
  <register offset="0xE4" width="32" name="CLPX_OFS" description="ADC Plus-Side General Calibration Offset Value Register X">
    <alias type="CMSIS" value="CLPX_OFS"/>
    <bit_field offset="0" width="12" name="CLPX_OFS" access="RW" reset_value="0x440" description="CLPX Offset">
      <alias type="CMSIS" value="ADC_CLPX_OFS_CLPX_OFS(x)"/>
    </bit_field>
    <reserved_bit_field offset="12" width="20" reset_value="0"/>
  </register>
  <register offset="0xE8" width="32" name="CLP9_OFS" description="ADC Plus-Side General Calibration Offset Value Register 9">
    <alias type="CMSIS" value="CLP9_OFS"/>
    <bit_field offset="0" width="12" name="CLP9_OFS" access="RW" reset_value="0x240" description="CLP9 Offset">
      <alias type="CMSIS" value="ADC_CLP9_OFS_CLP9_OFS(x)"/>
    </bit_field>
    <reserved_bit_field offset="12" width="20" reset_value="0"/>
  </register>
</regs:peripheral>