mvn r0, r1 
and r0, r0, r2 
tst r3, r2 
mvnne r1, r2 
add r3, r1, r0, lsr #5 
