Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat May  6 21:16:50 2023
| Host         : 9S716V512033ZM6000009 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digilent_arty_timing_summary_routed.rpt -pb digilent_arty_timing_summary_routed.pb -rpx digilent_arty_timing_summary_routed.rpx -warn_on_violation
| Design       : digilent_arty
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                                                                  1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           1           
SYNTH-10   Warning           Wide multiplier                                                                                        3           
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-18  Warning           Missing input or output delay                                                                          1           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           
XDCB-3     Warning           Same clock mentioned in multiple groups in the same set_clock_groups command                           1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                                                                      16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.215        0.000                      0                34892        0.035        0.000                      0                34892        0.264        0.000                       0                  7484  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 16.667}       33.333          30.000          
  soc_crg_clkout1             {0.000 20.000}       40.000          25.000          
  soc_crg_clkout2             {0.000 4.167}        8.333           120.000         
  soc_crg_clkout3             {2.083 6.250}        8.333           120.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              7.888        0.000                      0                    7        0.240        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   1.227        0.000                      0                34871        0.035        0.000                      0                34871       15.417        0.000                       0                  7379  
  soc_crg_clkout1                                                                                                                                                              37.845        0.000                       0                     2  
  soc_crg_clkout2                                                                                                                                                               6.178        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               6.178        0.000                       0                     4  
  soc_crg_clkout4                   1.215        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           soc_crg_clkout0  clk100           
(none)                            soc_crg_clkout0  
(none)           soc_crg_clkout0  soc_crg_clkout0  
(none)                            soc_crg_clkout4  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                  
----------                  ----------                  --------                  
(none)                      soc_builder_basesoc_pll_fb                              
(none)                      soc_crg_clkout0                                         
(none)                      soc_crg_clkout1                                         
(none)                      soc_crg_clkout2                                         
(none)                      soc_crg_clkout3                                         
(none)                      soc_crg_clkout4                                         
(none)                                                  clk100                      
(none)                                                  soc_crg_clkout0             
(none)                                                  soc_crg_clkout2             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        7.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.888ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.456ns (32.605%)  route 0.943ns (67.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.337ns = ( 17.337 - 10.000 ) 
    Source Clock Delay      (SCD):    8.625ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           2.645     8.625    soc_crg_clkin
    SLICE_X81Y93         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDCE (Prop_fdce_C_Q)         0.456     9.081 r  FDCE/Q
                         net (fo=1, routed)           0.943    10.024    soc_builder_basesoc_reset0
    SLICE_X65Y92         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    15.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    15.561 r  clk100_inst/O
                         net (fo=9, routed)           1.776    17.337    soc_crg_clkin
    SLICE_X65Y92         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.677    18.014    
                         clock uncertainty           -0.035    17.979    
    SLICE_X65Y92         FDCE (Setup_fdce_C_D)       -0.067    17.912    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.912    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  7.888    

Slack (MET) :             8.798ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.014%)  route 0.629ns (57.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.337ns = ( 17.337 - 10.000 ) 
    Source Clock Delay      (SCD):    8.078ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           2.098     8.078    soc_crg_clkin
    SLICE_X65Y92         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.456     8.534 r  FDCE_1/Q
                         net (fo=1, routed)           0.629     9.164    soc_builder_basesoc_reset1
    SLICE_X65Y92         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    15.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    15.561 r  clk100_inst/O
                         net (fo=9, routed)           1.776    17.337    soc_crg_clkin
    SLICE_X65Y92         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.741    18.078    
                         clock uncertainty           -0.035    18.043    
    SLICE_X65Y92         FDCE (Setup_fdce_C_D)       -0.081    17.962    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.962    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  8.798    

Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.456ns (41.197%)  route 0.651ns (58.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.337ns = ( 17.337 - 10.000 ) 
    Source Clock Delay      (SCD):    8.078ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           2.098     8.078    soc_crg_clkin
    SLICE_X64Y92         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDCE (Prop_fdce_C_Q)         0.456     8.534 r  FDCE_6/Q
                         net (fo=1, routed)           0.651     9.185    soc_builder_basesoc_reset6
    SLICE_X64Y92         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    15.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    15.561 r  clk100_inst/O
                         net (fo=9, routed)           1.776    17.337    soc_crg_clkin
    SLICE_X64Y92         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.741    18.078    
                         clock uncertainty           -0.035    18.043    
    SLICE_X64Y92         FDCE (Setup_fdce_C_D)       -0.058    17.985    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.985    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  8.800    

Slack (MET) :             8.808ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.603%)  route 0.640ns (58.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.337ns = ( 17.337 - 10.000 ) 
    Source Clock Delay      (SCD):    8.078ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           2.098     8.078    soc_crg_clkin
    SLICE_X65Y92         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.456     8.534 r  FDCE_2/Q
                         net (fo=1, routed)           0.640     9.174    soc_builder_basesoc_reset2
    SLICE_X65Y92         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    15.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    15.561 r  clk100_inst/O
                         net (fo=9, routed)           1.776    17.337    soc_crg_clkin
    SLICE_X65Y92         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.741    18.078    
                         clock uncertainty           -0.035    18.043    
    SLICE_X65Y92         FDCE (Setup_fdce_C_D)       -0.061    17.982    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.982    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  8.808    

Slack (MET) :             8.845ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.259%)  route 0.574ns (55.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.337ns = ( 17.337 - 10.000 ) 
    Source Clock Delay      (SCD):    8.078ns
    Clock Pessimism Removal (CPR):    0.719ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           2.098     8.078    soc_crg_clkin
    SLICE_X65Y92         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.456     8.534 r  FDCE_3/Q
                         net (fo=1, routed)           0.574     9.109    soc_builder_basesoc_reset3
    SLICE_X64Y92         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    15.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    15.561 r  clk100_inst/O
                         net (fo=9, routed)           1.776    17.337    soc_crg_clkin
    SLICE_X64Y92         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.719    18.056    
                         clock uncertainty           -0.035    18.021    
    SLICE_X64Y92         FDCE (Setup_fdce_C_D)       -0.067    17.954    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.954    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  8.845    

Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.456ns (46.538%)  route 0.524ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.337ns = ( 17.337 - 10.000 ) 
    Source Clock Delay      (SCD):    8.078ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           2.098     8.078    soc_crg_clkin
    SLICE_X64Y92         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDCE (Prop_fdce_C_Q)         0.456     8.534 r  FDCE_4/Q
                         net (fo=1, routed)           0.524     9.058    soc_builder_basesoc_reset4
    SLICE_X64Y92         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    15.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    15.561 r  clk100_inst/O
                         net (fo=9, routed)           1.776    17.337    soc_crg_clkin
    SLICE_X64Y92         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.741    18.078    
                         clock uncertainty           -0.035    18.043    
    SLICE_X64Y92         FDCE (Setup_fdce_C_D)       -0.081    17.962    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.962    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  8.904    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.337ns = ( 17.337 - 10.000 ) 
    Source Clock Delay      (SCD):    8.078ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           2.098     8.078    soc_crg_clkin
    SLICE_X64Y92         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDCE (Prop_fdce_C_Q)         0.456     8.534 r  FDCE_5/Q
                         net (fo=1, routed)           0.521     9.056    soc_builder_basesoc_reset5
    SLICE_X64Y92         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    15.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    15.561 r  clk100_inst/O
                         net (fo=9, routed)           1.776    17.337    soc_crg_clkin
    SLICE_X64Y92         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.741    18.078    
                         clock uncertainty           -0.035    18.043    
    SLICE_X64Y92         FDCE (Setup_fdce_C_D)       -0.061    17.982    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.982    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  8.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.614%)  route 0.182ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.835     2.584    soc_crg_clkin
    SLICE_X65Y92         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.141     2.725 r  FDCE_3/Q
                         net (fo=1, routed)           0.182     2.907    soc_builder_basesoc_reset3
    SLICE_X64Y92         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.978     3.289    soc_crg_clkin
    SLICE_X64Y92         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.692     2.597    
    SLICE_X64Y92         FDCE (Hold_fdce_C_D)         0.070     2.667    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.835     2.584    soc_crg_clkin
    SLICE_X64Y92         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDCE (Prop_fdce_C_Q)         0.141     2.725 r  FDCE_5/Q
                         net (fo=1, routed)           0.172     2.897    soc_builder_basesoc_reset5
    SLICE_X64Y92         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.978     3.289    soc_crg_clkin
    SLICE_X64Y92         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.705     2.584    
    SLICE_X64Y92         FDCE (Hold_fdce_C_D)         0.070     2.654    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.835     2.584    soc_crg_clkin
    SLICE_X64Y92         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDCE (Prop_fdce_C_Q)         0.141     2.725 r  FDCE_4/Q
                         net (fo=1, routed)           0.174     2.898    soc_builder_basesoc_reset4
    SLICE_X64Y92         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.978     3.289    soc_crg_clkin
    SLICE_X64Y92         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.705     2.584    
    SLICE_X64Y92         FDCE (Hold_fdce_C_D)         0.066     2.650    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.969%)  route 0.230ns (62.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.835     2.584    soc_crg_clkin
    SLICE_X65Y92         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.141     2.725 r  FDCE_1/Q
                         net (fo=1, routed)           0.230     2.955    soc_builder_basesoc_reset1
    SLICE_X65Y92         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.978     3.289    soc_crg_clkin
    SLICE_X65Y92         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.705     2.584    
    SLICE_X65Y92         FDCE (Hold_fdce_C_D)         0.066     2.650    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.392%)  route 0.236ns (62.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.835     2.584    soc_crg_clkin
    SLICE_X65Y92         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.141     2.725 r  FDCE_2/Q
                         net (fo=1, routed)           0.236     2.961    soc_builder_basesoc_reset2
    SLICE_X65Y92         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.978     3.289    soc_crg_clkin
    SLICE_X65Y92         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.705     2.584    
    SLICE_X65Y92         FDCE (Hold_fdce_C_D)         0.070     2.654    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.826%)  route 0.242ns (63.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.835     2.584    soc_crg_clkin
    SLICE_X64Y92         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDCE (Prop_fdce_C_Q)         0.141     2.725 r  FDCE_6/Q
                         net (fo=1, routed)           0.242     2.967    soc_builder_basesoc_reset6
    SLICE_X64Y92         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.978     3.289    soc_crg_clkin
    SLICE_X64Y92         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.705     2.584    
    SLICE_X64Y92         FDCE (Hold_fdce_C_D)         0.072     2.656    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.180%)  route 0.398ns (73.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           1.101     2.849    soc_crg_clkin
    SLICE_X81Y93         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDCE (Prop_fdce_C_Q)         0.141     2.990 r  FDCE/Q
                         net (fo=1, routed)           0.398     3.388    soc_builder_basesoc_reset0
    SLICE_X65Y92         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.978     3.289    soc_crg_clkin
    SLICE_X65Y92         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.676     2.613    
    SLICE_X65Y92         FDCE (Hold_fdce_C_D)         0.070     2.683    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.705    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X81Y93    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X65Y92    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X65Y92    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X65Y92    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X64Y92    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X64Y92    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X64Y92    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X64Y92    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X81Y93    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X81Y93    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X65Y92    FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X65Y92    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X65Y92    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X65Y92    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X65Y92    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X65Y92    FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X81Y93    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X81Y93    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X65Y92    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X65Y92    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X65Y92    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X65Y92    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X65Y92    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X65Y92    FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.693ns
    Source Clock Delay      (SCD):    11.577ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.722    11.577    sys_clk
    SLICE_X87Y66         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDPE (Prop_fdpe_C_Q)         0.456    12.033 r  FDPE/Q
                         net (fo=1, routed)           0.190    12.223    soc_builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X87Y66         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     7.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     7.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437     8.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.082 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    11.000    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.091 r  BUFG/O
                         net (fo=7380, routed)        1.602    12.693    sys_clk
    SLICE_X87Y66         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.884    13.577    
                         clock uncertainty           -0.080    13.497    
    SLICE_X87Y66         FDPE (Setup_fdpe_C_D)       -0.047    13.450    FDPE_1
  -------------------------------------------------------------------
                         required time                         13.450    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             8.011ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/input_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/acc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        25.176ns  (logic 10.005ns (39.740%)  route 15.171ns (60.260%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=3 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.582ns = ( 43.915 - 33.333 ) 
    Source Clock Delay      (SCD):    11.482ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.627    11.482    Cfu/CONV_1D/out
    SLICE_X32Y80         FDRE                                         r  Cfu/CONV_1D/input_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.456    11.938 r  Cfu/CONV_1D/input_addr_reg[2]/Q
                         net (fo=56, routed)          2.729    14.667    Cfu/CONV_1D/input_addr0__2[2]
    SLICE_X68Y57         LUT3 (Prop_lut3_I0_O)        0.124    14.791 r  Cfu/CONV_1D/input_buffer_reg_r8_0_63_0_2_i_4/O
                         net (fo=144, routed)         3.389    18.180    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/ADDRC2
    SLICE_X60Y11         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    18.304 r  Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/RAMC/O
                         net (fo=1, routed)           1.005    19.308    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2_n_2
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.432 r  Cfu/CONV_1D/acc1_i_110/O
                         net (fo=1, routed)           0.871    20.304    Cfu/CONV_1D/acc1_i_110_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.124    20.428 r  Cfu/CONV_1D/acc1_i_51/O
                         net (fo=2, routed)           2.678    23.105    Cfu/CONV_1D/acc1_i_51_n_0
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124    23.229 r  Cfu/CONV_1D/acc1_i_55/O
                         net (fo=1, routed)           0.000    23.229    Cfu/CONV_1D/acc1_i_55_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.627 r  Cfu/CONV_1D/acc1_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.627    Cfu/CONV_1D/acc1_i_13_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  Cfu/CONV_1D/acc1_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.741    Cfu/CONV_1D/acc1_i_12_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  Cfu/CONV_1D/acc1_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.855    Cfu/CONV_1D/acc1_i_11_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.168 r  Cfu/CONV_1D/acc1_i_10/O[3]
                         net (fo=1, routed)           0.939    25.108    Cfu/CONV_1D/acc2__1[15]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    29.326 r  Cfu/CONV_1D/acc1/PCOUT[47]
                         net (fo=1, routed)           0.056    29.382    Cfu/CONV_1D/acc1_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.900 r  Cfu/CONV_1D/acc1__0/P[3]
                         net (fo=2, routed)           0.823    31.722    Cfu/CONV_1D/acc1__0_n_102
    SLICE_X57Y75         LUT3 (Prop_lut3_I2_O)        0.118    31.840 r  Cfu/CONV_1D/acc[27]_i_15/O
                         net (fo=2, routed)           0.763    32.603    Cfu/CONV_1D/acc[27]_i_15_n_0
    SLICE_X57Y75         LUT4 (Prop_lut4_I3_O)        0.326    32.929 r  Cfu/CONV_1D/acc[27]_i_19/O
                         net (fo=1, routed)           0.000    32.929    Cfu/CONV_1D/acc[27]_i_19_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.479 r  Cfu/CONV_1D/acc_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.479    Cfu/CONV_1D/acc_reg[27]_i_10_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.718 r  Cfu/CONV_1D/acc_reg[31]_i_24/O[2]
                         net (fo=2, routed)           1.116    34.834    Cfu/CONV_1D/acc_reg[31]_i_24_n_5
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.302    35.136 r  Cfu/CONV_1D/acc[27]_i_2/O
                         net (fo=2, routed)           0.803    35.939    Cfu/CONV_1D/acc[27]_i_2_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    36.324 r  Cfu/CONV_1D/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.324    Cfu/CONV_1D/acc_reg[27]_i_1_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.658 r  Cfu/CONV_1D/acc_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000    36.658    Cfu/CONV_1D/acc0[29]
    SLICE_X61Y76         FDRE                                         r  Cfu/CONV_1D/acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    38.794    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    38.894 r  clk100_inst/O
                         net (fo=9, routed)           1.437    40.332    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.415 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.333    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.424 r  BUFG/O
                         net (fo=7380, routed)        1.491    43.915    Cfu/CONV_1D/out
    SLICE_X61Y76         FDRE                                         r  Cfu/CONV_1D/acc_reg[29]/C
                         clock pessimism              0.772    44.687    
                         clock uncertainty           -0.080    44.607    
    SLICE_X61Y76         FDRE (Setup_fdre_C_D)        0.062    44.669    Cfu/CONV_1D/acc_reg[29]
  -------------------------------------------------------------------
                         required time                         44.669    
                         arrival time                         -36.658    
  -------------------------------------------------------------------
                         slack                                  8.011    

Slack (MET) :             8.032ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/input_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/acc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        25.155ns  (logic 9.984ns (39.689%)  route 15.171ns (60.311%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=3 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.582ns = ( 43.915 - 33.333 ) 
    Source Clock Delay      (SCD):    11.482ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.627    11.482    Cfu/CONV_1D/out
    SLICE_X32Y80         FDRE                                         r  Cfu/CONV_1D/input_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.456    11.938 r  Cfu/CONV_1D/input_addr_reg[2]/Q
                         net (fo=56, routed)          2.729    14.667    Cfu/CONV_1D/input_addr0__2[2]
    SLICE_X68Y57         LUT3 (Prop_lut3_I0_O)        0.124    14.791 r  Cfu/CONV_1D/input_buffer_reg_r8_0_63_0_2_i_4/O
                         net (fo=144, routed)         3.389    18.180    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/ADDRC2
    SLICE_X60Y11         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    18.304 r  Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/RAMC/O
                         net (fo=1, routed)           1.005    19.308    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2_n_2
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.432 r  Cfu/CONV_1D/acc1_i_110/O
                         net (fo=1, routed)           0.871    20.304    Cfu/CONV_1D/acc1_i_110_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.124    20.428 r  Cfu/CONV_1D/acc1_i_51/O
                         net (fo=2, routed)           2.678    23.105    Cfu/CONV_1D/acc1_i_51_n_0
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124    23.229 r  Cfu/CONV_1D/acc1_i_55/O
                         net (fo=1, routed)           0.000    23.229    Cfu/CONV_1D/acc1_i_55_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.627 r  Cfu/CONV_1D/acc1_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.627    Cfu/CONV_1D/acc1_i_13_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  Cfu/CONV_1D/acc1_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.741    Cfu/CONV_1D/acc1_i_12_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  Cfu/CONV_1D/acc1_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.855    Cfu/CONV_1D/acc1_i_11_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.168 r  Cfu/CONV_1D/acc1_i_10/O[3]
                         net (fo=1, routed)           0.939    25.108    Cfu/CONV_1D/acc2__1[15]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    29.326 r  Cfu/CONV_1D/acc1/PCOUT[47]
                         net (fo=1, routed)           0.056    29.382    Cfu/CONV_1D/acc1_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.900 r  Cfu/CONV_1D/acc1__0/P[3]
                         net (fo=2, routed)           0.823    31.722    Cfu/CONV_1D/acc1__0_n_102
    SLICE_X57Y75         LUT3 (Prop_lut3_I2_O)        0.118    31.840 r  Cfu/CONV_1D/acc[27]_i_15/O
                         net (fo=2, routed)           0.763    32.603    Cfu/CONV_1D/acc[27]_i_15_n_0
    SLICE_X57Y75         LUT4 (Prop_lut4_I3_O)        0.326    32.929 r  Cfu/CONV_1D/acc[27]_i_19/O
                         net (fo=1, routed)           0.000    32.929    Cfu/CONV_1D/acc[27]_i_19_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.479 r  Cfu/CONV_1D/acc_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.479    Cfu/CONV_1D/acc_reg[27]_i_10_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.718 r  Cfu/CONV_1D/acc_reg[31]_i_24/O[2]
                         net (fo=2, routed)           1.116    34.834    Cfu/CONV_1D/acc_reg[31]_i_24_n_5
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.302    35.136 r  Cfu/CONV_1D/acc[27]_i_2/O
                         net (fo=2, routed)           0.803    35.939    Cfu/CONV_1D/acc[27]_i_2_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    36.324 r  Cfu/CONV_1D/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.324    Cfu/CONV_1D/acc_reg[27]_i_1_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.637 r  Cfu/CONV_1D/acc_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000    36.637    Cfu/CONV_1D/acc0[31]
    SLICE_X61Y76         FDRE                                         r  Cfu/CONV_1D/acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    38.794    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    38.894 r  clk100_inst/O
                         net (fo=9, routed)           1.437    40.332    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.415 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.333    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.424 r  BUFG/O
                         net (fo=7380, routed)        1.491    43.915    Cfu/CONV_1D/out
    SLICE_X61Y76         FDRE                                         r  Cfu/CONV_1D/acc_reg[31]/C
                         clock pessimism              0.772    44.687    
                         clock uncertainty           -0.080    44.607    
    SLICE_X61Y76         FDRE (Setup_fdre_C_D)        0.062    44.669    Cfu/CONV_1D/acc_reg[31]
  -------------------------------------------------------------------
                         required time                         44.669    
                         arrival time                         -36.637    
  -------------------------------------------------------------------
                         slack                                  8.032    

Slack (MET) :             8.106ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/input_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/acc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        25.081ns  (logic 9.910ns (39.511%)  route 15.171ns (60.489%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=3 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.582ns = ( 43.915 - 33.333 ) 
    Source Clock Delay      (SCD):    11.482ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.627    11.482    Cfu/CONV_1D/out
    SLICE_X32Y80         FDRE                                         r  Cfu/CONV_1D/input_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.456    11.938 r  Cfu/CONV_1D/input_addr_reg[2]/Q
                         net (fo=56, routed)          2.729    14.667    Cfu/CONV_1D/input_addr0__2[2]
    SLICE_X68Y57         LUT3 (Prop_lut3_I0_O)        0.124    14.791 r  Cfu/CONV_1D/input_buffer_reg_r8_0_63_0_2_i_4/O
                         net (fo=144, routed)         3.389    18.180    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/ADDRC2
    SLICE_X60Y11         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    18.304 r  Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/RAMC/O
                         net (fo=1, routed)           1.005    19.308    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2_n_2
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.432 r  Cfu/CONV_1D/acc1_i_110/O
                         net (fo=1, routed)           0.871    20.304    Cfu/CONV_1D/acc1_i_110_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.124    20.428 r  Cfu/CONV_1D/acc1_i_51/O
                         net (fo=2, routed)           2.678    23.105    Cfu/CONV_1D/acc1_i_51_n_0
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124    23.229 r  Cfu/CONV_1D/acc1_i_55/O
                         net (fo=1, routed)           0.000    23.229    Cfu/CONV_1D/acc1_i_55_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.627 r  Cfu/CONV_1D/acc1_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.627    Cfu/CONV_1D/acc1_i_13_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  Cfu/CONV_1D/acc1_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.741    Cfu/CONV_1D/acc1_i_12_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  Cfu/CONV_1D/acc1_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.855    Cfu/CONV_1D/acc1_i_11_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.168 r  Cfu/CONV_1D/acc1_i_10/O[3]
                         net (fo=1, routed)           0.939    25.108    Cfu/CONV_1D/acc2__1[15]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    29.326 r  Cfu/CONV_1D/acc1/PCOUT[47]
                         net (fo=1, routed)           0.056    29.382    Cfu/CONV_1D/acc1_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.900 r  Cfu/CONV_1D/acc1__0/P[3]
                         net (fo=2, routed)           0.823    31.722    Cfu/CONV_1D/acc1__0_n_102
    SLICE_X57Y75         LUT3 (Prop_lut3_I2_O)        0.118    31.840 r  Cfu/CONV_1D/acc[27]_i_15/O
                         net (fo=2, routed)           0.763    32.603    Cfu/CONV_1D/acc[27]_i_15_n_0
    SLICE_X57Y75         LUT4 (Prop_lut4_I3_O)        0.326    32.929 r  Cfu/CONV_1D/acc[27]_i_19/O
                         net (fo=1, routed)           0.000    32.929    Cfu/CONV_1D/acc[27]_i_19_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.479 r  Cfu/CONV_1D/acc_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.479    Cfu/CONV_1D/acc_reg[27]_i_10_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.718 r  Cfu/CONV_1D/acc_reg[31]_i_24/O[2]
                         net (fo=2, routed)           1.116    34.834    Cfu/CONV_1D/acc_reg[31]_i_24_n_5
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.302    35.136 r  Cfu/CONV_1D/acc[27]_i_2/O
                         net (fo=2, routed)           0.803    35.939    Cfu/CONV_1D/acc[27]_i_2_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    36.324 r  Cfu/CONV_1D/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.324    Cfu/CONV_1D/acc_reg[27]_i_1_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.563 r  Cfu/CONV_1D/acc_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000    36.563    Cfu/CONV_1D/acc0[30]
    SLICE_X61Y76         FDRE                                         r  Cfu/CONV_1D/acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    38.794    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    38.894 r  clk100_inst/O
                         net (fo=9, routed)           1.437    40.332    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.415 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.333    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.424 r  BUFG/O
                         net (fo=7380, routed)        1.491    43.915    Cfu/CONV_1D/out
    SLICE_X61Y76         FDRE                                         r  Cfu/CONV_1D/acc_reg[30]/C
                         clock pessimism              0.772    44.687    
                         clock uncertainty           -0.080    44.607    
    SLICE_X61Y76         FDRE (Setup_fdre_C_D)        0.062    44.669    Cfu/CONV_1D/acc_reg[30]
  -------------------------------------------------------------------
                         required time                         44.669    
                         arrival time                         -36.563    
  -------------------------------------------------------------------
                         slack                                  8.106    

Slack (MET) :             8.122ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/input_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/acc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        25.065ns  (logic 9.894ns (39.473%)  route 15.171ns (60.527%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=3 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.582ns = ( 43.915 - 33.333 ) 
    Source Clock Delay      (SCD):    11.482ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.627    11.482    Cfu/CONV_1D/out
    SLICE_X32Y80         FDRE                                         r  Cfu/CONV_1D/input_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.456    11.938 r  Cfu/CONV_1D/input_addr_reg[2]/Q
                         net (fo=56, routed)          2.729    14.667    Cfu/CONV_1D/input_addr0__2[2]
    SLICE_X68Y57         LUT3 (Prop_lut3_I0_O)        0.124    14.791 r  Cfu/CONV_1D/input_buffer_reg_r8_0_63_0_2_i_4/O
                         net (fo=144, routed)         3.389    18.180    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/ADDRC2
    SLICE_X60Y11         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    18.304 r  Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/RAMC/O
                         net (fo=1, routed)           1.005    19.308    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2_n_2
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.432 r  Cfu/CONV_1D/acc1_i_110/O
                         net (fo=1, routed)           0.871    20.304    Cfu/CONV_1D/acc1_i_110_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.124    20.428 r  Cfu/CONV_1D/acc1_i_51/O
                         net (fo=2, routed)           2.678    23.105    Cfu/CONV_1D/acc1_i_51_n_0
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124    23.229 r  Cfu/CONV_1D/acc1_i_55/O
                         net (fo=1, routed)           0.000    23.229    Cfu/CONV_1D/acc1_i_55_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.627 r  Cfu/CONV_1D/acc1_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.627    Cfu/CONV_1D/acc1_i_13_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  Cfu/CONV_1D/acc1_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.741    Cfu/CONV_1D/acc1_i_12_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  Cfu/CONV_1D/acc1_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.855    Cfu/CONV_1D/acc1_i_11_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.168 r  Cfu/CONV_1D/acc1_i_10/O[3]
                         net (fo=1, routed)           0.939    25.108    Cfu/CONV_1D/acc2__1[15]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    29.326 r  Cfu/CONV_1D/acc1/PCOUT[47]
                         net (fo=1, routed)           0.056    29.382    Cfu/CONV_1D/acc1_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.900 r  Cfu/CONV_1D/acc1__0/P[3]
                         net (fo=2, routed)           0.823    31.722    Cfu/CONV_1D/acc1__0_n_102
    SLICE_X57Y75         LUT3 (Prop_lut3_I2_O)        0.118    31.840 r  Cfu/CONV_1D/acc[27]_i_15/O
                         net (fo=2, routed)           0.763    32.603    Cfu/CONV_1D/acc[27]_i_15_n_0
    SLICE_X57Y75         LUT4 (Prop_lut4_I3_O)        0.326    32.929 r  Cfu/CONV_1D/acc[27]_i_19/O
                         net (fo=1, routed)           0.000    32.929    Cfu/CONV_1D/acc[27]_i_19_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.479 r  Cfu/CONV_1D/acc_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.479    Cfu/CONV_1D/acc_reg[27]_i_10_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.718 r  Cfu/CONV_1D/acc_reg[31]_i_24/O[2]
                         net (fo=2, routed)           1.116    34.834    Cfu/CONV_1D/acc_reg[31]_i_24_n_5
    SLICE_X63Y75         LUT3 (Prop_lut3_I0_O)        0.302    35.136 r  Cfu/CONV_1D/acc[27]_i_2/O
                         net (fo=2, routed)           0.803    35.939    Cfu/CONV_1D/acc[27]_i_2_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    36.324 r  Cfu/CONV_1D/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.324    Cfu/CONV_1D/acc_reg[27]_i_1_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    36.547 r  Cfu/CONV_1D/acc_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000    36.547    Cfu/CONV_1D/acc0[28]
    SLICE_X61Y76         FDRE                                         r  Cfu/CONV_1D/acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    38.794    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    38.894 r  clk100_inst/O
                         net (fo=9, routed)           1.437    40.332    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.415 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.333    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.424 r  BUFG/O
                         net (fo=7380, routed)        1.491    43.915    Cfu/CONV_1D/out
    SLICE_X61Y76         FDRE                                         r  Cfu/CONV_1D/acc_reg[28]/C
                         clock pessimism              0.772    44.687    
                         clock uncertainty           -0.080    44.607    
    SLICE_X61Y76         FDRE (Setup_fdre_C_D)        0.062    44.669    Cfu/CONV_1D/acc_reg[28]
  -------------------------------------------------------------------
                         required time                         44.669    
                         arrival time                         -36.547    
  -------------------------------------------------------------------
                         slack                                  8.122    

Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/input_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/acc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        24.888ns  (logic 9.936ns (39.923%)  route 14.952ns (60.078%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.580ns = ( 43.913 - 33.333 ) 
    Source Clock Delay      (SCD):    11.482ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.627    11.482    Cfu/CONV_1D/out
    SLICE_X32Y80         FDRE                                         r  Cfu/CONV_1D/input_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.456    11.938 r  Cfu/CONV_1D/input_addr_reg[2]/Q
                         net (fo=56, routed)          2.729    14.667    Cfu/CONV_1D/input_addr0__2[2]
    SLICE_X68Y57         LUT3 (Prop_lut3_I0_O)        0.124    14.791 r  Cfu/CONV_1D/input_buffer_reg_r8_0_63_0_2_i_4/O
                         net (fo=144, routed)         3.389    18.180    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/ADDRC2
    SLICE_X60Y11         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    18.304 r  Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/RAMC/O
                         net (fo=1, routed)           1.005    19.308    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2_n_2
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.432 r  Cfu/CONV_1D/acc1_i_110/O
                         net (fo=1, routed)           0.871    20.304    Cfu/CONV_1D/acc1_i_110_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.124    20.428 r  Cfu/CONV_1D/acc1_i_51/O
                         net (fo=2, routed)           2.678    23.105    Cfu/CONV_1D/acc1_i_51_n_0
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124    23.229 r  Cfu/CONV_1D/acc1_i_55/O
                         net (fo=1, routed)           0.000    23.229    Cfu/CONV_1D/acc1_i_55_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.627 r  Cfu/CONV_1D/acc1_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.627    Cfu/CONV_1D/acc1_i_13_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  Cfu/CONV_1D/acc1_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.741    Cfu/CONV_1D/acc1_i_12_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  Cfu/CONV_1D/acc1_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.855    Cfu/CONV_1D/acc1_i_11_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.168 r  Cfu/CONV_1D/acc1_i_10/O[3]
                         net (fo=1, routed)           0.939    25.108    Cfu/CONV_1D/acc2__1[15]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    29.326 r  Cfu/CONV_1D/acc1/PCOUT[47]
                         net (fo=1, routed)           0.056    29.382    Cfu/CONV_1D/acc1_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.900 r  Cfu/CONV_1D/acc1__0/P[3]
                         net (fo=2, routed)           0.823    31.722    Cfu/CONV_1D/acc1__0_n_102
    SLICE_X57Y75         LUT3 (Prop_lut3_I2_O)        0.118    31.840 r  Cfu/CONV_1D/acc[27]_i_15/O
                         net (fo=2, routed)           0.763    32.603    Cfu/CONV_1D/acc[27]_i_15_n_0
    SLICE_X57Y75         LUT4 (Prop_lut4_I3_O)        0.326    32.929 r  Cfu/CONV_1D/acc[27]_i_19/O
                         net (fo=1, routed)           0.000    32.929    Cfu/CONV_1D/acc[27]_i_19_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.509 r  Cfu/CONV_1D/acc_reg[27]_i_10/O[2]
                         net (fo=2, routed)           1.167    34.676    Cfu/CONV_1D/acc_reg[27]_i_10_n_5
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.302    34.978 r  Cfu/CONV_1D/acc[23]_i_2/O
                         net (fo=2, routed)           0.524    35.502    Cfu/CONV_1D/acc[23]_i_2_n_0
    SLICE_X61Y74         LUT4 (Prop_lut4_I3_O)        0.124    35.626 r  Cfu/CONV_1D/acc[23]_i_6/O
                         net (fo=1, routed)           0.000    35.626    Cfu/CONV_1D/acc[23]_i_6_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.027 r  Cfu/CONV_1D/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.036    Cfu/CONV_1D/acc_reg[23]_i_1_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.370 r  Cfu/CONV_1D/acc_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    36.370    Cfu/CONV_1D/acc0[25]
    SLICE_X61Y75         FDRE                                         r  Cfu/CONV_1D/acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    38.794    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    38.894 r  clk100_inst/O
                         net (fo=9, routed)           1.437    40.332    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.415 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.333    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.424 r  BUFG/O
                         net (fo=7380, routed)        1.489    43.913    Cfu/CONV_1D/out
    SLICE_X61Y75         FDRE                                         r  Cfu/CONV_1D/acc_reg[25]/C
                         clock pessimism              0.772    44.685    
                         clock uncertainty           -0.080    44.605    
    SLICE_X61Y75         FDRE (Setup_fdre_C_D)        0.062    44.667    Cfu/CONV_1D/acc_reg[25]
  -------------------------------------------------------------------
                         required time                         44.667    
                         arrival time                         -36.370    
  -------------------------------------------------------------------
                         slack                                  8.297    

Slack (MET) :             8.318ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/input_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/acc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        24.867ns  (logic 9.915ns (39.872%)  route 14.952ns (60.128%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.580ns = ( 43.913 - 33.333 ) 
    Source Clock Delay      (SCD):    11.482ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.627    11.482    Cfu/CONV_1D/out
    SLICE_X32Y80         FDRE                                         r  Cfu/CONV_1D/input_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.456    11.938 r  Cfu/CONV_1D/input_addr_reg[2]/Q
                         net (fo=56, routed)          2.729    14.667    Cfu/CONV_1D/input_addr0__2[2]
    SLICE_X68Y57         LUT3 (Prop_lut3_I0_O)        0.124    14.791 r  Cfu/CONV_1D/input_buffer_reg_r8_0_63_0_2_i_4/O
                         net (fo=144, routed)         3.389    18.180    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/ADDRC2
    SLICE_X60Y11         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    18.304 r  Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/RAMC/O
                         net (fo=1, routed)           1.005    19.308    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2_n_2
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.432 r  Cfu/CONV_1D/acc1_i_110/O
                         net (fo=1, routed)           0.871    20.304    Cfu/CONV_1D/acc1_i_110_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.124    20.428 r  Cfu/CONV_1D/acc1_i_51/O
                         net (fo=2, routed)           2.678    23.105    Cfu/CONV_1D/acc1_i_51_n_0
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124    23.229 r  Cfu/CONV_1D/acc1_i_55/O
                         net (fo=1, routed)           0.000    23.229    Cfu/CONV_1D/acc1_i_55_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.627 r  Cfu/CONV_1D/acc1_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.627    Cfu/CONV_1D/acc1_i_13_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  Cfu/CONV_1D/acc1_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.741    Cfu/CONV_1D/acc1_i_12_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  Cfu/CONV_1D/acc1_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.855    Cfu/CONV_1D/acc1_i_11_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.168 r  Cfu/CONV_1D/acc1_i_10/O[3]
                         net (fo=1, routed)           0.939    25.108    Cfu/CONV_1D/acc2__1[15]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    29.326 r  Cfu/CONV_1D/acc1/PCOUT[47]
                         net (fo=1, routed)           0.056    29.382    Cfu/CONV_1D/acc1_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.900 r  Cfu/CONV_1D/acc1__0/P[3]
                         net (fo=2, routed)           0.823    31.722    Cfu/CONV_1D/acc1__0_n_102
    SLICE_X57Y75         LUT3 (Prop_lut3_I2_O)        0.118    31.840 r  Cfu/CONV_1D/acc[27]_i_15/O
                         net (fo=2, routed)           0.763    32.603    Cfu/CONV_1D/acc[27]_i_15_n_0
    SLICE_X57Y75         LUT4 (Prop_lut4_I3_O)        0.326    32.929 r  Cfu/CONV_1D/acc[27]_i_19/O
                         net (fo=1, routed)           0.000    32.929    Cfu/CONV_1D/acc[27]_i_19_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.509 r  Cfu/CONV_1D/acc_reg[27]_i_10/O[2]
                         net (fo=2, routed)           1.167    34.676    Cfu/CONV_1D/acc_reg[27]_i_10_n_5
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.302    34.978 r  Cfu/CONV_1D/acc[23]_i_2/O
                         net (fo=2, routed)           0.524    35.502    Cfu/CONV_1D/acc[23]_i_2_n_0
    SLICE_X61Y74         LUT4 (Prop_lut4_I3_O)        0.124    35.626 r  Cfu/CONV_1D/acc[23]_i_6/O
                         net (fo=1, routed)           0.000    35.626    Cfu/CONV_1D/acc[23]_i_6_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.027 r  Cfu/CONV_1D/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.036    Cfu/CONV_1D/acc_reg[23]_i_1_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.349 r  Cfu/CONV_1D/acc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    36.349    Cfu/CONV_1D/acc0[27]
    SLICE_X61Y75         FDRE                                         r  Cfu/CONV_1D/acc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    38.794    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    38.894 r  clk100_inst/O
                         net (fo=9, routed)           1.437    40.332    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.415 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.333    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.424 r  BUFG/O
                         net (fo=7380, routed)        1.489    43.913    Cfu/CONV_1D/out
    SLICE_X61Y75         FDRE                                         r  Cfu/CONV_1D/acc_reg[27]/C
                         clock pessimism              0.772    44.685    
                         clock uncertainty           -0.080    44.605    
    SLICE_X61Y75         FDRE (Setup_fdre_C_D)        0.062    44.667    Cfu/CONV_1D/acc_reg[27]
  -------------------------------------------------------------------
                         required time                         44.667    
                         arrival time                         -36.349    
  -------------------------------------------------------------------
                         slack                                  8.318    

Slack (MET) :             8.392ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/input_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/acc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        24.793ns  (logic 9.841ns (39.692%)  route 14.952ns (60.308%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.580ns = ( 43.913 - 33.333 ) 
    Source Clock Delay      (SCD):    11.482ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.627    11.482    Cfu/CONV_1D/out
    SLICE_X32Y80         FDRE                                         r  Cfu/CONV_1D/input_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.456    11.938 r  Cfu/CONV_1D/input_addr_reg[2]/Q
                         net (fo=56, routed)          2.729    14.667    Cfu/CONV_1D/input_addr0__2[2]
    SLICE_X68Y57         LUT3 (Prop_lut3_I0_O)        0.124    14.791 r  Cfu/CONV_1D/input_buffer_reg_r8_0_63_0_2_i_4/O
                         net (fo=144, routed)         3.389    18.180    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/ADDRC2
    SLICE_X60Y11         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    18.304 r  Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/RAMC/O
                         net (fo=1, routed)           1.005    19.308    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2_n_2
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.432 r  Cfu/CONV_1D/acc1_i_110/O
                         net (fo=1, routed)           0.871    20.304    Cfu/CONV_1D/acc1_i_110_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.124    20.428 r  Cfu/CONV_1D/acc1_i_51/O
                         net (fo=2, routed)           2.678    23.105    Cfu/CONV_1D/acc1_i_51_n_0
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124    23.229 r  Cfu/CONV_1D/acc1_i_55/O
                         net (fo=1, routed)           0.000    23.229    Cfu/CONV_1D/acc1_i_55_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.627 r  Cfu/CONV_1D/acc1_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.627    Cfu/CONV_1D/acc1_i_13_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  Cfu/CONV_1D/acc1_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.741    Cfu/CONV_1D/acc1_i_12_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  Cfu/CONV_1D/acc1_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.855    Cfu/CONV_1D/acc1_i_11_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.168 r  Cfu/CONV_1D/acc1_i_10/O[3]
                         net (fo=1, routed)           0.939    25.108    Cfu/CONV_1D/acc2__1[15]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    29.326 r  Cfu/CONV_1D/acc1/PCOUT[47]
                         net (fo=1, routed)           0.056    29.382    Cfu/CONV_1D/acc1_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.900 r  Cfu/CONV_1D/acc1__0/P[3]
                         net (fo=2, routed)           0.823    31.722    Cfu/CONV_1D/acc1__0_n_102
    SLICE_X57Y75         LUT3 (Prop_lut3_I2_O)        0.118    31.840 r  Cfu/CONV_1D/acc[27]_i_15/O
                         net (fo=2, routed)           0.763    32.603    Cfu/CONV_1D/acc[27]_i_15_n_0
    SLICE_X57Y75         LUT4 (Prop_lut4_I3_O)        0.326    32.929 r  Cfu/CONV_1D/acc[27]_i_19/O
                         net (fo=1, routed)           0.000    32.929    Cfu/CONV_1D/acc[27]_i_19_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.509 r  Cfu/CONV_1D/acc_reg[27]_i_10/O[2]
                         net (fo=2, routed)           1.167    34.676    Cfu/CONV_1D/acc_reg[27]_i_10_n_5
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.302    34.978 r  Cfu/CONV_1D/acc[23]_i_2/O
                         net (fo=2, routed)           0.524    35.502    Cfu/CONV_1D/acc[23]_i_2_n_0
    SLICE_X61Y74         LUT4 (Prop_lut4_I3_O)        0.124    35.626 r  Cfu/CONV_1D/acc[23]_i_6/O
                         net (fo=1, routed)           0.000    35.626    Cfu/CONV_1D/acc[23]_i_6_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.027 r  Cfu/CONV_1D/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.036    Cfu/CONV_1D/acc_reg[23]_i_1_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.275 r  Cfu/CONV_1D/acc_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    36.275    Cfu/CONV_1D/acc0[26]
    SLICE_X61Y75         FDRE                                         r  Cfu/CONV_1D/acc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    38.794    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    38.894 r  clk100_inst/O
                         net (fo=9, routed)           1.437    40.332    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.415 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.333    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.424 r  BUFG/O
                         net (fo=7380, routed)        1.489    43.913    Cfu/CONV_1D/out
    SLICE_X61Y75         FDRE                                         r  Cfu/CONV_1D/acc_reg[26]/C
                         clock pessimism              0.772    44.685    
                         clock uncertainty           -0.080    44.605    
    SLICE_X61Y75         FDRE (Setup_fdre_C_D)        0.062    44.667    Cfu/CONV_1D/acc_reg[26]
  -------------------------------------------------------------------
                         required time                         44.667    
                         arrival time                         -36.275    
  -------------------------------------------------------------------
                         slack                                  8.392    

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/input_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/acc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        24.777ns  (logic 9.825ns (39.653%)  route 14.952ns (60.347%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.580ns = ( 43.913 - 33.333 ) 
    Source Clock Delay      (SCD):    11.482ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.627    11.482    Cfu/CONV_1D/out
    SLICE_X32Y80         FDRE                                         r  Cfu/CONV_1D/input_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.456    11.938 r  Cfu/CONV_1D/input_addr_reg[2]/Q
                         net (fo=56, routed)          2.729    14.667    Cfu/CONV_1D/input_addr0__2[2]
    SLICE_X68Y57         LUT3 (Prop_lut3_I0_O)        0.124    14.791 r  Cfu/CONV_1D/input_buffer_reg_r8_0_63_0_2_i_4/O
                         net (fo=144, routed)         3.389    18.180    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/ADDRC2
    SLICE_X60Y11         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    18.304 r  Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/RAMC/O
                         net (fo=1, routed)           1.005    19.308    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2_n_2
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.432 r  Cfu/CONV_1D/acc1_i_110/O
                         net (fo=1, routed)           0.871    20.304    Cfu/CONV_1D/acc1_i_110_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.124    20.428 r  Cfu/CONV_1D/acc1_i_51/O
                         net (fo=2, routed)           2.678    23.105    Cfu/CONV_1D/acc1_i_51_n_0
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124    23.229 r  Cfu/CONV_1D/acc1_i_55/O
                         net (fo=1, routed)           0.000    23.229    Cfu/CONV_1D/acc1_i_55_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.627 r  Cfu/CONV_1D/acc1_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.627    Cfu/CONV_1D/acc1_i_13_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  Cfu/CONV_1D/acc1_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.741    Cfu/CONV_1D/acc1_i_12_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  Cfu/CONV_1D/acc1_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.855    Cfu/CONV_1D/acc1_i_11_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.168 r  Cfu/CONV_1D/acc1_i_10/O[3]
                         net (fo=1, routed)           0.939    25.108    Cfu/CONV_1D/acc2__1[15]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    29.326 r  Cfu/CONV_1D/acc1/PCOUT[47]
                         net (fo=1, routed)           0.056    29.382    Cfu/CONV_1D/acc1_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.900 r  Cfu/CONV_1D/acc1__0/P[3]
                         net (fo=2, routed)           0.823    31.722    Cfu/CONV_1D/acc1__0_n_102
    SLICE_X57Y75         LUT3 (Prop_lut3_I2_O)        0.118    31.840 r  Cfu/CONV_1D/acc[27]_i_15/O
                         net (fo=2, routed)           0.763    32.603    Cfu/CONV_1D/acc[27]_i_15_n_0
    SLICE_X57Y75         LUT4 (Prop_lut4_I3_O)        0.326    32.929 r  Cfu/CONV_1D/acc[27]_i_19/O
                         net (fo=1, routed)           0.000    32.929    Cfu/CONV_1D/acc[27]_i_19_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.509 r  Cfu/CONV_1D/acc_reg[27]_i_10/O[2]
                         net (fo=2, routed)           1.167    34.676    Cfu/CONV_1D/acc_reg[27]_i_10_n_5
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.302    34.978 r  Cfu/CONV_1D/acc[23]_i_2/O
                         net (fo=2, routed)           0.524    35.502    Cfu/CONV_1D/acc[23]_i_2_n_0
    SLICE_X61Y74         LUT4 (Prop_lut4_I3_O)        0.124    35.626 r  Cfu/CONV_1D/acc[23]_i_6/O
                         net (fo=1, routed)           0.000    35.626    Cfu/CONV_1D/acc[23]_i_6_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.027 r  Cfu/CONV_1D/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    36.036    Cfu/CONV_1D/acc_reg[23]_i_1_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    36.259 r  Cfu/CONV_1D/acc_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    36.259    Cfu/CONV_1D/acc0[24]
    SLICE_X61Y75         FDRE                                         r  Cfu/CONV_1D/acc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    38.794    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    38.894 r  clk100_inst/O
                         net (fo=9, routed)           1.437    40.332    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.415 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.333    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.424 r  BUFG/O
                         net (fo=7380, routed)        1.489    43.913    Cfu/CONV_1D/out
    SLICE_X61Y75         FDRE                                         r  Cfu/CONV_1D/acc_reg[24]/C
                         clock pessimism              0.772    44.685    
                         clock uncertainty           -0.080    44.605    
    SLICE_X61Y75         FDRE (Setup_fdre_C_D)        0.062    44.667    Cfu/CONV_1D/acc_reg[24]
  -------------------------------------------------------------------
                         required time                         44.667    
                         arrival time                         -36.259    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/input_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/acc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        24.392ns  (logic 9.449ns (38.738%)  route 14.943ns (61.262%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.580ns = ( 43.913 - 33.333 ) 
    Source Clock Delay      (SCD):    11.482ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.627    11.482    Cfu/CONV_1D/out
    SLICE_X32Y80         FDRE                                         r  Cfu/CONV_1D/input_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.456    11.938 r  Cfu/CONV_1D/input_addr_reg[2]/Q
                         net (fo=56, routed)          2.729    14.667    Cfu/CONV_1D/input_addr0__2[2]
    SLICE_X68Y57         LUT3 (Prop_lut3_I0_O)        0.124    14.791 r  Cfu/CONV_1D/input_buffer_reg_r8_0_63_0_2_i_4/O
                         net (fo=144, routed)         3.389    18.180    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/ADDRC2
    SLICE_X60Y11         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    18.304 r  Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2/RAMC/O
                         net (fo=1, routed)           1.005    19.308    Cfu/CONV_1D/input_buffer_reg_r8_640_703_0_2_n_2
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.124    19.432 r  Cfu/CONV_1D/acc1_i_110/O
                         net (fo=1, routed)           0.871    20.304    Cfu/CONV_1D/acc1_i_110_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.124    20.428 r  Cfu/CONV_1D/acc1_i_51/O
                         net (fo=2, routed)           2.678    23.105    Cfu/CONV_1D/acc1_i_51_n_0
    SLICE_X57Y78         LUT2 (Prop_lut2_I0_O)        0.124    23.229 r  Cfu/CONV_1D/acc1_i_55/O
                         net (fo=1, routed)           0.000    23.229    Cfu/CONV_1D/acc1_i_55_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.627 r  Cfu/CONV_1D/acc1_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.627    Cfu/CONV_1D/acc1_i_13_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  Cfu/CONV_1D/acc1_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.741    Cfu/CONV_1D/acc1_i_12_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  Cfu/CONV_1D/acc1_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.855    Cfu/CONV_1D/acc1_i_11_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.168 r  Cfu/CONV_1D/acc1_i_10/O[3]
                         net (fo=1, routed)           0.939    25.108    Cfu/CONV_1D/acc2__1[15]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    29.326 r  Cfu/CONV_1D/acc1/PCOUT[47]
                         net (fo=1, routed)           0.056    29.382    Cfu/CONV_1D/acc1_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.900 r  Cfu/CONV_1D/acc1__0/P[3]
                         net (fo=2, routed)           0.823    31.722    Cfu/CONV_1D/acc1__0_n_102
    SLICE_X57Y75         LUT3 (Prop_lut3_I2_O)        0.118    31.840 r  Cfu/CONV_1D/acc[27]_i_15/O
                         net (fo=2, routed)           0.763    32.603    Cfu/CONV_1D/acc[27]_i_15_n_0
    SLICE_X57Y75         LUT4 (Prop_lut4_I3_O)        0.326    32.929 r  Cfu/CONV_1D/acc[27]_i_19/O
                         net (fo=1, routed)           0.000    32.929    Cfu/CONV_1D/acc[27]_i_19_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.509 r  Cfu/CONV_1D/acc_reg[27]_i_10/O[2]
                         net (fo=2, routed)           1.167    34.676    Cfu/CONV_1D/acc_reg[27]_i_10_n_5
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.302    34.978 r  Cfu/CONV_1D/acc[23]_i_2/O
                         net (fo=2, routed)           0.524    35.502    Cfu/CONV_1D/acc[23]_i_2_n_0
    SLICE_X61Y74         LUT4 (Prop_lut4_I3_O)        0.124    35.626 r  Cfu/CONV_1D/acc[23]_i_6/O
                         net (fo=1, routed)           0.000    35.626    Cfu/CONV_1D/acc[23]_i_6_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    35.874 r  Cfu/CONV_1D/acc_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    35.874    Cfu/CONV_1D/acc0[23]
    SLICE_X61Y74         FDRE                                         r  Cfu/CONV_1D/acc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    38.794    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    38.894 r  clk100_inst/O
                         net (fo=9, routed)           1.437    40.332    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.415 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.333    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.424 r  BUFG/O
                         net (fo=7380, routed)        1.489    43.913    Cfu/CONV_1D/out
    SLICE_X61Y74         FDRE                                         r  Cfu/CONV_1D/acc_reg[23]/C
                         clock pessimism              0.772    44.685    
                         clock uncertainty           -0.080    44.605    
    SLICE_X61Y74         FDRE (Setup_fdre_C_D)        0.062    44.667    Cfu/CONV_1D/acc_reg[23]
  -------------------------------------------------------------------
                         required time                         44.667    
                         arrival time                         -35.874    
  -------------------------------------------------------------------
                         slack                                  8.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.990ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.565     3.800    sys_clk
    SLICE_X71Y100        FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.141     3.941 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.158    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X70Y100        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG/O
                         net (fo=7380, routed)        0.837     4.803    storage_1_reg_0_15_0_5/WCLK
    SLICE_X70Y100        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.990     3.813    
    SLICE_X70Y100        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.123    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.123    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.990ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.565     3.800    sys_clk
    SLICE_X71Y100        FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.141     3.941 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.158    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X70Y100        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG/O
                         net (fo=7380, routed)        0.837     4.803    storage_1_reg_0_15_0_5/WCLK
    SLICE_X70Y100        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.990     3.813    
    SLICE_X70Y100        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.123    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.123    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.990ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.565     3.800    sys_clk
    SLICE_X71Y100        FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.141     3.941 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.158    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X70Y100        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG/O
                         net (fo=7380, routed)        0.837     4.803    storage_1_reg_0_15_0_5/WCLK
    SLICE_X70Y100        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.990     3.813    
    SLICE_X70Y100        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.123    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -4.123    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.990ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.565     3.800    sys_clk
    SLICE_X71Y100        FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.141     3.941 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.158    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X70Y100        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG/O
                         net (fo=7380, routed)        0.837     4.803    storage_1_reg_0_15_0_5/WCLK
    SLICE_X70Y100        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.990     3.813    
    SLICE_X70Y100        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.123    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.123    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.990ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.565     3.800    sys_clk
    SLICE_X71Y100        FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.141     3.941 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.158    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X70Y100        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG/O
                         net (fo=7380, routed)        0.837     4.803    storage_1_reg_0_15_0_5/WCLK
    SLICE_X70Y100        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.990     3.813    
    SLICE_X70Y100        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.123    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -4.123    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.990ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.565     3.800    sys_clk
    SLICE_X71Y100        FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.141     3.941 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.158    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X70Y100        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG/O
                         net (fo=7380, routed)        0.837     4.803    storage_1_reg_0_15_0_5/WCLK
    SLICE_X70Y100        RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.990     3.813    
    SLICE_X70Y100        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.123    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.123    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.990ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.565     3.800    sys_clk
    SLICE_X71Y100        FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.141     3.941 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.158    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X70Y100        RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG/O
                         net (fo=7380, routed)        0.837     4.803    storage_1_reg_0_15_0_5/WCLK
    SLICE_X70Y100        RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.990     3.813    
    SLICE_X70Y100        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.123    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -4.123    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.990ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.565     3.800    sys_clk
    SLICE_X71Y100        FDRE                                         r  soc_basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDRE (Prop_fdre_C_Q)         0.141     3.941 r  soc_basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.158    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X70Y100        RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG/O
                         net (fo=7380, routed)        0.837     4.803    storage_1_reg_0_15_0_5/WCLK
    SLICE_X70Y100        RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.990     3.813    
    SLICE_X70Y100        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.123    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.123    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_phaseinjector2_wrdata_storage_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_a7ddrphy_bitslip6_r0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.985%)  route 0.218ns (54.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.596     3.831    sys_clk
    SLICE_X79Y104        FDRE                                         r  soc_basesoc_sdram_phaseinjector2_wrdata_storage_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y104        FDRE (Prop_fdre_C_Q)         0.141     3.972 r  soc_basesoc_sdram_phaseinjector2_wrdata_storage_reg[22]/Q
                         net (fo=2, routed)           0.218     4.190    soc_basesoc_sdram_phaseinjector2_wrdata_storage[22]
    SLICE_X81Y99         LUT3 (Prop_lut3_I2_O)        0.045     4.235 r  soc_a7ddrphy_bitslip6_r0[13]_i_1/O
                         net (fo=1, routed)           0.000     4.235    soc_a7ddrphy_bitslip6_r0[13]_i_1_n_0
    SLICE_X81Y99         FDRE                                         r  soc_a7ddrphy_bitslip6_r0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG/O
                         net (fo=7380, routed)        0.873     4.839    sys_clk
    SLICE_X81Y99         FDRE                                         r  soc_a7ddrphy_bitslip6_r0_reg[13]/C
                         clock pessimism             -0.731     4.108    
    SLICE_X81Y99         FDRE (Hold_fdre_C_D)         0.092     4.200    soc_a7ddrphy_bitslip6_r0_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.200    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Cfu/CONV_1D/ret_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/CfuPlugin_bus_rsp_rData_outputs_0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.986%)  route 0.240ns (63.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    3.796ns
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.561     3.796    Cfu/CONV_1D/out
    SLICE_X55Y92         FDRE                                         r  Cfu/CONV_1D/ret_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     3.937 r  Cfu/CONV_1D/ret_reg[27]/Q
                         net (fo=2, routed)           0.240     4.177    VexRiscv/D[27]
    SLICE_X53Y100        FDRE                                         r  VexRiscv/CfuPlugin_bus_rsp_rData_outputs_0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG/O
                         net (fo=7380, routed)        0.830     4.797    VexRiscv/out
    SLICE_X53Y100        FDRE                                         r  VexRiscv/CfuPlugin_bus_rsp_rData_outputs_0_reg[27]/C
                         clock pessimism             -0.731     4.066    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.070     4.136    VexRiscv/CfuPlugin_bus_rsp_rData_outputs_0_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.136    
                         arrival time                           4.177    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y38    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y38    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y39    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y39    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB36_X1Y20    VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y42    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y42    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X2Y42    VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y44    VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X2Y40    VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       33.333      126.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y67    Cfu/CONV_1D/input_buffer_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y67    Cfu/CONV_1D/input_buffer_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y67    Cfu/CONV_1D/input_buffer_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y67    Cfu/CONV_1D/input_buffer_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y67    Cfu/CONV_1D/input_buffer_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y67    Cfu/CONV_1D/input_buffer_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y67    Cfu/CONV_1D/input_buffer_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y67    Cfu/CONV_1D/input_buffer_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y80    Cfu/CONV_1D/input_buffer_reg_r1_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y80    Cfu/CONV_1D/input_buffer_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y67    Cfu/CONV_1D/input_buffer_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y67    Cfu/CONV_1D/input_buffer_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y67    Cfu/CONV_1D/input_buffer_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y67    Cfu/CONV_1D/input_buffer_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y67    Cfu/CONV_1D/input_buffer_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y67    Cfu/CONV_1D/input_buffer_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y67    Cfu/CONV_1D/input_buffer_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y67    Cfu/CONV_1D/input_buffer_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y80    Cfu/CONV_1D/input_buffer_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         16.667      15.417     SLICE_X76Y80    Cfu/CONV_1D/input_buffer_reg_r1_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y85    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 2.083 6.250 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y94    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y82    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.693ns
    Source Clock Delay      (SCD):    11.577ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_4/O
                         net (fo=8, routed)           1.722    11.577    idelay_clk
    SLICE_X88Y66         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDPE (Prop_fdpe_C_Q)         0.518    12.095 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    12.285    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X88Y66         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     7.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     7.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437     8.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.082 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    11.000    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.091 r  BUFG_4/O
                         net (fo=8, routed)           1.602    12.693    idelay_clk
    SLICE_X88Y66         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.884    13.577    
                         clock uncertainty           -0.061    13.515    
    SLICE_X88Y66         FDPE (Setup_fdpe_C_D)       -0.016    13.499    FDPE_9
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.692ns = ( 15.692 - 5.000 ) 
    Source Clock Delay      (SCD):    11.576ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_4/O
                         net (fo=8, routed)           1.721    11.576    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDSE (Prop_fdse_C_Q)         0.518    12.094 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    12.976    soc_crg_reset_counter[2]
    SLICE_X88Y67         LUT4 (Prop_lut4_I2_O)        0.124    13.100 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    13.289    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    10.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    10.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437    11.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.082 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.000    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.091 r  BUFG_4/O
                         net (fo=8, routed)           1.601    15.692    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.884    16.576    
                         clock uncertainty           -0.061    16.514    
    SLICE_X88Y67         FDSE (Setup_fdse_C_CE)      -0.169    16.345    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.345    
                         arrival time                         -13.289    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.692ns = ( 15.692 - 5.000 ) 
    Source Clock Delay      (SCD):    11.576ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_4/O
                         net (fo=8, routed)           1.721    11.576    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDSE (Prop_fdse_C_Q)         0.518    12.094 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    12.976    soc_crg_reset_counter[2]
    SLICE_X88Y67         LUT4 (Prop_lut4_I2_O)        0.124    13.100 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    13.289    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    10.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    10.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437    11.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.082 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.000    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.091 r  BUFG_4/O
                         net (fo=8, routed)           1.601    15.692    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.884    16.576    
                         clock uncertainty           -0.061    16.514    
    SLICE_X88Y67         FDSE (Setup_fdse_C_CE)      -0.169    16.345    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.345    
                         arrival time                         -13.289    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.692ns = ( 15.692 - 5.000 ) 
    Source Clock Delay      (SCD):    11.576ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_4/O
                         net (fo=8, routed)           1.721    11.576    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDSE (Prop_fdse_C_Q)         0.518    12.094 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    12.976    soc_crg_reset_counter[2]
    SLICE_X88Y67         LUT4 (Prop_lut4_I2_O)        0.124    13.100 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    13.289    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    10.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    10.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437    11.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.082 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.000    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.091 r  BUFG_4/O
                         net (fo=8, routed)           1.601    15.692    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.884    16.576    
                         clock uncertainty           -0.061    16.514    
    SLICE_X88Y67         FDSE (Setup_fdse_C_CE)      -0.169    16.345    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.345    
                         arrival time                         -13.289    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.692ns = ( 15.692 - 5.000 ) 
    Source Clock Delay      (SCD):    11.576ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_4/O
                         net (fo=8, routed)           1.721    11.576    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDSE (Prop_fdse_C_Q)         0.518    12.094 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    12.976    soc_crg_reset_counter[2]
    SLICE_X88Y67         LUT4 (Prop_lut4_I2_O)        0.124    13.100 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    13.289    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    10.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    10.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437    11.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.082 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.000    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.091 r  BUFG_4/O
                         net (fo=8, routed)           1.601    15.692    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.884    16.576    
                         clock uncertainty           -0.061    16.514    
    SLICE_X88Y67         FDSE (Setup_fdse_C_CE)      -0.169    16.345    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.345    
                         arrival time                         -13.289    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.692ns = ( 15.692 - 5.000 ) 
    Source Clock Delay      (SCD):    11.576ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_4/O
                         net (fo=8, routed)           1.721    11.576    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDSE (Prop_fdse_C_Q)         0.478    12.054 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072    13.126    soc_crg_reset_counter[1]
    SLICE_X88Y67         LUT3 (Prop_lut3_I0_O)        0.295    13.421 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    13.421    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    10.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    10.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437    11.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.082 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.000    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.091 r  BUFG_4/O
                         net (fo=8, routed)           1.601    15.692    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.884    16.576    
                         clock uncertainty           -0.061    16.514    
    SLICE_X88Y67         FDSE (Setup_fdse_C_D)        0.081    16.595    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.595    
                         arrival time                         -13.421    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.692ns = ( 15.692 - 5.000 ) 
    Source Clock Delay      (SCD):    11.576ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_4/O
                         net (fo=8, routed)           1.721    11.576    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDSE (Prop_fdse_C_Q)         0.478    12.054 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080    13.134    soc_crg_reset_counter[1]
    SLICE_X88Y67         LUT2 (Prop_lut2_I1_O)        0.317    13.451 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    13.451    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    10.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    10.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437    11.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.082 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.000    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.091 r  BUFG_4/O
                         net (fo=8, routed)           1.601    15.692    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.884    16.576    
                         clock uncertainty           -0.061    16.514    
    SLICE_X88Y67         FDSE (Setup_fdse_C_D)        0.118    16.632    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.632    
                         arrival time                         -13.451    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.801ns (42.766%)  route 1.072ns (57.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.692ns = ( 15.692 - 5.000 ) 
    Source Clock Delay      (SCD):    11.576ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_4/O
                         net (fo=8, routed)           1.721    11.576    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDSE (Prop_fdse_C_Q)         0.478    12.054 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072    13.126    soc_crg_reset_counter[1]
    SLICE_X88Y67         LUT4 (Prop_lut4_I2_O)        0.323    13.449 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    13.449    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    10.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    10.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437    11.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.082 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.000    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.091 r  BUFG_4/O
                         net (fo=8, routed)           1.601    15.692    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.884    16.576    
                         clock uncertainty           -0.061    16.514    
    SLICE_X88Y67         FDSE (Setup_fdse_C_D)        0.118    16.632    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.632    
                         arrival time                         -13.449    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.779ns (46.998%)  route 0.879ns (53.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.692ns = ( 15.692 - 5.000 ) 
    Source Clock Delay      (SCD):    11.576ns
    Clock Pessimism Removal (CPR):    0.862ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_4/O
                         net (fo=8, routed)           1.721    11.576    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDSE (Prop_fdse_C_Q)         0.478    12.054 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.879    12.932    soc_crg_reset_counter[3]
    SLICE_X89Y67         LUT6 (Prop_lut6_I4_O)        0.301    13.233 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    13.233    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y67         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    10.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    10.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437    11.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.082 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.000    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.091 r  BUFG_4/O
                         net (fo=8, routed)           1.601    15.692    idelay_clk
    SLICE_X89Y67         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.862    16.554    
                         clock uncertainty           -0.061    16.492    
    SLICE_X89Y67         FDRE (Setup_fdre_C_D)        0.029    16.521    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         16.521    
                         arrival time                         -13.233    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.478ns (57.588%)  route 0.352ns (42.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.692ns = ( 15.692 - 5.000 ) 
    Source Clock Delay      (SCD):    11.577ns
    Clock Pessimism Removal (CPR):    0.860ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_4/O
                         net (fo=8, routed)           1.722    11.577    idelay_clk
    SLICE_X88Y66         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDPE (Prop_fdpe_C_Q)         0.478    12.055 r  FDPE_9/Q
                         net (fo=5, routed)           0.352    12.407    idelay_rst
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039    10.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100    10.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437    11.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.082 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.000    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.091 r  BUFG_4/O
                         net (fo=8, routed)           1.601    15.692    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.860    16.552    
                         clock uncertainty           -0.061    16.490    
    SLICE_X88Y67         FDSE (Setup_fdse_C_S)       -0.695    15.795    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                         -12.407    
  -------------------------------------------------------------------
                         slack                                  3.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    1.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_4/O
                         net (fo=8, routed)           0.600     3.835    idelay_clk
    SLICE_X88Y66         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDPE (Prop_fdpe_C_Q)         0.164     3.999 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     4.055    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X88Y66         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG_4/O
                         net (fo=8, routed)           0.870     4.836    idelay_clk
    SLICE_X88Y66         FDPE                                         r  FDPE_9/C
                         clock pessimism             -1.001     3.835    
    SLICE_X88Y66         FDPE (Hold_fdpe_C_D)         0.060     3.895    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.895    
                         arrival time                           4.055    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    0.988ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_4/O
                         net (fo=8, routed)           0.599     3.834    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDSE (Prop_fdse_C_Q)         0.164     3.998 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     4.114    soc_crg_reset_counter[0]
    SLICE_X89Y67         LUT6 (Prop_lut6_I2_O)        0.045     4.159 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     4.159    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y67         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.835    idelay_clk
    SLICE_X89Y67         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.988     3.847    
    SLICE_X89Y67         FDRE (Hold_fdre_C_D)         0.091     3.938    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.938    
                         arrival time                           4.159    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    1.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_4/O
                         net (fo=8, routed)           0.599     3.834    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDSE (Prop_fdse_C_Q)         0.164     3.998 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     4.172    soc_crg_reset_counter[2]
    SLICE_X88Y67         LUT4 (Prop_lut4_I0_O)        0.048     4.220 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.220    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.835    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -1.001     3.834    
    SLICE_X88Y67         FDSE (Hold_fdse_C_D)         0.131     3.965    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.965    
                         arrival time                           4.220    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    1.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_4/O
                         net (fo=8, routed)           0.599     3.834    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDSE (Prop_fdse_C_Q)         0.164     3.998 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     4.172    soc_crg_reset_counter[2]
    SLICE_X88Y67         LUT3 (Prop_lut3_I2_O)        0.045     4.217 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.217    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.835    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -1.001     3.834    
    SLICE_X88Y67         FDSE (Hold_fdse_C_D)         0.121     3.955    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           4.217    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    1.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_4/O
                         net (fo=8, routed)           0.599     3.834    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDSE (Prop_fdse_C_Q)         0.164     3.998 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     4.195    soc_crg_reset_counter[0]
    SLICE_X88Y67         LUT2 (Prop_lut2_I0_O)        0.043     4.238 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.238    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.835    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -1.001     3.834    
    SLICE_X88Y67         FDSE (Hold_fdse_C_D)         0.131     3.965    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.965    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    3.834ns
    Clock Pessimism Removal (CPR):    1.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_4/O
                         net (fo=8, routed)           0.599     3.834    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y67         FDSE (Prop_fdse_C_Q)         0.164     3.998 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     4.195    soc_crg_reset_counter[0]
    SLICE_X88Y67         LUT1 (Prop_lut1_I0_O)        0.045     4.240 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.240    soc_crg_reset_counter0[0]
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.835    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -1.001     3.834    
    SLICE_X88Y67         FDSE (Hold_fdse_C_D)         0.120     3.954    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.954    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.987ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_4/O
                         net (fo=8, routed)           0.600     3.835    idelay_clk
    SLICE_X88Y66         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDPE (Prop_fdpe_C_Q)         0.148     3.983 r  FDPE_9/Q
                         net (fo=5, routed)           0.128     4.111    idelay_rst
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.835    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.987     3.848    
    SLICE_X88Y67         FDSE (Hold_fdse_C_S)        -0.044     3.804    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.804    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.987ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_4/O
                         net (fo=8, routed)           0.600     3.835    idelay_clk
    SLICE_X88Y66         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDPE (Prop_fdpe_C_Q)         0.148     3.983 r  FDPE_9/Q
                         net (fo=5, routed)           0.128     4.111    idelay_rst
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.835    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.987     3.848    
    SLICE_X88Y67         FDSE (Hold_fdse_C_S)        -0.044     3.804    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.804    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.987ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_4/O
                         net (fo=8, routed)           0.600     3.835    idelay_clk
    SLICE_X88Y66         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDPE (Prop_fdpe_C_Q)         0.148     3.983 r  FDPE_9/Q
                         net (fo=5, routed)           0.128     4.111    idelay_rst
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.835    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.987     3.848    
    SLICE_X88Y67         FDSE (Hold_fdse_C_S)        -0.044     3.804    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.804    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    0.987ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_4/O
                         net (fo=8, routed)           0.600     3.835    idelay_clk
    SLICE_X88Y66         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y66         FDPE (Prop_fdpe_C_Q)         0.148     3.983 r  FDPE_9/Q
                         net (fo=5, routed)           0.128     4.111    idelay_rst
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG_4/O
                         net (fo=8, routed)           0.869     4.835    idelay_clk
    SLICE_X88Y67         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.987     3.848    
    SLICE_X88Y67         FDSE (Hold_fdse_C_S)        -0.044     3.804    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.804    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y66     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y66     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y67     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y67     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y67     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y67     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y67     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y66     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y66     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y66     FDPE_9/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y66     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y67     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y67     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y67     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y67     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y67     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y67     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y66     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y66     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y66     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y66     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y67     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y67     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y67     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y67     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y67     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y67     soc_crg_reset_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.400ns  (logic 0.580ns (41.423%)  route 0.820ns (58.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.808ns
    Source Clock Delay      (SCD):    11.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.722    11.577    sys_clk
    SLICE_X81Y94         FDRE                                         r  soc_basesoc_reset_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.456    12.033 r  soc_basesoc_reset_storage_reg[0]/Q
                         net (fo=4, routed)           0.820    12.853    soc_basesoc_reset_storage_reg_n_0_[0]
    SLICE_X81Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.977 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000    12.977    soc_crg_reset
    SLICE_X81Y93         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     5.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     5.561 r  clk100_inst/O
                         net (fo=9, routed)           2.247     7.808    soc_crg_clkin
    SLICE_X81Y93         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.554%)  route 0.222ns (54.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.600     3.835    sys_clk
    SLICE_X81Y94         FDRE                                         r  soc_basesoc_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.141     3.976 r  soc_basesoc_reset_re_reg/Q
                         net (fo=2, routed)           0.222     4.198    soc_basesoc_reset_re
    SLICE_X81Y93         LUT3 (Prop_lut3_I0_O)        0.045     4.243 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.243    soc_crg_reset
    SLICE_X81Y93         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           1.278     3.588    soc_crg_clkin
    SLICE_X81Y93         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.976ns  (logic 0.124ns (3.119%)  route 3.852ns (96.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.313     3.313    PLLE2_ADV_n_8
    SLICE_X87Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.437 f  FDPE_i_1/O
                         net (fo=4, routed)           0.539     3.976    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X87Y66         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     5.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     5.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437     6.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.082 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.000    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.091 r  BUFG/O
                         net (fo=7380, routed)        1.602    10.693    sys_clk
    SLICE_X87Y66         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.976ns  (logic 0.124ns (3.119%)  route 3.852ns (96.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.313     3.313    PLLE2_ADV_n_8
    SLICE_X87Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.437 f  FDPE_i_1/O
                         net (fo=4, routed)           0.539     3.976    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X87Y66         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     5.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     5.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437     6.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.082 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.000    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.091 r  BUFG/O
                         net (fo=7380, routed)        1.602    10.693    sys_clk
    SLICE_X87Y66         FDPE                                         r  FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.045ns (2.733%)  route 1.602ns (97.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.418     1.418    PLLE2_ADV_n_8
    SLICE_X87Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.463 f  FDPE_i_1/O
                         net (fo=4, routed)           0.184     1.647    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X87Y66         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG/O
                         net (fo=7380, routed)        0.870     4.836    sys_clk
    SLICE_X87Y66         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.045ns (2.733%)  route 1.602ns (97.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.418     1.418    PLLE2_ADV_n_8
    SLICE_X87Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.463 f  FDPE_i_1/O
                         net (fo=4, routed)           0.184     1.647    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X87Y66         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG/O
                         net (fo=7380, routed)        0.870     4.836    sys_clk
    SLICE_X87Y66         FDPE                                         r  FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.032ns  (logic 0.456ns (44.181%)  route 0.576ns (55.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.589ns
    Source Clock Delay      (SCD):    11.473ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.619    11.473    sys_clk
    SLICE_X64Y106        FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.456    11.929 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.576    12.506    soc_builder_regs0
    SLICE_X64Y106        FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     5.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     5.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437     6.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.082 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.000    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.091 r  BUFG/O
                         net (fo=7380, routed)        1.499    10.589    sys_clk
    SLICE_X64Y106        FDRE                                         r  soc_builder_regs1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.564     3.799    sys_clk
    SLICE_X64Y106        FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.141     3.940 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.184     4.124    soc_builder_regs0
    SLICE_X64Y106        FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG/O
                         net (fo=7380, routed)        0.836     4.802    sys_clk
    SLICE_X64Y106        FDRE                                         r  soc_builder_regs1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout4

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.969ns  (logic 0.124ns (3.124%)  route 3.845ns (96.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.313     3.313    PLLE2_ADV_n_8
    SLICE_X87Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.437 f  FDPE_i_1/O
                         net (fo=4, routed)           0.532     3.969    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y66         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     5.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     5.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437     6.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.082 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     9.000    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.091 r  BUFG_4/O
                         net (fo=8, routed)           1.602    10.693    idelay_clk
    SLICE_X88Y66         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.969ns  (logic 0.124ns (3.124%)  route 3.845ns (96.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.313     3.313    PLLE2_ADV_n_8
    SLICE_X87Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.437 f  FDPE_i_1/O
                         net (fo=4, routed)           0.532     3.969    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y66         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     5.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     5.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437     6.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.082 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     9.000    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.091 r  BUFG_4/O
                         net (fo=8, routed)           1.602    10.693    idelay_clk
    SLICE_X88Y66         FDPE                                         r  FDPE_9/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.045ns (2.746%)  route 1.594ns (97.254%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.418     1.418    PLLE2_ADV_n_8
    SLICE_X87Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.463 f  FDPE_i_1/O
                         net (fo=4, routed)           0.176     1.639    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y66         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG_4/O
                         net (fo=8, routed)           0.870     4.836    idelay_clk
    SLICE_X88Y66         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.045ns (2.746%)  route 1.594ns (97.254%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.418     1.418    PLLE2_ADV_n_8
    SLICE_X87Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.463 f  FDPE_i_1/O
                         net (fo=4, routed)           0.176     1.639    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y66         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG_4/O
                         net (fo=8, routed)           0.870     4.836    idelay_clk
    SLICE_X88Y66         FDPE                                         r  FDPE_9/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254    10.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124    10.981 f  clk100_inst/O
                         net (fo=9, routed)           1.677    12.658    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    12.746 f  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.014    12.760    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.546 r  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.005     2.551    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_chaser_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.670ns  (logic 4.384ns (41.090%)  route 6.286ns (58.910%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.714    11.569    sys_clk
    SLICE_X72Y97         FDRE                                         r  soc_chaser_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.456    12.025 r  soc_chaser_reg[2]/Q
                         net (fo=2, routed)           1.118    13.143    soc_chaser[2]
    SLICE_X72Y97         LUT3 (Prop_lut3_I1_O)        0.152    13.295 r  user_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.168    18.463    user_led2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.776    22.239 r  user_led2_OBUF_inst/O
                         net (fo=0)                   0.000    22.239    user_led2
    T9                                                                r  user_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_storage_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.231ns  (logic 4.157ns (40.631%)  route 6.074ns (59.369%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.713    11.568    sys_clk
    SLICE_X73Y96         FDRE                                         r  soc_storage_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y96         FDRE (Prop_fdre_C_Q)         0.456    12.024 r  soc_storage_reg[3]/Q
                         net (fo=2, routed)           1.107    13.131    soc_storage[3]
    SLICE_X72Y97         LUT3 (Prop_lut3_I0_O)        0.124    13.255 r  user_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.967    18.222    user_led3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    21.799 r  user_led3_OBUF_inst/O
                         net (fo=0)                   0.000    21.799    user_led3
    T10                                                               r  user_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            serial_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.502ns  (logic 3.979ns (41.869%)  route 5.524ns (58.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.631    11.486    sys_clk
    SLICE_X71Y94         FDSE                                         r  serial_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y94         FDSE (Prop_fdse_C_Q)         0.456    11.942 r  serial_tx_reg/Q
                         net (fo=1, routed)           5.524    17.466    serial_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    20.988 r  serial_tx_OBUF_inst/O
                         net (fo=0)                   0.000    20.988    serial_tx
    D10                                                               r  serial_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_chaser_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.522ns  (logic 4.344ns (57.748%)  route 3.178ns (42.252%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.714    11.569    sys_clk
    SLICE_X72Y97         FDRE                                         r  soc_chaser_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.456    12.025 r  soc_chaser_reg[0]/Q
                         net (fo=2, routed)           1.003    13.028    soc_chaser[0]
    SLICE_X73Y97         LUT3 (Prop_lut3_I1_O)        0.150    13.178 r  user_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.175    15.353    user_led0_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.738    19.091 r  user_led0_OBUF_inst/O
                         net (fo=0)                   0.000    19.091    user_led0
    H5                                                                r  user_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_chaser_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.074ns  (logic 4.091ns (57.827%)  route 2.983ns (42.173%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.714    11.569    sys_clk
    SLICE_X72Y97         FDRE                                         r  soc_chaser_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.456    12.025 r  soc_chaser_reg[1]/Q
                         net (fo=2, routed)           0.670    12.695    soc_chaser[1]
    SLICE_X72Y97         LUT3 (Prop_lut3_I1_O)        0.124    12.819 r  user_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.313    15.132    user_led1_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    18.643 r  user_led1_OBUF_inst/O
                         net (fo=0)                   0.000    18.643    user_led1
    J5                                                                r  user_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.128ns  (logic 3.921ns (63.985%)  route 2.207ns (36.015%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.729    11.584    sys_clk
    SLICE_X87Y92         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.456    12.040 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.206    14.246    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.348 r  OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001    15.349    IOBUF_9/T
    T5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.712 r  IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000    17.712    ddram_dq[9]
    T5                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.115ns  (logic 3.921ns (64.119%)  route 2.194ns (35.881%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.729    11.584    sys_clk
    SLICE_X87Y92         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.456    12.040 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.193    14.233    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.335 r  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001    15.336    IOBUF_15/T
    R3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.699 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000    17.699    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.975ns  (logic 3.921ns (65.622%)  route 2.054ns (34.378%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.729    11.584    sys_clk
    SLICE_X87Y92         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.456    12.040 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.053    14.093    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.195 r  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001    15.196    IOBUF_13/T
    T3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.559 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000    17.559    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 3.921ns (65.846%)  route 2.034ns (34.154%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.729    11.584    sys_clk
    SLICE_X87Y92         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.456    12.040 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.033    14.073    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.175 r  OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001    15.176    IOBUF_11/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.539 r  IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000    17.539    ddram_dq[11]
    V5                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.815ns  (logic 3.921ns (67.432%)  route 1.894ns (32.568%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG/O
                         net (fo=7380, routed)        1.729    11.584    sys_clk
    SLICE_X87Y92         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.456    12.040 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          1.893    13.933    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.035 r  OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001    15.036    IOBUF_8/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.399 r  IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000    17.399    ddram_dq[8]
    V4                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.692ns (70.104%)  route 0.295ns (29.896%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.604     3.839    sys_clk
    SLICE_X87Y92         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     3.980 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.294     4.274    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.624 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     4.625    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     4.825 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.825    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.992ns  (logic 0.696ns (70.092%)  route 0.297ns (29.908%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.604     3.839    sys_clk
    SLICE_X87Y92         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     3.980 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.296     4.275    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.625 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.626    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     4.831 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.831    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.993ns  (logic 0.696ns (70.130%)  route 0.297ns (29.870%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.604     3.839    sys_clk
    SLICE_X87Y92         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     3.980 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.296     4.275    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.625 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     4.626    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     4.831 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.831    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.004ns  (logic 0.708ns (70.447%)  route 0.297ns (29.553%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.604     3.839    sys_clk
    SLICE_X87Y92         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     3.980 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.296     4.275    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.625 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.626    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     4.843 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.843    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.092ns  (logic 0.689ns (63.079%)  route 0.403ns (36.921%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.604     3.839    sys_clk
    SLICE_X87Y92         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     3.980 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.402     4.382    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.732 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     4.733    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     4.930 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.930    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.105ns  (logic 0.687ns (62.154%)  route 0.418ns (37.846%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.604     3.839    sys_clk
    SLICE_X87Y92         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     3.980 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.417     4.397    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.747 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     4.748    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.944 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.944    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.135ns  (logic 0.676ns (59.622%)  route 0.458ns (40.377%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.604     3.839    sys_clk
    SLICE_X87Y92         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     3.980 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.457     4.437    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.787 f  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     4.788    IOBUF/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     4.973 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.973    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.688ns (59.784%)  route 0.463ns (40.216%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.604     3.839    sys_clk
    SLICE_X87Y92         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     3.980 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.462     4.441    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.791 f  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     4.792    IOBUF_3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.989 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.989    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.184ns  (logic 0.697ns (58.836%)  route 0.488ns (41.164%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.604     3.839    sys_clk
    SLICE_X87Y92         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     3.980 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.487     4.466    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.816 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     4.817    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     5.023 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     5.023    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.231ns  (logic 0.688ns (55.848%)  route 0.544ns (44.152%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG/O
                         net (fo=7380, routed)        0.604     3.839    sys_clk
    SLICE_X87Y92         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     3.980 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.543     4.522    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.872 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     4.873    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     5.070 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     5.070    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 3.640ns (41.994%)  route 5.027ns (58.006%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254    25.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124    25.981 f  clk100_inst/O
                         net (fo=9, routed)           1.677    27.658    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    27.746 f  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    29.758    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    29.854 f  BUFG_1/O
                         net (fo=1, routed)           3.015    32.869    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544    36.413 f  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000    36.413    eth_ref_clk
    G18                                                               f  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.270ns (47.265%)  route 1.417ns (52.735%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_1/O
                         net (fo=1, routed)           0.754     3.990    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         1.244     5.234 r  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.234    eth_ref_clk
    G18                                                               r  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout2
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_2/O
                         net (fo=75, routed)          1.736    11.590    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.142 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    12.143    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.506 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    14.506    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.589    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.141 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    12.142    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.505 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    14.505    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.589    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.141 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    12.142    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.505 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    14.505    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.588    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.140 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    12.141    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.504 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    14.504    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.588    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.140 r  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001    12.141    IOBUF_7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.504 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    14.504    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.587    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.139 r  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    12.140    IOBUF/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.503 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    14.503    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.587    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.139 r  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001    12.140    IOBUF_3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.503 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    14.503    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.587    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.139 r  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001    12.140    IOBUF_6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.503 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    14.503    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_2/O
                         net (fo=75, routed)          1.730    11.584    sys4x_clk
    OLOGIC_X1Y85         OSERDESE2                                    r  OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.136 r  OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001    12.137    IOBUF_12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.500 r  IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000    14.500    ddram_dq[12]
    V1                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     5.857    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.981 r  clk100_inst/O
                         net (fo=9, routed)           1.677     7.658    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.746 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.758    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.854 r  BUFG_2/O
                         net (fo=75, routed)          1.729    11.583    sys4x_clk
    OLOGIC_X1Y84         OSERDESE2                                    r  OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.135 r  OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001    12.136    IOBUF_10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.499 r  IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000    14.499    ddram_dq[10]
    U4                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.377ns (99.736%)  route 0.001ns (0.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.831    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.023 f  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     4.024    IOBUF/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     4.209 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.209    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.831    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.023 f  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     4.024    IOBUF_3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.220 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.220    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.388ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.832    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.024 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     4.025    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.220 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.220    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.832    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.024 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     4.025    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.221 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.221    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.390ns (99.744%)  route 0.001ns (0.256%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.831    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.023 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     4.024    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     4.221 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.221    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.393ns (99.746%)  route 0.001ns (0.254%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.831    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.023 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     4.024    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     4.224 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.224    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.831    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.023 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     4.024    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     4.229 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.229    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.398ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_2/O
                         net (fo=75, routed)          0.598     3.833    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.025 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     4.026    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     4.231 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.231    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_44/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.416ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.825    sys4x_clk
    OLOGIC_X1Y78         OSERDESE2                                    r  OSERDESE2_44/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.017 f  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     4.018    IOBUF_15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     4.242 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     4.242    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.825    sys4x_clk
    OLOGIC_X1Y77         OSERDESE2                                    r  OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.017 f  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     4.018    IOBUF_13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.243 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     4.243    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     7.940    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.064 r  clk100_inst/O
                         net (fo=9, routed)           1.677     9.741    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.829 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.842    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.938 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.672    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.224 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    14.225    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.588 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.588    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     7.940    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.064 r  clk100_inst/O
                         net (fo=9, routed)           1.677     9.741    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.829 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.842    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.938 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.672    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.224 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    14.225    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.587 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.587    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     7.940    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.064 r  clk100_inst/O
                         net (fo=9, routed)           1.677     9.741    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.829 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.842    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.938 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.665    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.217 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    14.218    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.581 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.581    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     7.940    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.064 r  clk100_inst/O
                         net (fo=9, routed)           1.677     9.741    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.829 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.842    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.938 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.665    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.217 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    14.218    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.580 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.580    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.748%)  route 0.001ns (0.252%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     3.787    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     3.832 r  clk100_inst/O
                         net (fo=9, routed)           0.747     4.580    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.630 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.292    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.318 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.914    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.106 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.107    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     6.312 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.312    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     3.787    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     3.832 r  clk100_inst/O
                         net (fo=9, routed)           0.747     4.580    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.630 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.292    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.318 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.914    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.106 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.107    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     6.323 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.323    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     3.787    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     3.832 r  clk100_inst/O
                         net (fo=9, routed)           0.747     4.580    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.630 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.292    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.318 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.911    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.103 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.104    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.343 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.343    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     3.787    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     3.832 r  clk100_inst/O
                         net (fo=9, routed)           0.747     4.580    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.630 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.292    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.318 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.911    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.103 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.104    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.344 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.344    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout4
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.517ns  (logic 0.096ns (2.730%)  route 3.421ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100 (IN)
                         net (fo=0)                   0.000     2.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.254     8.357    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.481 f  clk100_inst/O
                         net (fo=9, routed)           1.677    10.158    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088    10.246 f  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    12.258    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    12.354 f  BUFG_4/O
                         net (fo=8, routed)           1.408    13.763    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.026ns (2.179%)  route 1.167ns (97.821%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.784     1.704    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  clk100_inst/O
                         net (fo=9, routed)           0.747     2.496    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.546 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.209    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.235 r  BUFG_4/O
                         net (fo=8, routed)           0.505     3.740    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.720ns  (logic 1.631ns (43.845%)  route 2.089ns (56.155%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           2.089     3.596    cpu_reset_IBUF
    SLICE_X81Y93         LUT3 (Prop_lut3_I2_O)        0.124     3.720 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     3.720    soc_crg_reset
    SLICE_X81Y93         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     5.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     5.561 r  clk100_inst/O
                         net (fo=9, routed)           2.247     7.808    soc_crg_clkin
    SLICE_X81Y93         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.320ns (26.805%)  route 0.873ns (73.195%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           0.873     1.148    cpu_reset_IBUF
    SLICE_X81Y93         LUT3 (Prop_lut3_I2_O)        0.045     1.193 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     1.193    soc_crg_reset
    SLICE_X81Y93         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           1.278     3.588    soc_crg_clkin
    SLICE_X81Y93         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.925ns  (logic 1.526ns (25.763%)  route 4.398ns (74.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           4.398     5.925    serial_rx_IBUF
    SLICE_X64Y106        FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     5.461    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     5.561 r  clk100_inst/O
                         net (fo=9, routed)           1.437     6.999    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.082 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.000    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.091 r  BUFG/O
                         net (fo=7380, routed)        1.499    10.589    sys_clk
    SLICE_X64Y106        FDRE                                         r  soc_builder_regs0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.239ns  (logic 0.294ns (13.120%)  route 1.945ns (86.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           1.945     2.239    serial_rx_IBUF
    SLICE_X64Y106        FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     2.255    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     2.311 r  clk100_inst/O
                         net (fo=9, routed)           0.857     3.168    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.221 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.937    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.966 r  BUFG/O
                         net (fo=7380, routed)        0.836     4.802    sys_clk
    SLICE_X64Y106        FDRE                                         r  soc_builder_regs0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.667ns = ( 14.834 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_8/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.929    soc_a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     1.744    soc_a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     9.628    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     9.728 f  clk100_inst/O
                         net (fo=9, routed)           1.437    11.165    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.248 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.257 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.834    sys4x_clk
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.673ns = ( 14.840 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_10/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.928    soc_a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     1.743    soc_a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     9.628    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     9.728 f  clk100_inst/O
                         net (fo=9, routed)           1.437    11.165    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.248 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.257 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.840    sys4x_clk
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.673ns = ( 14.840 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_14/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.923    soc_a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.738    soc_a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     9.628    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     9.728 f  clk100_inst/O
                         net (fo=9, routed)           1.437    11.165    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.248 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.257 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.840    sys4x_clk
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.674ns = ( 14.841 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_12/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.921    soc_a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.736    soc_a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     9.628    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     9.728 f  clk100_inst/O
                         net (fo=9, routed)           1.437    11.165    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.248 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.257 f  BUFG_2/O
                         net (fo=75, routed)          1.584    14.841    sys4x_clk
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.667ns = ( 14.834 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_11/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.918    soc_a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.733    soc_a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     9.628    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     9.728 f  clk100_inst/O
                         net (fo=9, routed)           1.437    11.165    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.248 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.257 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.834    sys4x_clk
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.724ns  (logic 1.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.664ns = ( 14.831 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_9/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.909     0.909 r  IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.909    soc_a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.724 r  IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.724    soc_a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     9.628    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     9.728 f  clk100_inst/O
                         net (fo=9, routed)           1.437    11.165    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.248 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.257 f  BUFG_2/O
                         net (fo=75, routed)          1.574    14.831    sys4x_clk
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 1.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.666ns = ( 14.833 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.904     0.904 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.904    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.719 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     1.719    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     9.628    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     9.728 f  clk100_inst/O
                         net (fo=9, routed)           1.437    11.165    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.248 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.257 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.833    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 1.718ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.666ns = ( 14.833 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.903    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.718 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     1.718    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     9.628    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     9.728 f  clk100_inst/O
                         net (fo=9, routed)           1.437    11.165    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.248 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.257 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.833    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.679ns = ( 14.846 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     9.628    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     9.728 f  clk100_inst/O
                         net (fo=9, routed)           1.437    11.165    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.248 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.257 f  BUFG_2/O
                         net (fo=75, routed)          1.589    14.846    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.677ns = ( 14.844 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.039     9.628    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.100     9.728 f  clk100_inst/O
                         net (fo=9, routed)           1.437    11.165    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.248 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.166    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.257 f  BUFG_2/O
                         net (fo=75, routed)          1.587    14.844    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.572ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 9.004 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.329     0.329 r  IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.329    soc_a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.572 r  IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.572    soc_a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.857     7.335    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.388 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.104    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.133 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.004    sys4x_clk
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.582ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 9.005 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_1/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.339    soc_a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.582 r  IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.582    soc_a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.857     7.335    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.388 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.104    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.133 f  BUFG_2/O
                         net (fo=75, routed)          0.872     9.005    sys4x_clk
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 9.005 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_2/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.857     7.335    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.388 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.104    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.133 f  BUFG_2/O
                         net (fo=75, routed)          0.872     9.005    sys4x_clk
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 9.004 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_3/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.857     7.335    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.388 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.104    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.133 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.004    sys4x_clk
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.584ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 9.004 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.341     0.341 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.341    soc_a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.584 r  IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.584    soc_a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.857     7.335    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.388 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.104    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.133 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.004    sys4x_clk
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.587ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 9.004 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_4/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.344    soc_a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.587 r  IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     0.587    soc_a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.857     7.335    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.388 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.104    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.133 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.004    sys4x_clk
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 9.004 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.857     7.335    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.388 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.104    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.133 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.004    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 9.006 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.857     7.335    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.388 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.104    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.133 f  BUFG_2/O
                         net (fo=75, routed)          0.873     9.006    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 8.996 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.368    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     0.611    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.857     7.335    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.388 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.104    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.133 f  BUFG_2/O
                         net (fo=75, routed)          0.863     8.996    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 8.996 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.369    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     0.612    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.089     6.421    clk100_IBUF_BUFG
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.056     6.477 f  clk100_inst/O
                         net (fo=9, routed)           0.857     7.335    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.388 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.104    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.133 f  BUFG_2/O
                         net (fo=75, routed)          0.863     8.996    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)





