lib_name: span_ion
cell_name: zz_regulator_ldo_series_biasSTB
pins: [  ]
instances:
  XBIAS:
    lib_name: bag2_analog
    cell_name: constant_gm
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VN:
        direction: output
        net_name: "VN"
        num_bits: 1
      VP:
        direction: output
        net_name: "VP"
        num_bits: 1
  V3:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VGTAIL"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  V2:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "net1"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  V0:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V1:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  IPRB0:
    lib_name: analogLib
    cell_name: iprobe
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "VREG"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "VREGX"
        num_bits: 1
  I0:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  XSERIES:
    lib_name: BAG_prim
    cell_name: nmos4_standard
    instpins:
      S:
        direction: inputOutput
        net_name: "VREG"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VG"
        num_bits: 1
  XAMP:
    lib_name: bag2_analog
    cell_name: amp_diff_mirr
    instpins:
      VGTAIL:
        direction: input
        net_name: "VGTAIL"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUT:
        direction: output
        net_name: "VG"
        num_bits: 1
      VINN:
        direction: input
        net_name: "VREGX"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VREF"
        num_bits: 1
  XRES:
    lib_name: bag2_analog
    cell_name: res_multistrip
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "PLUS"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "MINUS"
        num_bits: 1
      BULK:
        direction: inputOutput
        net_name: "BULK"
        num_bits: 1
  XCAP:
    lib_name: bag2_wrappers
    cell_name: cap_ideal
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "MINUS"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "PLUS"
        num_bits: 1
  R0:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "VREG"
        num_bits: 1
  C0:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "VREG"
        num_bits: 1
  V4:
    lib_name: analogLib
    cell_name: vsin
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VREF"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "net1"
        num_bits: 1
