
---------- Begin Simulation Statistics ----------
final_tick                                25897767000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117015                       # Simulator instruction rate (inst/s)
host_mem_usage                                 802356                       # Number of bytes of host memory used
host_op_rate                                   233041                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    96.83                       # Real time elapsed on the host
host_tick_rate                              267464872                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11330188                       # Number of instructions simulated
sim_ops                                      22564572                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025898                       # Number of seconds simulated
sim_ticks                                 25897767000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1658157                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25351                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1682747                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1655338                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1658157                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2819                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1684213                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     619                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          532                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   8141249                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6624408                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25351                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1619766                       # Number of branches committed
system.cpu.commit.bw_lim_events               2360880                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          345601                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             11330188                       # Number of instructions committed
system.cpu.commit.committedOps               22564572                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     25833757                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.873453                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.359750                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21748637     84.19%     84.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1072139      4.15%     88.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       111457      0.43%     88.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        66841      0.26%     89.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       271571      1.05%     90.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       125645      0.49%     90.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        68662      0.27%     90.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         7925      0.03%     90.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2360880      9.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25833757                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    9537592                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   87                       # Number of function calls committed.
system.cpu.commit.int_insts                  16214421                       # Number of committed integer instructions.
system.cpu.commit.loads                       4781692                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           47      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         11456249     50.77%     50.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     50.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     50.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        3138134     13.91%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              44      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              34      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             48      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1593642      7.06%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1569066      6.95%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1618956      7.17%     85.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            862      0.00%     85.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      3162736     14.02%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        24728      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22564572                       # Class of committed instruction
system.cpu.commit.refs                        4807282                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    11330188                       # Number of Instructions Simulated
system.cpu.committedOps                      22564572                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.285732                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.285732                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              20968800                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               23181956                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1763845                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2021824                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25358                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1104938                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     4925551                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        127897                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       26152                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            16                       # TLB misses on write requests
system.cpu.fetch.Branches                     1684213                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3339933                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      22495895                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5718                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       11848377                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           29                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles             3                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50716                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.065033                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3363476                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1655957                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.457506                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           25884765                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.911659                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.319790                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22118991     85.45%     85.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      379      0.00%     85.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   346387      1.34%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      333      0.00%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   357616      1.38%     88.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      747      0.00%     88.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1506251      5.82%     94.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      272      0.00%     94.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1553789      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             25884765                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   9612885                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9550916                       # number of floating regfile writes
system.cpu.idleCycles                           13003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                25543                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1624027                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.206714                       # Inst execution rate
system.cpu.iew.exec_refs                     13378968                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26151                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1808690                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4860568                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 35                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             38902                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                26864                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22908272                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              13352817                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             69133                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              31251211                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  67622                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2598643                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25358                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2710523                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       1137704                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               58                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        78876                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1274                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1542                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          24001                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23044729                       # num instructions consuming a value
system.cpu.iew.wb_count                      22681686                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.735014                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16938200                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.875816                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22683402                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 38305803                       # number of integer regfile reads
system.cpu.int_regfile_writes                11482085                       # number of integer regfile writes
system.cpu.ipc                               0.437497                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.437497                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               292      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11561771     36.91%     36.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     36.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     36.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3202625     10.23%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   77      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   55      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  68      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1593644      5.09%     52.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     52.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     52.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     52.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     52.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569071      5.01%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     57.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4521722     14.44%     71.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1557      0.00%     71.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         8844704     28.24%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          24731      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               31320344                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                16859290                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            32158365                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9574639                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9813672                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2906359                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.092795                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   74673      2.57%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      7      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult             8398      0.29%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1257213     43.26%     46.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%     46.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1566064     53.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17367121                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           59304298                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13107047                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13438306                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22908200                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  31320344                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  72                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          343699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             30851                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             64                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       472448                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      25884765                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.209991                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.895189                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15319629     59.18%     59.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3602211     13.92%     73.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1598975      6.18%     79.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1135885      4.39%     83.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1824334      7.05%     90.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1246298      4.81%     95.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              680808      2.63%     98.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              314146      1.21%     99.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              162479      0.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25884765                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.209384                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3339937                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            33                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               990                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              974                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4860568                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               26864                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                16633737                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                         25897768                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 5196165                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              27489800                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                2085100                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2124264                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               14760774                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                177756                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              47788490                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               23046684                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            28096064                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2712486                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2539                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25358                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              15825290                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   606264                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           9765460                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         21566749                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1202                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 24                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6340870                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     46383050                       # The number of ROB reads
system.cpu.rob.rob_writes                    45871386                       # The number of ROB writes
system.cpu.timesIdled                             199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       536158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1076613                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1499513                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          232                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3000274                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            232                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  25897767000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             540364                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1648                       # Transaction distribution
system.membus.trans_dist::CleanEvict           534510                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        540364                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1617068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1617068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1617068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34694592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     34694592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34694592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            540455                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  540455    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              540455                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1083205000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2923100500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25897767000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1500660                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          115                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2032250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             100                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           339                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1500322                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4500242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4501034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96147200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96176192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          536378                       # Total snoops (count)
system.tol2bus.snoopTraffic                    105472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2037139                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000114                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010694                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2036906     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    233      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2037139                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3004260000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4501266000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            17.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  25897767000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   24                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               960281                       # number of demand (read+write) hits
system.l2.demand_hits::total                   960305                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  24                       # number of overall hits
system.l2.overall_hits::.cpu.data              960281                       # number of overall hits
system.l2.overall_hits::total                  960305                       # number of overall hits
system.l2.demand_misses::.cpu.inst                315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             540141                       # number of demand (read+write) misses
system.l2.demand_misses::total                 540456                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               315                       # number of overall misses
system.l2.overall_misses::.cpu.data            540141                       # number of overall misses
system.l2.overall_misses::total                540456                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30590000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  61511382000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      61541972000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30590000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  61511382000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     61541972000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1500422                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1500761                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1500422                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1500761                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.929204                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.359993                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.360121                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.929204                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.359993                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.360121                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97111.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113880.231273                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113870.457540                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97111.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113880.231273                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113870.457540                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1648                       # number of writebacks
system.l2.writebacks::total                      1648                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        540141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            540456                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       540141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           540456                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24310000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  50708562000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  50732872000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24310000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  50708562000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  50732872000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.929204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.359993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.360121                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.929204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.359993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.360121                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77174.603175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93880.231273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93870.494545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77174.603175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93880.231273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93870.494545                       # average overall mshr miss latency
system.l2.replacements                         536378                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1878                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1878                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1878                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1878                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          115                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              115                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          115                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          115                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              91                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  91                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.910000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.910000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98186.813187                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98186.813187                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           91                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             91                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7115000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7115000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.910000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.910000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78186.813187                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78186.813187                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30590000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30590000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.929204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.929204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97111.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97111.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24310000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24310000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.929204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.929204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77174.603175                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77174.603175                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        960272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            960272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       540050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          540050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  61502447000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  61502447000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1500322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1500322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.359956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.359956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 113882.875660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113882.875660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       540050                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       540050                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  50701447000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  50701447000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.359956                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.359956                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 93882.875660                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93882.875660                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25897767000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4082.956447                       # Cycle average of tags in use
system.l2.tags.total_refs                     3000260                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    540474                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.551164                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.028927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.542797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4081.384723                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996816                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2091                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24542658                       # Number of tag accesses
system.l2.tags.data_accesses                 24542658                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25897767000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       34569024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34589120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       105472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          105472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          540141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              540455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1648                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            775974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1334826435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1335602409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       775974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           775974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4072629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4072629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4072629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           775974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1334826435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1339675038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    540138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002006340250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          100                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          100                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1040054                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1521                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      540455                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1648                       # Number of write requests accepted
system.mem_ctrls.readBursts                    540455                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1648                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             34245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            33693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            33474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12765293750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2702260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22898768750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23619.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42369.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   242211                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1488                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                540455                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1648                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  260490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  197169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   71114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       298367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    116.271732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.868227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   108.466726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       187761     62.93%     62.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        83616     28.02%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16796      5.63%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5063      1.70%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2025      0.68%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1197      0.40%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          726      0.24%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          457      0.15%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          726      0.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       298367                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5359.820000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   4803.702802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1271.252873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             3      3.00%      3.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      1.00%      4.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      1.00%      5.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      1.00%      6.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      2.00%      8.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      2.00%     10.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            7      7.00%     17.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           12     12.00%     29.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631           21     21.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887           27     27.00%     77.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            7      7.00%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            9      9.00%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            4      4.00%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            3      3.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           100                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.170000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.161270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.551490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               91     91.00%     91.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.00%     92.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8      8.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           100                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34588928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  103488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34589120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               105472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1335.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1335.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25897626000                       # Total gap between requests
system.mem_ctrls.avgGap                      47772.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     34568832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       103488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 775974.237469971878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1334819021.269285678864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3996020.197417020798                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       540141                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1648                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8193500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  22890575250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 623660535750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26093.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42378.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 378434791.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    44.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1068672360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            568012830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1927407300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3293820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2044292640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11657999670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        127479840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17397158460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        671.762877                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    230895000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    864760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24802112000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1061689440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            564289935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1931419980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5146920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2044292640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11666783370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        120083040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17393705325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        671.629540                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    212364000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    864760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24820643000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     25897767000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25897767000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3339479                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3339479                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3339479                       # number of overall hits
system.cpu.icache.overall_hits::total         3339479                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          454                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            454                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          454                       # number of overall misses
system.cpu.icache.overall_misses::total           454                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41186000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41186000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41186000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41186000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3339933                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3339933                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3339933                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3339933                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000136                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000136                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 90718.061674                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 90718.061674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 90718.061674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 90718.061674                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          143                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          115                       # number of writebacks
system.cpu.icache.writebacks::total               115                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          115                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          339                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          339                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32115000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32115000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32115000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32115000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 94734.513274                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94734.513274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 94734.513274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94734.513274                       # average overall mshr miss latency
system.cpu.icache.replacements                    115                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3339479                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3339479                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          454                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           454                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41186000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41186000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3339933                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3339933                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 90718.061674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 90718.061674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32115000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32115000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 94734.513274                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94734.513274                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25897767000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           210.889598                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3339817                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               338                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9881.115385                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   210.889598                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.823787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.823787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6680204                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6680204                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25897767000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  25897767000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  25897767000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25897767000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  25897767000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  25897767000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25897767000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1804244                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1804244                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1804244                       # number of overall hits
system.cpu.dcache.overall_hits::total         1804244                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3117603                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3117603                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3117603                       # number of overall misses
system.cpu.dcache.overall_misses::total       3117603                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 211507418995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 211507418995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 211507418995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 211507418995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4921847                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4921847                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4921847                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4921847                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.633421                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.633421                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.633421                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.633421                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67842.961081                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67842.961081                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67842.961081                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67842.961081                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     15056139                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1174648                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.817575                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1878                       # number of writebacks
system.cpu.dcache.writebacks::total              1878                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1617181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1617181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1617181                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1617181                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1500422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1500422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1500422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1500422                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  86684588995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  86684588995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  86684588995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  86684588995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.304849                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.304849                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.304849                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.304849                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57773.472393                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57773.472393                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57773.472393                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57773.472393                       # average overall mshr miss latency
system.cpu.dcache.replacements                1499398                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1778754                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1778754                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3117502                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3117502                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 211497682000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 211497682000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4896256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4896256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.636711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.636711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67842.035707                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67842.035707                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1617180                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1617180                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1500322                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1500322                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  86675159000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  86675159000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.306422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.306422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57771.037817                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57771.037817                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25490                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25490                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          101                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          101                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9736995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9736995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003947                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003947                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 96405.891089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96405.891089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9429995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9429995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94299.950000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94299.950000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25897767000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.238231                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3304666                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1500422                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.202491                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            222000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.238231                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          405                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          619                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11344116                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11344116                       # Number of data accesses

---------- End Simulation Statistics   ----------
