// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _filt_HH_
#define _filt_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "filt_Block_codeRepl42_proc.h"
#include "filt_AXIvideo2Mat.h"
#include "filt_Split_240_320_6144_0_s.h"
#include "filt_Merge_240_320_0_4096_s.h"
#include "filt_AddS.h"
#include "filt_Split_240_320_4096_0_s.h"
#include "filt_Merge_240_320_0_6144_s.h"
#include "filt_Resize.h"
#include "filt_Mat2AXIvideo.h"
#include "FIFO_filt_src_mat_rows_V_channel.h"
#include "FIFO_filt_src_mat_cols_V_channel.h"
#include "FIFO_filt_dst_mat_rows_V_channel.h"
#include "FIFO_filt_dst_mat_cols_V_channel.h"
#include "FIFO_filt_src_mat_data_stream_0_V.h"
#include "FIFO_filt_src_mat_data_stream_1_V.h"
#include "FIFO_filt_src_mat_data_stream_2_V.h"
#include "FIFO_filt_src_mat_data_stream_3_V.h"
#include "FIFO_filt_src_mat_rows_V_channel61.h"
#include "FIFO_filt_src_mat_cols_V_channel62.h"
#include "FIFO_filt_src_chs_0_data_stream_0_V.h"
#include "FIFO_filt_src_chs_1_data_stream_0_V.h"
#include "FIFO_filt_src_chs_2_data_stream_0_V.h"
#include "FIFO_filt_src_chs_3_data_stream_0_V.h"
#include "FIFO_filt_wrk_src_mat_data_stream_0_V.h"
#include "FIFO_filt_wrk_src_mat_data_stream_1_V.h"
#include "FIFO_filt_wrk_src_mat_data_stream_2_V.h"
#include "FIFO_filt_wrk_dst_mat_data_stream_0_V.h"
#include "FIFO_filt_wrk_dst_mat_data_stream_1_V.h"
#include "FIFO_filt_wrk_dst_mat_data_stream_2_V.h"
#include "FIFO_filt_dst_chs_0_data_stream_0_V.h"
#include "FIFO_filt_dst_chs_1_data_stream_0_V.h"
#include "FIFO_filt_dst_chs_2_data_stream_0_V.h"
#include "FIFO_filt_fin_mat_data_stream_0_V.h"
#include "FIFO_filt_fin_mat_data_stream_1_V.h"
#include "FIFO_filt_fin_mat_data_stream_2_V.h"
#include "FIFO_filt_fin_mat_data_stream_3_V.h"
#include "FIFO_filt_dst_mat_data_stream_0_V.h"
#include "FIFO_filt_dst_mat_data_stream_1_V.h"
#include "FIFO_filt_dst_mat_data_stream_2_V.h"
#include "FIFO_filt_dst_mat_data_stream_3_V.h"
#include "FIFO_filt_dst_mat_rows_V_channel63.h"
#include "FIFO_filt_dst_mat_cols_V_channel64.h"
#include "filt_CONTROL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32>
struct filt : public sc_module {
    // Port declarations 38
    sc_in< sc_logic > s_axi_CONTROL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CONTROL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH/8> > s_axi_CONTROL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CONTROL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CONTROL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CONTROL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_in< sc_lv<32> > src_axi_TDATA;
    sc_in< sc_lv<4> > src_axi_TKEEP;
    sc_in< sc_lv<4> > src_axi_TSTRB;
    sc_in< sc_lv<1> > src_axi_TUSER;
    sc_in< sc_lv<1> > src_axi_TLAST;
    sc_in< sc_lv<1> > src_axi_TID;
    sc_in< sc_lv<1> > src_axi_TDEST;
    sc_out< sc_lv<32> > dst_axi_TDATA;
    sc_out< sc_lv<4> > dst_axi_TKEEP;
    sc_out< sc_lv<4> > dst_axi_TSTRB;
    sc_out< sc_lv<1> > dst_axi_TUSER;
    sc_out< sc_lv<1> > dst_axi_TLAST;
    sc_out< sc_lv<1> > dst_axi_TID;
    sc_out< sc_lv<1> > dst_axi_TDEST;
    sc_in< sc_logic > src_axi_TVALID;
    sc_out< sc_logic > src_axi_TREADY;
    sc_out< sc_logic > dst_axi_TVALID;
    sc_in< sc_logic > dst_axi_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    filt(sc_module_name name);
    SC_HAS_PROCESS(filt);

    ~filt();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    filt_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>* filt_CONTROL_BUS_s_axi_U;
    filt_Block_codeRepl42_proc* filt_Block_codeRepl42_proc_U0;
    filt_AXIvideo2Mat* filt_AXIvideo2Mat_U0;
    filt_Split_240_320_6144_0_s* filt_Split_240_320_6144_0_U0;
    filt_Merge_240_320_0_4096_s* filt_Merge_240_320_0_4096_U0;
    filt_AddS* filt_AddS_U0;
    filt_Split_240_320_4096_0_s* filt_Split_240_320_4096_0_U0;
    filt_Merge_240_320_0_6144_s* filt_Merge_240_320_0_6144_U0;
    filt_Resize* filt_Resize_U0;
    filt_Mat2AXIvideo* filt_Mat2AXIvideo_U0;
    FIFO_filt_src_mat_rows_V_channel* src_mat_rows_V_channel_U;
    FIFO_filt_src_mat_cols_V_channel* src_mat_cols_V_channel_U;
    FIFO_filt_dst_mat_rows_V_channel* dst_mat_rows_V_channel_U;
    FIFO_filt_dst_mat_cols_V_channel* dst_mat_cols_V_channel_U;
    FIFO_filt_src_mat_data_stream_0_V* src_mat_data_stream_0_V_U;
    FIFO_filt_src_mat_data_stream_1_V* src_mat_data_stream_1_V_U;
    FIFO_filt_src_mat_data_stream_2_V* src_mat_data_stream_2_V_U;
    FIFO_filt_src_mat_data_stream_3_V* src_mat_data_stream_3_V_U;
    FIFO_filt_src_mat_rows_V_channel61* src_mat_rows_V_channel61_U;
    FIFO_filt_src_mat_cols_V_channel62* src_mat_cols_V_channel62_U;
    FIFO_filt_src_chs_0_data_stream_0_V* src_chs_0_data_stream_0_V_U;
    FIFO_filt_src_chs_1_data_stream_0_V* src_chs_1_data_stream_0_V_U;
    FIFO_filt_src_chs_2_data_stream_0_V* src_chs_2_data_stream_0_V_U;
    FIFO_filt_src_chs_3_data_stream_0_V* src_chs_3_data_stream_0_V_U;
    FIFO_filt_wrk_src_mat_data_stream_0_V* wrk_src_mat_data_stream_0_V_U;
    FIFO_filt_wrk_src_mat_data_stream_1_V* wrk_src_mat_data_stream_1_V_U;
    FIFO_filt_wrk_src_mat_data_stream_2_V* wrk_src_mat_data_stream_2_V_U;
    FIFO_filt_wrk_dst_mat_data_stream_0_V* wrk_dst_mat_data_stream_0_V_U;
    FIFO_filt_wrk_dst_mat_data_stream_1_V* wrk_dst_mat_data_stream_1_V_U;
    FIFO_filt_wrk_dst_mat_data_stream_2_V* wrk_dst_mat_data_stream_2_V_U;
    FIFO_filt_dst_chs_0_data_stream_0_V* dst_chs_0_data_stream_0_V_U;
    FIFO_filt_dst_chs_1_data_stream_0_V* dst_chs_1_data_stream_0_V_U;
    FIFO_filt_dst_chs_2_data_stream_0_V* dst_chs_2_data_stream_0_V_U;
    FIFO_filt_fin_mat_data_stream_0_V* fin_mat_data_stream_0_V_U;
    FIFO_filt_fin_mat_data_stream_1_V* fin_mat_data_stream_1_V_U;
    FIFO_filt_fin_mat_data_stream_2_V* fin_mat_data_stream_2_V_U;
    FIFO_filt_fin_mat_data_stream_3_V* fin_mat_data_stream_3_V_U;
    FIFO_filt_dst_mat_data_stream_0_V* dst_mat_data_stream_0_V_U;
    FIFO_filt_dst_mat_data_stream_1_V* dst_mat_data_stream_1_V_U;
    FIFO_filt_dst_mat_data_stream_2_V* dst_mat_data_stream_2_V_U;
    FIFO_filt_dst_mat_data_stream_3_V* dst_mat_data_stream_3_V_U;
    FIFO_filt_dst_mat_rows_V_channel63* dst_mat_rows_V_channel63_U;
    FIFO_filt_dst_mat_cols_V_channel64* dst_mat_cols_V_channel64_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_logic > filt_Block_codeRepl42_proc_U0_ap_start;
    sc_signal< sc_logic > filt_Block_codeRepl42_proc_U0_ap_done;
    sc_signal< sc_logic > filt_Block_codeRepl42_proc_U0_ap_continue;
    sc_signal< sc_logic > filt_Block_codeRepl42_proc_U0_ap_idle;
    sc_signal< sc_logic > filt_Block_codeRepl42_proc_U0_ap_ready;
    sc_signal< sc_lv<9> > filt_Block_codeRepl42_proc_U0_src_mat_rows_V_out_din;
    sc_signal< sc_logic > filt_Block_codeRepl42_proc_U0_src_mat_rows_V_out_write;
    sc_signal< sc_lv<10> > filt_Block_codeRepl42_proc_U0_src_mat_cols_V_out_din;
    sc_signal< sc_logic > filt_Block_codeRepl42_proc_U0_src_mat_cols_V_out_write;
    sc_signal< sc_lv<10> > filt_Block_codeRepl42_proc_U0_dst_mat_rows_V_out_din;
    sc_signal< sc_logic > filt_Block_codeRepl42_proc_U0_dst_mat_rows_V_out_write;
    sc_signal< sc_lv<11> > filt_Block_codeRepl42_proc_U0_dst_mat_cols_V_out_din;
    sc_signal< sc_logic > filt_Block_codeRepl42_proc_U0_dst_mat_cols_V_out_write;
    sc_signal< sc_logic > filt_AXIvideo2Mat_U0_ap_start;
    sc_signal< sc_logic > filt_AXIvideo2Mat_U0_ap_done;
    sc_signal< sc_logic > filt_AXIvideo2Mat_U0_ap_continue;
    sc_signal< sc_logic > filt_AXIvideo2Mat_U0_ap_idle;
    sc_signal< sc_logic > filt_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_logic > filt_AXIvideo2Mat_U0_src_axi_TREADY;
    sc_signal< sc_logic > filt_AXIvideo2Mat_U0_img_rows_V_read;
    sc_signal< sc_logic > filt_AXIvideo2Mat_U0_img_cols_V_read;
    sc_signal< sc_lv<8> > filt_AXIvideo2Mat_U0_img_data_stream_0_V_din;
    sc_signal< sc_logic > filt_AXIvideo2Mat_U0_img_data_stream_0_V_write;
    sc_signal< sc_lv<8> > filt_AXIvideo2Mat_U0_img_data_stream_1_V_din;
    sc_signal< sc_logic > filt_AXIvideo2Mat_U0_img_data_stream_1_V_write;
    sc_signal< sc_lv<8> > filt_AXIvideo2Mat_U0_img_data_stream_2_V_din;
    sc_signal< sc_logic > filt_AXIvideo2Mat_U0_img_data_stream_2_V_write;
    sc_signal< sc_lv<8> > filt_AXIvideo2Mat_U0_img_data_stream_3_V_din;
    sc_signal< sc_logic > filt_AXIvideo2Mat_U0_img_data_stream_3_V_write;
    sc_signal< sc_lv<9> > filt_AXIvideo2Mat_U0_img_rows_V_out_din;
    sc_signal< sc_logic > filt_AXIvideo2Mat_U0_img_rows_V_out_write;
    sc_signal< sc_lv<10> > filt_AXIvideo2Mat_U0_img_cols_V_out_din;
    sc_signal< sc_logic > filt_AXIvideo2Mat_U0_img_cols_V_out_write;
    sc_signal< sc_logic > filt_Split_240_320_6144_0_U0_ap_start;
    sc_signal< sc_logic > filt_Split_240_320_6144_0_U0_ap_done;
    sc_signal< sc_logic > filt_Split_240_320_6144_0_U0_ap_continue;
    sc_signal< sc_logic > filt_Split_240_320_6144_0_U0_ap_idle;
    sc_signal< sc_logic > filt_Split_240_320_6144_0_U0_ap_ready;
    sc_signal< sc_logic > filt_Split_240_320_6144_0_U0_src_rows_V_read;
    sc_signal< sc_logic > filt_Split_240_320_6144_0_U0_src_cols_V_read;
    sc_signal< sc_logic > filt_Split_240_320_6144_0_U0_src_data_stream_0_V_read;
    sc_signal< sc_logic > filt_Split_240_320_6144_0_U0_src_data_stream_1_V_read;
    sc_signal< sc_logic > filt_Split_240_320_6144_0_U0_src_data_stream_2_V_read;
    sc_signal< sc_logic > filt_Split_240_320_6144_0_U0_src_data_stream_3_V_read;
    sc_signal< sc_lv<8> > filt_Split_240_320_6144_0_U0_dst0_data_stream_V_din;
    sc_signal< sc_logic > filt_Split_240_320_6144_0_U0_dst0_data_stream_V_write;
    sc_signal< sc_lv<8> > filt_Split_240_320_6144_0_U0_dst1_data_stream_V_din;
    sc_signal< sc_logic > filt_Split_240_320_6144_0_U0_dst1_data_stream_V_write;
    sc_signal< sc_lv<8> > filt_Split_240_320_6144_0_U0_dst2_data_stream_V_din;
    sc_signal< sc_logic > filt_Split_240_320_6144_0_U0_dst2_data_stream_V_write;
    sc_signal< sc_lv<8> > filt_Split_240_320_6144_0_U0_dst3_data_stream_V_din;
    sc_signal< sc_logic > filt_Split_240_320_6144_0_U0_dst3_data_stream_V_write;
    sc_signal< sc_logic > filt_Merge_240_320_0_4096_U0_ap_start;
    sc_signal< sc_logic > filt_Merge_240_320_0_4096_U0_ap_done;
    sc_signal< sc_logic > filt_Merge_240_320_0_4096_U0_ap_continue;
    sc_signal< sc_logic > filt_Merge_240_320_0_4096_U0_ap_idle;
    sc_signal< sc_logic > filt_Merge_240_320_0_4096_U0_ap_ready;
    sc_signal< sc_logic > filt_Merge_240_320_0_4096_U0_src0_data_stream_V_read;
    sc_signal< sc_logic > filt_Merge_240_320_0_4096_U0_src1_data_stream_V_read;
    sc_signal< sc_logic > filt_Merge_240_320_0_4096_U0_src2_data_stream_V_read;
    sc_signal< sc_lv<8> > filt_Merge_240_320_0_4096_U0_dst_data_stream_0_V_din;
    sc_signal< sc_logic > filt_Merge_240_320_0_4096_U0_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > filt_Merge_240_320_0_4096_U0_dst_data_stream_1_V_din;
    sc_signal< sc_logic > filt_Merge_240_320_0_4096_U0_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > filt_Merge_240_320_0_4096_U0_dst_data_stream_2_V_din;
    sc_signal< sc_logic > filt_Merge_240_320_0_4096_U0_dst_data_stream_2_V_write;
    sc_signal< sc_logic > filt_AddS_U0_ap_start;
    sc_signal< sc_logic > filt_AddS_U0_ap_done;
    sc_signal< sc_logic > filt_AddS_U0_ap_continue;
    sc_signal< sc_logic > filt_AddS_U0_ap_idle;
    sc_signal< sc_logic > filt_AddS_U0_ap_ready;
    sc_signal< sc_logic > filt_AddS_U0_src_data_stream_0_V_read;
    sc_signal< sc_logic > filt_AddS_U0_src_data_stream_1_V_read;
    sc_signal< sc_logic > filt_AddS_U0_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > filt_AddS_U0_dst_data_stream_0_V_din;
    sc_signal< sc_logic > filt_AddS_U0_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > filt_AddS_U0_dst_data_stream_1_V_din;
    sc_signal< sc_logic > filt_AddS_U0_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > filt_AddS_U0_dst_data_stream_2_V_din;
    sc_signal< sc_logic > filt_AddS_U0_dst_data_stream_2_V_write;
    sc_signal< sc_logic > filt_Split_240_320_4096_0_U0_ap_start;
    sc_signal< sc_logic > filt_Split_240_320_4096_0_U0_ap_done;
    sc_signal< sc_logic > filt_Split_240_320_4096_0_U0_ap_continue;
    sc_signal< sc_logic > filt_Split_240_320_4096_0_U0_ap_idle;
    sc_signal< sc_logic > filt_Split_240_320_4096_0_U0_ap_ready;
    sc_signal< sc_logic > filt_Split_240_320_4096_0_U0_src_data_stream_0_V_read;
    sc_signal< sc_logic > filt_Split_240_320_4096_0_U0_src_data_stream_1_V_read;
    sc_signal< sc_logic > filt_Split_240_320_4096_0_U0_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > filt_Split_240_320_4096_0_U0_dst0_data_stream_V_din;
    sc_signal< sc_logic > filt_Split_240_320_4096_0_U0_dst0_data_stream_V_write;
    sc_signal< sc_lv<8> > filt_Split_240_320_4096_0_U0_dst1_data_stream_V_din;
    sc_signal< sc_logic > filt_Split_240_320_4096_0_U0_dst1_data_stream_V_write;
    sc_signal< sc_lv<8> > filt_Split_240_320_4096_0_U0_dst2_data_stream_V_din;
    sc_signal< sc_logic > filt_Split_240_320_4096_0_U0_dst2_data_stream_V_write;
    sc_signal< sc_logic > filt_Merge_240_320_0_6144_U0_ap_start;
    sc_signal< sc_logic > filt_Merge_240_320_0_6144_U0_ap_done;
    sc_signal< sc_logic > filt_Merge_240_320_0_6144_U0_ap_continue;
    sc_signal< sc_logic > filt_Merge_240_320_0_6144_U0_ap_idle;
    sc_signal< sc_logic > filt_Merge_240_320_0_6144_U0_ap_ready;
    sc_signal< sc_logic > filt_Merge_240_320_0_6144_U0_src0_data_stream_V_read;
    sc_signal< sc_logic > filt_Merge_240_320_0_6144_U0_src1_data_stream_V_read;
    sc_signal< sc_logic > filt_Merge_240_320_0_6144_U0_src2_data_stream_V_read;
    sc_signal< sc_logic > filt_Merge_240_320_0_6144_U0_src3_data_stream_V_read;
    sc_signal< sc_lv<8> > filt_Merge_240_320_0_6144_U0_dst_data_stream_0_V_din;
    sc_signal< sc_logic > filt_Merge_240_320_0_6144_U0_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > filt_Merge_240_320_0_6144_U0_dst_data_stream_1_V_din;
    sc_signal< sc_logic > filt_Merge_240_320_0_6144_U0_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > filt_Merge_240_320_0_6144_U0_dst_data_stream_2_V_din;
    sc_signal< sc_logic > filt_Merge_240_320_0_6144_U0_dst_data_stream_2_V_write;
    sc_signal< sc_lv<8> > filt_Merge_240_320_0_6144_U0_dst_data_stream_3_V_din;
    sc_signal< sc_logic > filt_Merge_240_320_0_6144_U0_dst_data_stream_3_V_write;
    sc_signal< sc_logic > filt_Resize_U0_ap_start;
    sc_signal< sc_logic > filt_Resize_U0_ap_done;
    sc_signal< sc_logic > filt_Resize_U0_ap_continue;
    sc_signal< sc_logic > filt_Resize_U0_ap_idle;
    sc_signal< sc_logic > filt_Resize_U0_ap_ready;
    sc_signal< sc_logic > filt_Resize_U0_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > filt_Resize_U0_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > filt_Resize_U0_p_src_data_stream_2_V_read;
    sc_signal< sc_logic > filt_Resize_U0_p_src_data_stream_3_V_read;
    sc_signal< sc_logic > filt_Resize_U0_p_dst_rows_V_read;
    sc_signal< sc_logic > filt_Resize_U0_p_dst_cols_V_read;
    sc_signal< sc_lv<8> > filt_Resize_U0_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > filt_Resize_U0_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > filt_Resize_U0_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > filt_Resize_U0_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > filt_Resize_U0_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > filt_Resize_U0_p_dst_data_stream_2_V_write;
    sc_signal< sc_lv<8> > filt_Resize_U0_p_dst_data_stream_3_V_din;
    sc_signal< sc_logic > filt_Resize_U0_p_dst_data_stream_3_V_write;
    sc_signal< sc_lv<10> > filt_Resize_U0_p_dst_rows_V_out_din;
    sc_signal< sc_logic > filt_Resize_U0_p_dst_rows_V_out_write;
    sc_signal< sc_lv<11> > filt_Resize_U0_p_dst_cols_V_out_din;
    sc_signal< sc_logic > filt_Resize_U0_p_dst_cols_V_out_write;
    sc_signal< sc_logic > filt_Mat2AXIvideo_U0_ap_start;
    sc_signal< sc_logic > filt_Mat2AXIvideo_U0_ap_done;
    sc_signal< sc_logic > filt_Mat2AXIvideo_U0_ap_continue;
    sc_signal< sc_logic > filt_Mat2AXIvideo_U0_ap_idle;
    sc_signal< sc_logic > filt_Mat2AXIvideo_U0_ap_ready;
    sc_signal< sc_logic > filt_Mat2AXIvideo_U0_img_rows_V_read;
    sc_signal< sc_logic > filt_Mat2AXIvideo_U0_img_cols_V_read;
    sc_signal< sc_logic > filt_Mat2AXIvideo_U0_img_data_stream_0_V_read;
    sc_signal< sc_logic > filt_Mat2AXIvideo_U0_img_data_stream_1_V_read;
    sc_signal< sc_logic > filt_Mat2AXIvideo_U0_img_data_stream_2_V_read;
    sc_signal< sc_logic > filt_Mat2AXIvideo_U0_img_data_stream_3_V_read;
    sc_signal< sc_lv<32> > filt_Mat2AXIvideo_U0_dst_axi_TDATA;
    sc_signal< sc_logic > filt_Mat2AXIvideo_U0_dst_axi_TVALID;
    sc_signal< sc_lv<4> > filt_Mat2AXIvideo_U0_dst_axi_TKEEP;
    sc_signal< sc_lv<4> > filt_Mat2AXIvideo_U0_dst_axi_TSTRB;
    sc_signal< sc_lv<1> > filt_Mat2AXIvideo_U0_dst_axi_TUSER;
    sc_signal< sc_lv<1> > filt_Mat2AXIvideo_U0_dst_axi_TLAST;
    sc_signal< sc_lv<1> > filt_Mat2AXIvideo_U0_dst_axi_TID;
    sc_signal< sc_lv<1> > filt_Mat2AXIvideo_U0_dst_axi_TDEST;
    sc_signal< sc_logic > ap_sig_hs_continue;
    sc_signal< sc_logic > src_mat_rows_V_channel_full_n;
    sc_signal< sc_lv<9> > src_mat_rows_V_channel_dout;
    sc_signal< sc_logic > src_mat_rows_V_channel_empty_n;
    sc_signal< sc_logic > src_mat_cols_V_channel_full_n;
    sc_signal< sc_lv<10> > src_mat_cols_V_channel_dout;
    sc_signal< sc_logic > src_mat_cols_V_channel_empty_n;
    sc_signal< sc_logic > dst_mat_rows_V_channel_full_n;
    sc_signal< sc_lv<10> > dst_mat_rows_V_channel_dout;
    sc_signal< sc_logic > dst_mat_rows_V_channel_empty_n;
    sc_signal< sc_logic > dst_mat_cols_V_channel_full_n;
    sc_signal< sc_lv<11> > dst_mat_cols_V_channel_dout;
    sc_signal< sc_logic > dst_mat_cols_V_channel_empty_n;
    sc_signal< sc_logic > src_mat_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > src_mat_data_stream_0_V_dout;
    sc_signal< sc_logic > src_mat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > src_mat_data_stream_1_V_full_n;
    sc_signal< sc_lv<8> > src_mat_data_stream_1_V_dout;
    sc_signal< sc_logic > src_mat_data_stream_1_V_empty_n;
    sc_signal< sc_logic > src_mat_data_stream_2_V_full_n;
    sc_signal< sc_lv<8> > src_mat_data_stream_2_V_dout;
    sc_signal< sc_logic > src_mat_data_stream_2_V_empty_n;
    sc_signal< sc_logic > src_mat_data_stream_3_V_full_n;
    sc_signal< sc_lv<8> > src_mat_data_stream_3_V_dout;
    sc_signal< sc_logic > src_mat_data_stream_3_V_empty_n;
    sc_signal< sc_logic > src_mat_rows_V_channel61_full_n;
    sc_signal< sc_lv<9> > src_mat_rows_V_channel61_dout;
    sc_signal< sc_logic > src_mat_rows_V_channel61_empty_n;
    sc_signal< sc_logic > src_mat_cols_V_channel62_full_n;
    sc_signal< sc_lv<10> > src_mat_cols_V_channel62_dout;
    sc_signal< sc_logic > src_mat_cols_V_channel62_empty_n;
    sc_signal< sc_logic > src_chs_0_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > src_chs_0_data_stream_0_V_dout;
    sc_signal< sc_logic > src_chs_0_data_stream_0_V_empty_n;
    sc_signal< sc_logic > src_chs_1_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > src_chs_1_data_stream_0_V_dout;
    sc_signal< sc_logic > src_chs_1_data_stream_0_V_empty_n;
    sc_signal< sc_logic > src_chs_2_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > src_chs_2_data_stream_0_V_dout;
    sc_signal< sc_logic > src_chs_2_data_stream_0_V_empty_n;
    sc_signal< sc_logic > src_chs_3_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > src_chs_3_data_stream_0_V_dout;
    sc_signal< sc_logic > src_chs_3_data_stream_0_V_empty_n;
    sc_signal< sc_logic > wrk_src_mat_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > wrk_src_mat_data_stream_0_V_dout;
    sc_signal< sc_logic > wrk_src_mat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > wrk_src_mat_data_stream_1_V_full_n;
    sc_signal< sc_lv<8> > wrk_src_mat_data_stream_1_V_dout;
    sc_signal< sc_logic > wrk_src_mat_data_stream_1_V_empty_n;
    sc_signal< sc_logic > wrk_src_mat_data_stream_2_V_full_n;
    sc_signal< sc_lv<8> > wrk_src_mat_data_stream_2_V_dout;
    sc_signal< sc_logic > wrk_src_mat_data_stream_2_V_empty_n;
    sc_signal< sc_logic > wrk_dst_mat_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > wrk_dst_mat_data_stream_0_V_dout;
    sc_signal< sc_logic > wrk_dst_mat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > wrk_dst_mat_data_stream_1_V_full_n;
    sc_signal< sc_lv<8> > wrk_dst_mat_data_stream_1_V_dout;
    sc_signal< sc_logic > wrk_dst_mat_data_stream_1_V_empty_n;
    sc_signal< sc_logic > wrk_dst_mat_data_stream_2_V_full_n;
    sc_signal< sc_lv<8> > wrk_dst_mat_data_stream_2_V_dout;
    sc_signal< sc_logic > wrk_dst_mat_data_stream_2_V_empty_n;
    sc_signal< sc_logic > dst_chs_0_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > dst_chs_0_data_stream_0_V_dout;
    sc_signal< sc_logic > dst_chs_0_data_stream_0_V_empty_n;
    sc_signal< sc_logic > dst_chs_1_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > dst_chs_1_data_stream_0_V_dout;
    sc_signal< sc_logic > dst_chs_1_data_stream_0_V_empty_n;
    sc_signal< sc_logic > dst_chs_2_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > dst_chs_2_data_stream_0_V_dout;
    sc_signal< sc_logic > dst_chs_2_data_stream_0_V_empty_n;
    sc_signal< sc_logic > fin_mat_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > fin_mat_data_stream_0_V_dout;
    sc_signal< sc_logic > fin_mat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > fin_mat_data_stream_1_V_full_n;
    sc_signal< sc_lv<8> > fin_mat_data_stream_1_V_dout;
    sc_signal< sc_logic > fin_mat_data_stream_1_V_empty_n;
    sc_signal< sc_logic > fin_mat_data_stream_2_V_full_n;
    sc_signal< sc_lv<8> > fin_mat_data_stream_2_V_dout;
    sc_signal< sc_logic > fin_mat_data_stream_2_V_empty_n;
    sc_signal< sc_logic > fin_mat_data_stream_3_V_full_n;
    sc_signal< sc_lv<8> > fin_mat_data_stream_3_V_dout;
    sc_signal< sc_logic > fin_mat_data_stream_3_V_empty_n;
    sc_signal< sc_logic > dst_mat_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > dst_mat_data_stream_0_V_dout;
    sc_signal< sc_logic > dst_mat_data_stream_0_V_empty_n;
    sc_signal< sc_logic > dst_mat_data_stream_1_V_full_n;
    sc_signal< sc_lv<8> > dst_mat_data_stream_1_V_dout;
    sc_signal< sc_logic > dst_mat_data_stream_1_V_empty_n;
    sc_signal< sc_logic > dst_mat_data_stream_2_V_full_n;
    sc_signal< sc_lv<8> > dst_mat_data_stream_2_V_dout;
    sc_signal< sc_logic > dst_mat_data_stream_2_V_empty_n;
    sc_signal< sc_logic > dst_mat_data_stream_3_V_full_n;
    sc_signal< sc_lv<8> > dst_mat_data_stream_3_V_dout;
    sc_signal< sc_logic > dst_mat_data_stream_3_V_empty_n;
    sc_signal< sc_logic > dst_mat_rows_V_channel63_full_n;
    sc_signal< sc_lv<10> > dst_mat_rows_V_channel63_dout;
    sc_signal< sc_logic > dst_mat_rows_V_channel63_empty_n;
    sc_signal< sc_logic > dst_mat_cols_V_channel64_full_n;
    sc_signal< sc_lv<11> > dst_mat_cols_V_channel64_dout;
    sc_signal< sc_logic > dst_mat_cols_V_channel64_empty_n;
    sc_signal< sc_logic > ap_sig_hs_done;
    sc_signal< sc_logic > ap_sig_hs_ready;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_0;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_hs_continue();
    void thread_ap_sig_hs_done();
    void thread_ap_sig_hs_ready();
    void thread_dst_axi_TDATA();
    void thread_dst_axi_TDEST();
    void thread_dst_axi_TID();
    void thread_dst_axi_TKEEP();
    void thread_dst_axi_TLAST();
    void thread_dst_axi_TSTRB();
    void thread_dst_axi_TUSER();
    void thread_dst_axi_TVALID();
    void thread_filt_AXIvideo2Mat_U0_ap_continue();
    void thread_filt_AXIvideo2Mat_U0_ap_start();
    void thread_filt_AddS_U0_ap_continue();
    void thread_filt_Block_codeRepl42_proc_U0_ap_continue();
    void thread_filt_Block_codeRepl42_proc_U0_ap_start();
    void thread_filt_Mat2AXIvideo_U0_ap_continue();
    void thread_filt_Merge_240_320_0_4096_U0_ap_continue();
    void thread_filt_Merge_240_320_0_6144_U0_ap_continue();
    void thread_filt_Resize_U0_ap_continue();
    void thread_filt_Split_240_320_4096_0_U0_ap_continue();
    void thread_filt_Split_240_320_6144_0_U0_ap_continue();
    void thread_src_axi_TREADY();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
