VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2023-11-16T17:20:44
Compiler: GNU 11.4.0 on Linux-6.2.0-36-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/xiaokewan/Software/vtr-verilog-to-routing-master/vpr/vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /home/xiaokewan/Documents/GNL-Netlist-Generator/rent_sweep/norm_rent_sweep//rent_exp_0.79.blif


Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: rent_exp_0.79

# Loading Architecture Description
# Loading Architecture Description took 0.35 seconds (max_rss 80.1 MiB, delta_rss +65.1 MiB)

Timing analysis: ON
Circuit netlist file: rent_exp_0.79.net
Circuit placement file: rent_exp_0.79.place
Circuit routing file: rent_exp_0.79.route
Circuit SDC file: rent_exp_0.79.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 3.57 seconds (max_rss 954.1 MiB, delta_rss +874.0 MiB)
Circuit file: /home/xiaokewan/Documents/GNL-Netlist-Generator/rent_sweep/norm_rent_sweep//rent_exp_0.79.blif
# Load circuit
# Load circuit took 0.04 seconds (max_rss 955.0 MiB, delta_rss +1.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 955.0 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 955.2 MiB, delta_rss +0.2 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 955.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 15047
    .input :    3036
    .latch :    1710
    .output:    1301
    6-LUT  :    9000
  Nets  : 13746
    Avg Fanout:     1.7
    Max Fanout:  1710.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 37467
  Timing Graph Edges: 46141
  Timing Graph Levels: 84
# Build Timing Graph took 0.02 seconds (max_rss 957.5 MiB, delta_rss +2.2 MiB)
Netlist contains 1 clocks
  Netlist Clock 'pclk' Fanout: 1710 pins (4.6%), 1710 blocks (11.4%)
# Load Timing Constraints

SDC file 'rent_exp_0.79.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'pclk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'pclk' Source: 'pclk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 957.5 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/home/xiaokewan/Documents/GNL-Netlist-Generator/rent_sweep/norm_rent_sweep//rent_exp_0.79.blif'.

After removing unused inputs...
	total blocks: 15047, total nets: 13746, total inputs: 3036, total outputs: 1301
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   601/15047     3%                           23    12 x 9     
  1202/15047     7%                           45    14 x 10    
  1803/15047    11%                           67    16 x 12    
  2404/15047    15%                           90    17 x 13    
  3005/15047    19%                          113    19 x 14    
  3606/15047    23%                          137    20 x 15    
  4207/15047    27%                          160    21 x 16    
  4808/15047    31%                          184    22 x 16    
  5409/15047    35%                          209    23 x 17    
  6010/15047    39%                          234    24 x 18    
  6611/15047    43%                          260    25 x 19    
  7212/15047    47%                          287    26 x 19    
  7813/15047    51%                          314    27 x 20    
  8414/15047    55%                          341    28 x 21    
  9015/15047    59%                          369    28 x 21    
  9616/15047    63%                          397    30 x 22    
 10217/15047    67%                          426    30 x 22    
 10818/15047    71%                          586    32 x 24    
 11419/15047    75%                         1187   111 x 82    
 12020/15047    79%                         1788   197 x 146   
 12621/15047    83%                         2389   283 x 210   
 13222/15047    87%                         2990   369 x 273   
 13823/15047    91%                         3591   456 x 338   
 14424/15047    95%                         4192   542 x 401   
 15025/15047    99%                         4793   628 x 465   
Incr Slack updates 1 in 0.000420077 sec
Full Max Req/Worst Slack updates 1 in 2.8243e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0005288 sec
FPGA sized to 632 x 468 (auto)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 1.00 Type: io
	Block Utilization: 0.00 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io       4337                               0.299977                     0.700023   
       PLL          0                                      0                            0   
       LAB        479                                24.8413                      15.8038   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 3140 out of 13746 nets, 10606 nets not absorbed.

Netlist conversion complete.

# Packing took 656.76 seconds (max_rss 1087.0 MiB, delta_rss +129.6 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'rent_exp_0.79.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.415721 seconds).
Warning 3: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.45 seconds (max_rss 1125.1 MiB, delta_rss +38.1 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 4337
   pad       : 4337
    inpad    : 3036
    outpad   : 1301
  LAB        : 479
   alm       : 4513
    lut      : 9000
     lut6    : 9000
      lut    : 9000
    dff      : 1710
     ff      : 1710

# Create Device
## Build Device Grid
FPGA sized to 632 x 468: 295776 grid tiles (auto)

Resource usage...
	Netlist
		4337	blocks of type: io
	Architecture
		4344	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		479	blocks of type: LAB
	Architecture
		266336	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		1856	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		11136	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		812	blocks of type: M144K

Device Utilization: 0.01 (target 1.00)
	Physical Tile io:
	Block Utilization: 1.00 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.00 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K
	Physical Tile M144K:
	Block Utilization: 0.00 Logical Block: M144K

FPGA size limited by block type(s): io

## Build Device Grid took 3.94 seconds (max_rss 1125.3 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:38979428
OPIN->CHANX/CHANY edge count before creating direct connections: 77171248
OPIN->CHANX/CHANY edge count after creating direct connections: 89116860
CHAN->CHAN type edge count:219610696
## Build routing resource graph took 172.09 seconds (max_rss 15485.8 MiB, delta_rss +14360.5 MiB)
  RR Graph Nodes: 58180636
  RR Graph Edges: 347706984
# Create Device took 181.86 seconds (max_rss 15485.8 MiB, delta_rss +14360.5 MiB)

# Computing router lookahead map
## Computing wire lookahead
