Figures 5.30 and 5.31 show a block diagram of a DCSK modulator and a typical DCSK signal corresponding
to the binary sequence 1100. In this example, the chaotic signal is produced by an analog phase-locked loop
(APLL) and the bit duration is 20 ms.