$date
	Fri Jun 14 14:14:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_tb $end
$var wire 8 ! dout [7:0] $end
$var reg 5 " addr [4:0] $end
$var reg 1 # clk $end
$var reg 8 $ din [7:0] $end
$var reg 1 % wen $end
$var integer 32 & test_idx [31:0] $end
$scope module UUT $end
$var wire 5 ' addr_i [4:0] $end
$var wire 1 # clk_i $end
$var wire 8 ( din_i [7:0] $end
$var wire 8 ) dout_o [7:0] $end
$var wire 1 % wen_i $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 )
b0 (
b0 '
b0 &
0%
b0 $
1#
b0 "
b11 !
$end
#5
0#
#10
1#
b10 !
b10 )
b1 "
b1 '
b111 $
b111 (
b1 &
#15
0#
#20
b111 !
b111 )
1#
1%
b10 &
#25
0#
#30
1#
b1000 $
b1000 (
0%
b100 !
b100 )
b10 "
b10 '
b11 &
#35
0#
#40
b1000 !
b1000 )
1#
1%
b100 &
#45
0#
#50
1#
0%
b101 &
#55
0#
#60
1#
b111 !
b111 )
b1 "
b1 '
b110 &
#65
0#
#70
1#
b11 !
b11 )
b0 "
b0 '
b111 &
#75
0#
#80
1#
b1000 &
