Source Block: hdl/library/axi_dacfifo/axi_dacfifo_wr.v@234:254@HdlStmProcess
    end
  endfunction

  // write address generation for the asymetric memory

  always @(posedge dma_clk) begin
    if (dma_rst == 1'b1) begin
      dma_mem_waddr <= 8'h0;
      dma_mem_waddr_g <= 8'h0;
    end else begin
      if ((dma_ready == 1'b1) && (dma_valid == 1'b1)) begin
        dma_mem_waddr <= dma_mem_waddr + 1;
      end
      dma_mem_waddr_g <= b2g(dma_mem_waddr);
    end
  end

  assign dma_mem_addr_diff_s = {1'b1, dma_mem_waddr} - dma_mem_raddr_s;
  assign dma_mem_raddr_s = (MEM_RATIO == 1) ?  dma_mem_raddr :
                           (MEM_RATIO == 2) ? {dma_mem_raddr, 1'b0} :
                           (MEM_RATIO == 4) ? {dma_mem_raddr, 2'b0} :

Diff Content:
- 240     if (dma_rst == 1'b1) begin
+ 240     if (dma_rst_s == 1'b1) begin

Clone Blocks:
