Flow report for and_gate
Fri Mar 10 16:15:32 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+------------------------------------+------------------------------------------+
; Flow Status                        ; Successful - Fri Mar 10 16:15:32 2017    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; and_gate                                 ;
; Top-level Entity Name              ; andgate                                  ;
; Family                             ; Cyclone II                               ;
; Device                             ; EP2C35F672C6                             ;
; Timing Models                      ; Final                                    ;
; Met timing requirements            ; Yes                                      ;
; Total logic elements               ; 1 / 33,216 ( < 1 % )                     ;
;     Total combinational functions  ; 1 / 33,216 ( < 1 % )                     ;
;     Dedicated logic registers      ; 0 / 33,216 ( 0 % )                       ;
; Total registers                    ; 0                                        ;
; Total pins                         ; 3 / 475 ( < 1 % )                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0 / 483,840 ( 0 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                           ;
; Total PLLs                         ; 0 / 4 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/10/2017 16:14:47 ;
; Main task         ; Compilation         ;
; Revision Name     ; and_gate            ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                    ;
+--------------------------------------+-----------------------------------------------+---------------+-------------+----------------+
; Assignment Name                      ; Value                                         ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------+-----------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                ; 143647489152513.148913368720088               ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME             ; and_gate                                      ; --            ; --          ; and_gate_tb    ;
; EDA_DESIGN_INSTANCE_NAME             ; andgate                                       ; --            ; --          ; andgate_tb     ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; andgate_tb                                    ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                                   ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)                     ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                               ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                  ; and_gate_tb.v                                 ; --            ; --          ; and_gate_tb    ;
; EDA_TEST_BENCH_FILE                  ; andgate_tb.v                                  ; --            ; --          ; andgate_tb     ;
; EDA_TEST_BENCH_MODULE_NAME           ; and_gate_tb                                   ; --            ; --          ; and_gate_tb    ;
; EDA_TEST_BENCH_MODULE_NAME           ; andgate_tb                                    ; --            ; --          ; andgate_tb     ;
; EDA_TEST_BENCH_NAME                  ; and_gate_tb                                   ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; andgate_tb                                    ; --            ; --          ; eda_simulation ;
; EDA_TIME_SCALE                       ; 1 ps                                          ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                            ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                             ; --            ; --          ; --             ;
; MISC_FILE                            ; D:/ZXOPEN2017/DE2/class/and_gate/and_gate.dpf ; --            ; --          ; --             ;
; PARTITION_COLOR                      ; 16764057                                      ; --            ; andgate     ; Top            ;
; PARTITION_NETLIST_TYPE               ; SOURCE                                        ; --            ; andgate     ; Top            ;
; TOP_LEVEL_ENTITY                     ; andgate                                       ; and_gate      ; --          ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS   ; Off                                           ; --            ; --          ; eda_blast_fpga ;
+--------------------------------------+-----------------------------------------------+---------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:03     ; 1.0                     ; 241 MB              ; 00:00:01                           ;
; Fitter                  ; 00:00:18     ; 1.0                     ; 332 MB              ; 00:00:12                           ;
; Assembler               ; 00:00:12     ; 1.0                     ; 287 MB              ; 00:00:08                           ;
; Classic Timing Analyzer ; 00:00:01     ; 1.0                     ; 195 MB              ; 00:00:00                           ;
; EDA Netlist Writer      ; 00:00:02     ; 1.0                     ; 183 MB              ; 00:00:01                           ;
; Total                   ; 00:00:36     ; --                      ; --                  ; 00:00:22                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                          ;
+-------------------------+------------------+---------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+-------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis    ; PC201604         ; Windows Vista ; 6.2        ; x86_64         ;
; Fitter                  ; PC201604         ; Windows Vista ; 6.2        ; x86_64         ;
; Assembler               ; PC201604         ; Windows Vista ; 6.2        ; x86_64         ;
; Classic Timing Analyzer ; PC201604         ; Windows Vista ; 6.2        ; x86_64         ;
; EDA Netlist Writer      ; PC201604         ; Windows Vista ; 6.2        ; x86_64         ;
+-------------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off and_gate -c and_gate
quartus_fit --read_settings_files=off --write_settings_files=off and_gate -c and_gate
quartus_asm --read_settings_files=off --write_settings_files=off and_gate -c and_gate
quartus_tan --read_settings_files=off --write_settings_files=off and_gate -c and_gate --timing_analysis_only
quartus_eda --read_settings_files=off --write_settings_files=off and_gate -c and_gate



