
**------------------------------------------------
** Main
**------------------------------------------------

*if models[15:0]
*  set_vsrc(src=vtrig v=1 t=1`n)
*  wait(t=10)
*endif

*----------

`perform(task=powerup)

**------------------------------------------------
** Supply and References     (7:0,   0000_0000_0000_00ff)
**------------------------------------------------

`simcase(bit=5  task=sup_hssw_switch)
`simcase(bit=6  task=sup_hssw_uspulse)
`simcase(bit=7  task=sup_hssw_short2gnd)
`simcase(bit=8  task=sup_hssw_short2vbat)

**------------------------------------------------
**------------------------------------------------

