
v1.0.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000102  00800100  00001d20  00001db4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001d20  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000ef  00800202  00800202  00001eb6  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001eb6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001f14  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001f8  00000000  00000000  00001f54  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002a6d  00000000  00000000  0000214c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000f4c  00000000  00000000  00004bb9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002140  00000000  00000000  00005b05  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000005dc  00000000  00000000  00007c48  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00009df5  00000000  00000000  00008224  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001d7d  00000000  00000000  00012019  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001a8  00000000  00000000  00013d96  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000428b  00000000  00000000  00013f3e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	83 c1       	rjmp	.+774    	; 0x308 <__ctors_end>
       2:	00 00       	nop
       4:	9d c1       	rjmp	.+826    	; 0x340 <__bad_interrupt>
       6:	00 00       	nop
       8:	9b c1       	rjmp	.+822    	; 0x340 <__bad_interrupt>
       a:	00 00       	nop
       c:	99 c1       	rjmp	.+818    	; 0x340 <__bad_interrupt>
       e:	00 00       	nop
      10:	97 c1       	rjmp	.+814    	; 0x340 <__bad_interrupt>
      12:	00 00       	nop
      14:	95 c1       	rjmp	.+810    	; 0x340 <__bad_interrupt>
      16:	00 00       	nop
      18:	93 c1       	rjmp	.+806    	; 0x340 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	91 c1       	rjmp	.+802    	; 0x340 <__bad_interrupt>
      1e:	00 00       	nop
      20:	8f c1       	rjmp	.+798    	; 0x340 <__bad_interrupt>
      22:	00 00       	nop
      24:	8d c1       	rjmp	.+794    	; 0x340 <__bad_interrupt>
      26:	00 00       	nop
      28:	8b c1       	rjmp	.+790    	; 0x340 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	89 c1       	rjmp	.+786    	; 0x340 <__bad_interrupt>
      2e:	00 00       	nop
      30:	87 c1       	rjmp	.+782    	; 0x340 <__bad_interrupt>
      32:	00 00       	nop
      34:	85 c1       	rjmp	.+778    	; 0x340 <__bad_interrupt>
      36:	00 00       	nop
      38:	83 c1       	rjmp	.+774    	; 0x340 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	81 c1       	rjmp	.+770    	; 0x340 <__bad_interrupt>
      3e:	00 00       	nop
      40:	b5 c6       	rjmp	.+3434   	; 0xdac <__vector_16>
      42:	00 00       	nop
      44:	7d c1       	rjmp	.+762    	; 0x340 <__bad_interrupt>
      46:	00 00       	nop
      48:	7b c1       	rjmp	.+758    	; 0x340 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	79 c1       	rjmp	.+754    	; 0x340 <__bad_interrupt>
      4e:	00 00       	nop
      50:	c9 c6       	rjmp	.+3474   	; 0xde4 <__vector_20>
      52:	00 00       	nop
      54:	75 c1       	rjmp	.+746    	; 0x340 <__bad_interrupt>
      56:	00 00       	nop
      58:	73 c1       	rjmp	.+742    	; 0x340 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	71 c1       	rjmp	.+738    	; 0x340 <__bad_interrupt>
      5e:	00 00       	nop
      60:	6f c1       	rjmp	.+734    	; 0x340 <__bad_interrupt>
      62:	00 00       	nop
      64:	6d c1       	rjmp	.+730    	; 0x340 <__bad_interrupt>
      66:	00 00       	nop
      68:	67 c5       	rjmp	.+2766   	; 0xb38 <__vector_26>
      6a:	00 00       	nop
      6c:	69 c1       	rjmp	.+722    	; 0x340 <__bad_interrupt>
      6e:	00 00       	nop
      70:	67 c1       	rjmp	.+718    	; 0x340 <__bad_interrupt>
      72:	00 00       	nop
      74:	65 c1       	rjmp	.+714    	; 0x340 <__bad_interrupt>
      76:	00 00       	nop
      78:	63 c1       	rjmp	.+710    	; 0x340 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	85 06       	cpc	r8, r21
      7e:	88 06       	cpc	r8, r24
      80:	88 06       	cpc	r8, r24
      82:	88 06       	cpc	r8, r24
      84:	88 06       	cpc	r8, r24
      86:	88 06       	cpc	r8, r24
      88:	88 06       	cpc	r8, r24
      8a:	88 06       	cpc	r8, r24
      8c:	bb 05       	cpc	r27, r11
      8e:	88 06       	cpc	r8, r24
      90:	88 06       	cpc	r8, r24
      92:	88 06       	cpc	r8, r24
      94:	88 06       	cpc	r8, r24
      96:	88 06       	cpc	r8, r24
      98:	88 06       	cpc	r8, r24
      9a:	88 06       	cpc	r8, r24
      9c:	bb 05       	cpc	r27, r11
      9e:	88 06       	cpc	r8, r24
      a0:	88 06       	cpc	r8, r24
      a2:	88 06       	cpc	r8, r24
      a4:	88 06       	cpc	r8, r24
      a6:	88 06       	cpc	r8, r24
      a8:	88 06       	cpc	r8, r24
      aa:	88 06       	cpc	r8, r24
      ac:	c3 05       	cpc	r28, r3
      ae:	88 06       	cpc	r8, r24
      b0:	88 06       	cpc	r8, r24
      b2:	88 06       	cpc	r8, r24
      b4:	88 06       	cpc	r8, r24
      b6:	88 06       	cpc	r8, r24
      b8:	88 06       	cpc	r8, r24
      ba:	88 06       	cpc	r8, r24
      bc:	db 05       	cpc	r29, r11
      be:	88 06       	cpc	r8, r24
      c0:	88 06       	cpc	r8, r24
      c2:	88 06       	cpc	r8, r24
      c4:	88 06       	cpc	r8, r24
      c6:	88 06       	cpc	r8, r24
      c8:	88 06       	cpc	r8, r24
      ca:	88 06       	cpc	r8, r24
      cc:	c3 05       	cpc	r28, r3
      ce:	88 06       	cpc	r8, r24
      d0:	88 06       	cpc	r8, r24
      d2:	88 06       	cpc	r8, r24
      d4:	88 06       	cpc	r8, r24
      d6:	88 06       	cpc	r8, r24
      d8:	88 06       	cpc	r8, r24
      da:	88 06       	cpc	r8, r24
      dc:	e0 05       	cpc	r30, r0
      de:	88 06       	cpc	r8, r24
      e0:	88 06       	cpc	r8, r24
      e2:	88 06       	cpc	r8, r24
      e4:	88 06       	cpc	r8, r24
      e6:	88 06       	cpc	r8, r24
      e8:	88 06       	cpc	r8, r24
      ea:	88 06       	cpc	r8, r24
      ec:	e5 05       	cpc	r30, r5
      ee:	88 06       	cpc	r8, r24
      f0:	88 06       	cpc	r8, r24
      f2:	88 06       	cpc	r8, r24
      f4:	88 06       	cpc	r8, r24
      f6:	88 06       	cpc	r8, r24
      f8:	88 06       	cpc	r8, r24
      fa:	88 06       	cpc	r8, r24
      fc:	f6 05       	cpc	r31, r6
      fe:	88 06       	cpc	r8, r24
     100:	88 06       	cpc	r8, r24
     102:	88 06       	cpc	r8, r24
     104:	88 06       	cpc	r8, r24
     106:	88 06       	cpc	r8, r24
     108:	88 06       	cpc	r8, r24
     10a:	88 06       	cpc	r8, r24
     10c:	10 06       	cpc	r1, r16
     10e:	88 06       	cpc	r8, r24
     110:	88 06       	cpc	r8, r24
     112:	88 06       	cpc	r8, r24
     114:	88 06       	cpc	r8, r24
     116:	88 06       	cpc	r8, r24
     118:	88 06       	cpc	r8, r24
     11a:	88 06       	cpc	r8, r24
     11c:	ea 05       	cpc	r30, r10
     11e:	88 06       	cpc	r8, r24
     120:	88 06       	cpc	r8, r24
     122:	88 06       	cpc	r8, r24
     124:	88 06       	cpc	r8, r24
     126:	88 06       	cpc	r8, r24
     128:	88 06       	cpc	r8, r24
     12a:	88 06       	cpc	r8, r24
     12c:	04 06       	cpc	r0, r20
     12e:	88 06       	cpc	r8, r24
     130:	88 06       	cpc	r8, r24
     132:	88 06       	cpc	r8, r24
     134:	88 06       	cpc	r8, r24
     136:	88 06       	cpc	r8, r24
     138:	88 06       	cpc	r8, r24
     13a:	88 06       	cpc	r8, r24
     13c:	12 06       	cpc	r1, r18
     13e:	88 06       	cpc	r8, r24
     140:	88 06       	cpc	r8, r24
     142:	88 06       	cpc	r8, r24
     144:	88 06       	cpc	r8, r24
     146:	88 06       	cpc	r8, r24
     148:	88 06       	cpc	r8, r24
     14a:	88 06       	cpc	r8, r24
     14c:	12 06       	cpc	r1, r18
     14e:	88 06       	cpc	r8, r24
     150:	88 06       	cpc	r8, r24
     152:	88 06       	cpc	r8, r24
     154:	88 06       	cpc	r8, r24
     156:	88 06       	cpc	r8, r24
     158:	88 06       	cpc	r8, r24
     15a:	88 06       	cpc	r8, r24
     15c:	12 06       	cpc	r1, r18
     15e:	88 06       	cpc	r8, r24
     160:	88 06       	cpc	r8, r24
     162:	88 06       	cpc	r8, r24
     164:	88 06       	cpc	r8, r24
     166:	88 06       	cpc	r8, r24
     168:	88 06       	cpc	r8, r24
     16a:	88 06       	cpc	r8, r24
     16c:	12 06       	cpc	r1, r18
     16e:	88 06       	cpc	r8, r24
     170:	88 06       	cpc	r8, r24
     172:	88 06       	cpc	r8, r24
     174:	88 06       	cpc	r8, r24
     176:	88 06       	cpc	r8, r24
     178:	88 06       	cpc	r8, r24
     17a:	88 06       	cpc	r8, r24
     17c:	1b 06       	cpc	r1, r27
     17e:	88 06       	cpc	r8, r24
     180:	88 06       	cpc	r8, r24
     182:	88 06       	cpc	r8, r24
     184:	88 06       	cpc	r8, r24
     186:	88 06       	cpc	r8, r24
     188:	88 06       	cpc	r8, r24
     18a:	88 06       	cpc	r8, r24
     18c:	4c 06       	cpc	r4, r28
     18e:	88 06       	cpc	r8, r24
     190:	88 06       	cpc	r8, r24
     192:	88 06       	cpc	r8, r24
     194:	88 06       	cpc	r8, r24
     196:	88 06       	cpc	r8, r24
     198:	88 06       	cpc	r8, r24
     19a:	88 06       	cpc	r8, r24
     19c:	1b 06       	cpc	r1, r27
     19e:	88 06       	cpc	r8, r24
     1a0:	88 06       	cpc	r8, r24
     1a2:	88 06       	cpc	r8, r24
     1a4:	88 06       	cpc	r8, r24
     1a6:	88 06       	cpc	r8, r24
     1a8:	88 06       	cpc	r8, r24
     1aa:	88 06       	cpc	r8, r24
     1ac:	4c 06       	cpc	r4, r28
     1ae:	88 06       	cpc	r8, r24
     1b0:	88 06       	cpc	r8, r24
     1b2:	88 06       	cpc	r8, r24
     1b4:	88 06       	cpc	r8, r24
     1b6:	88 06       	cpc	r8, r24
     1b8:	88 06       	cpc	r8, r24
     1ba:	88 06       	cpc	r8, r24
     1bc:	33 06       	cpc	r3, r19
     1be:	88 06       	cpc	r8, r24
     1c0:	88 06       	cpc	r8, r24
     1c2:	88 06       	cpc	r8, r24
     1c4:	88 06       	cpc	r8, r24
     1c6:	88 06       	cpc	r8, r24
     1c8:	88 06       	cpc	r8, r24
     1ca:	88 06       	cpc	r8, r24
     1cc:	50 06       	cpc	r5, r16
     1ce:	88 06       	cpc	r8, r24
     1d0:	88 06       	cpc	r8, r24
     1d2:	88 06       	cpc	r8, r24
     1d4:	88 06       	cpc	r8, r24
     1d6:	88 06       	cpc	r8, r24
     1d8:	88 06       	cpc	r8, r24
     1da:	88 06       	cpc	r8, r24
     1dc:	50 06       	cpc	r5, r16
     1de:	88 06       	cpc	r8, r24
     1e0:	88 06       	cpc	r8, r24
     1e2:	88 06       	cpc	r8, r24
     1e4:	88 06       	cpc	r8, r24
     1e6:	88 06       	cpc	r8, r24
     1e8:	88 06       	cpc	r8, r24
     1ea:	88 06       	cpc	r8, r24
     1ec:	65 06       	cpc	r6, r21
     1ee:	88 06       	cpc	r8, r24
     1f0:	88 06       	cpc	r8, r24
     1f2:	88 06       	cpc	r8, r24
     1f4:	88 06       	cpc	r8, r24
     1f6:	88 06       	cpc	r8, r24
     1f8:	88 06       	cpc	r8, r24
     1fa:	88 06       	cpc	r8, r24
     1fc:	7f 06       	cpc	r7, r31
     1fe:	88 06       	cpc	r8, r24
     200:	88 06       	cpc	r8, r24
     202:	88 06       	cpc	r8, r24
     204:	88 06       	cpc	r8, r24
     206:	88 06       	cpc	r8, r24
     208:	88 06       	cpc	r8, r24
     20a:	88 06       	cpc	r8, r24
     20c:	7f 06       	cpc	r7, r31

0000020e <__trampolines_end>:
     20e:	00 40       	sbci	r16, 0x00	; 0
     210:	7a 10       	cpse	r7, r10
     212:	f3 5a       	subi	r31, 0xA3	; 163
     214:	00 a0       	ldd	r0, Z+32	; 0x20
     216:	72 4e       	sbci	r23, 0xE2	; 226
     218:	18 09       	sbc	r17, r8
     21a:	00 10       	cpse	r0, r0
     21c:	a5 d4       	rcall	.+2378   	; 0xb68 <__vector_26+0x30>
     21e:	e8 00       	.word	0x00e8	; ????
     220:	00 e8       	ldi	r16, 0x80	; 128
     222:	76 48       	sbci	r23, 0x86	; 134
     224:	17 00       	.word	0x0017	; ????
     226:	00 e4       	ldi	r16, 0x40	; 64
     228:	0b 54       	subi	r16, 0x4B	; 75
     22a:	02 00       	.word	0x0002	; ????
     22c:	00 ca       	rjmp	.-3072   	; 0xfffff62e <__eeprom_end+0xff7ef62e>
     22e:	9a 3b       	cpi	r25, 0xBA	; 186
     230:	00 00       	nop
     232:	00 e1       	ldi	r16, 0x10	; 16
     234:	f5 05       	cpc	r31, r5
     236:	00 00       	nop
     238:	80 96       	adiw	r24, 0x20	; 32
     23a:	98 00       	.word	0x0098	; ????
     23c:	00 00       	nop
     23e:	40 42       	sbci	r20, 0x20	; 32
     240:	0f 00       	.word	0x000f	; ????
     242:	00 00       	nop
     244:	a0 86       	std	Z+8, r10	; 0x08
     246:	01 00       	.word	0x0001	; ????
     248:	00 00       	nop
     24a:	10 27       	eor	r17, r16
     24c:	00 00       	nop
     24e:	00 00       	nop
     250:	e8 03       	fmulsu	r22, r16
     252:	00 00       	nop
     254:	00 00       	nop
     256:	64 00       	.word	0x0064	; ????
     258:	00 00       	nop
     25a:	00 00       	nop
     25c:	0a 00       	.word	0x000a	; ????
     25e:	00 00       	nop
     260:	00 00       	nop
     262:	01 00       	.word	0x0001	; ????
     264:	00 00       	nop
     266:	00 00       	nop
     268:	2c 76       	andi	r18, 0x6C	; 108
     26a:	d8 88       	ldd	r13, Y+16	; 0x10
     26c:	dc 67       	ori	r29, 0x7C	; 124
     26e:	4f 08       	sbc	r4, r15
     270:	23 df       	rcall	.-442    	; 0xb8 <__SREG__+0x79>
     272:	c1 df       	rcall	.-126    	; 0x1f6 <__SREG__+0x1b7>
     274:	ae 59       	subi	r26, 0x9E	; 158
     276:	e1 b1       	in	r30, 0x01	; 1
     278:	b7 96       	adiw	r30, 0x27	; 39
     27a:	e5 e3       	ldi	r30, 0x35	; 53
     27c:	e4 53       	subi	r30, 0x34	; 52
     27e:	c6 3a       	cpi	r28, 0xA6	; 166
     280:	e6 51       	subi	r30, 0x16	; 22
     282:	99 76       	andi	r25, 0x69	; 105
     284:	96 e8       	ldi	r25, 0x86	; 134
     286:	e6 c2       	rjmp	.+1484   	; 0x854 <mfrc522_request+0x38>
     288:	84 26       	eor	r8, r20
     28a:	eb 89       	ldd	r30, Y+19	; 0x13
     28c:	8c 9b       	sbis	0x11, 4	; 17
     28e:	62 ed       	ldi	r22, 0xD2	; 210
     290:	40 7c       	andi	r20, 0xC0	; 192
     292:	6f fc       	.word	0xfc6f	; ????
     294:	ef bc       	out	0x2f, r14	; 47
     296:	9c 9f       	mul	r25, r28
     298:	40 f2       	brcs	.-112    	; 0x22a <__trampolines_end+0x1c>
     29a:	ba a5       	ldd	r27, Y+42	; 0x2a
     29c:	6f a5       	ldd	r22, Y+47	; 0x2f
     29e:	f4 90       	lpm	r15, Z
     2a0:	05 5a       	subi	r16, 0xA5	; 165
     2a2:	2a f7       	brpl	.-54     	; 0x26e <__trampolines_end+0x60>
     2a4:	5c 93       	st	X, r21
     2a6:	6b 6c       	ori	r22, 0xCB	; 203
     2a8:	f9 67       	ori	r31, 0x79	; 121
     2aa:	6d c1       	rjmp	.+730    	; 0x586 <mfrc522_write>
     2ac:	1b fc       	.word	0xfc1b	; ????
     2ae:	e0 e4       	ldi	r30, 0x40	; 64
     2b0:	0d 47       	sbci	r16, 0x7D	; 125
     2b2:	fe f5       	brtc	.+126    	; 0x332 <.do_clear_bss_loop>
     2b4:	20 e6       	ldi	r18, 0x60	; 96
     2b6:	b5 00       	.word	0x00b5	; ????
     2b8:	d0 ed       	ldi	r29, 0xD0	; 208
     2ba:	90 2e       	mov	r9, r16
     2bc:	03 00       	.word	0x0003	; ????
     2be:	94 35       	cpi	r25, 0x54	; 84
     2c0:	77 05       	cpc	r23, r7
     2c2:	00 80       	ld	r0, Z
     2c4:	84 1e       	adc	r8, r20
     2c6:	08 00       	.word	0x0008	; ????
     2c8:	00 20       	and	r0, r0
     2ca:	4e 0a       	sbc	r4, r30
     2cc:	00 00       	nop
     2ce:	00 c8       	rjmp	.-4096   	; 0xfffff2d0 <__eeprom_end+0xff7ef2d0>
     2d0:	0c 33       	cpi	r16, 0x3C	; 60
     2d2:	33 33       	cpi	r19, 0x33	; 51
     2d4:	33 0f       	add	r19, r19
     2d6:	98 6e       	ori	r25, 0xE8	; 232
     2d8:	12 83       	std	Z+2, r17	; 0x02
     2da:	11 41       	sbci	r17, 0x11	; 17
     2dc:	ef 8d       	ldd	r30, Y+31	; 0x1f
     2de:	21 14       	cp	r2, r1
     2e0:	89 3b       	cpi	r24, 0xB9	; 185
     2e2:	e6 55       	subi	r30, 0x56	; 86
     2e4:	16 cf       	rjmp	.-468    	; 0x112 <__SREG__+0xd3>
     2e6:	fe e6       	ldi	r31, 0x6E	; 110
     2e8:	db 18       	sub	r13, r11
     2ea:	d1 84       	ldd	r13, Z+9	; 0x09
     2ec:	4b 38       	cpi	r20, 0x8B	; 139
     2ee:	1b f7       	brvc	.-58     	; 0x2b6 <__trampolines_end+0xa8>
     2f0:	7c 1d       	adc	r23, r12
     2f2:	90 1d       	adc	r25, r0
     2f4:	a4 bb       	out	0x14, r26	; 20
     2f6:	e4 24       	eor	r14, r4
     2f8:	20 32       	cpi	r18, 0x20	; 32
     2fa:	84 72       	andi	r24, 0x24	; 36
     2fc:	5e 22       	and	r5, r30
     2fe:	81 00       	.word	0x0081	; ????
     300:	c9 f1       	breq	.+114    	; 0x374 <i2c_start+0x32>
     302:	24 ec       	ldi	r18, 0xC4	; 196
     304:	a1 e5       	ldi	r26, 0x51	; 81
     306:	3d 27       	eor	r19, r29

00000308 <__ctors_end>:
     308:	11 24       	eor	r1, r1
     30a:	1f be       	out	0x3f, r1	; 63
     30c:	cf ef       	ldi	r28, 0xFF	; 255
     30e:	d8 e0       	ldi	r29, 0x08	; 8
     310:	de bf       	out	0x3e, r29	; 62
     312:	cd bf       	out	0x3d, r28	; 61

00000314 <__do_copy_data>:
     314:	12 e0       	ldi	r17, 0x02	; 2
     316:	a0 e0       	ldi	r26, 0x00	; 0
     318:	b1 e0       	ldi	r27, 0x01	; 1
     31a:	e0 e2       	ldi	r30, 0x20	; 32
     31c:	fd e1       	ldi	r31, 0x1D	; 29
     31e:	02 c0       	rjmp	.+4      	; 0x324 <__do_copy_data+0x10>
     320:	05 90       	lpm	r0, Z+
     322:	0d 92       	st	X+, r0
     324:	a2 30       	cpi	r26, 0x02	; 2
     326:	b1 07       	cpc	r27, r17
     328:	d9 f7       	brne	.-10     	; 0x320 <__do_copy_data+0xc>

0000032a <__do_clear_bss>:
     32a:	22 e0       	ldi	r18, 0x02	; 2
     32c:	a2 e0       	ldi	r26, 0x02	; 2
     32e:	b2 e0       	ldi	r27, 0x02	; 2
     330:	01 c0       	rjmp	.+2      	; 0x334 <.do_clear_bss_start>

00000332 <.do_clear_bss_loop>:
     332:	1d 92       	st	X+, r1

00000334 <.do_clear_bss_start>:
     334:	a1 3f       	cpi	r26, 0xF1	; 241
     336:	b2 07       	cpc	r27, r18
     338:	e1 f7       	brne	.-8      	; 0x332 <.do_clear_bss_loop>
     33a:	1a d6       	rcall	.+3124   	; 0xf70 <main>
     33c:	0c 94 8e 0e 	jmp	0x1d1c	; 0x1d1c <_exit>

00000340 <__bad_interrupt>:
     340:	5f ce       	rjmp	.-834    	; 0x0 <__vectors>

00000342 <i2c_start>:
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address){
	uint8_t twst;
	
	TWCR= (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);	// Start condition
     342:	94 ea       	ldi	r25, 0xA4	; 164
     344:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	
	while(!(TWCR & (1<<TWINT)));	// (acabar START) - ESPERA ATÉ TWINT==0. Quando TWINT ==0, INICIA O PROXIMO PASSO- TRANMISSÃO DE DADOS
     348:	ec eb       	ldi	r30, 0xBC	; 188
     34a:	f0 e0       	ldi	r31, 0x00	; 0
     34c:	90 81       	ld	r25, Z
     34e:	99 23       	and	r25, r25
     350:	ec f7       	brge	.-6      	; 0x34c <i2c_start+0xa>
	
	twst= TW_STATUS & 0XF8;	// TWI STATUS REGISTER 
     352:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
     356:	98 7f       	andi	r25, 0xF8	; 248
	if((twst != TW_START) && (twst != TW_REP_START))
     358:	98 30       	cpi	r25, 0x08	; 8
     35a:	11 f0       	breq	.+4      	; 0x360 <i2c_start+0x1e>
     35c:	90 31       	cpi	r25, 0x10	; 16
     35e:	a1 f4       	brne	.+40     	; 0x388 <i2c_start+0x46>
		return 1;	// return 1= failed to access device
		
	TWDR=address;
     360:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	TWCR=(1<<TWINT)|(1<<TWEN);
     364:	84 e8       	ldi	r24, 0x84	; 132
     366:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	
	while(!(TWCR & (1<<TWINT)));// espera para que TWINT==0 =>TWINT Flag==1. indica que o endereço foi transmitido com sucesso e o ACK/NACK foi recebido.
     36a:	ec eb       	ldi	r30, 0xBC	; 188
     36c:	f0 e0       	ldi	r31, 0x00	; 0
     36e:	80 81       	ld	r24, Z
     370:	88 23       	and	r24, r24
     372:	ec f7       	brge	.-6      	; 0x36e <i2c_start+0x2c>
	
	twst = TW_STATUS & 0xF8;	// Check value of TWI Status	Register. Mask prescaler bits. If status different from MT_SLA_ACK return 1 = failed to access device
     374:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
     378:	98 7f       	andi	r25, 0xF8	; 248
	if ((twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) 
     37a:	98 31       	cpi	r25, 0x18	; 24
     37c:	39 f0       	breq	.+14     	; 0x38c <i2c_start+0x4a>
	
	while(!(TWCR & (1<<TWINT)));	// (acabar START) - ESPERA ATÉ TWINT==0. Quando TWINT ==0, INICIA O PROXIMO PASSO- TRANMISSÃO DE DADOS
	
	twst= TW_STATUS & 0XF8;	// TWI STATUS REGISTER 
	if((twst != TW_START) && (twst != TW_REP_START))
		return 1;	// return 1= failed to access device
     37e:	81 e0       	ldi	r24, 0x01	; 1
     380:	90 34       	cpi	r25, 0x40	; 64
     382:	29 f4       	brne	.+10     	; 0x38e <i2c_start+0x4c>
     384:	80 e0       	ldi	r24, 0x00	; 0
     386:	08 95       	ret
     388:	81 e0       	ldi	r24, 0x01	; 1
     38a:	08 95       	ret
	while(!(TWCR & (1<<TWINT)));// espera para que TWINT==0 =>TWINT Flag==1. indica que o endereço foi transmitido com sucesso e o ACK/NACK foi recebido.
	
	twst = TW_STATUS & 0xF8;	// Check value of TWI Status	Register. Mask prescaler bits. If status different from MT_SLA_ACK return 1 = failed to access device
	if ((twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) 
		return 1;
	return 0;	
     38c:	80 e0       	ldi	r24, 0x00	; 0
}
     38e:	08 95       	ret

00000390 <i2c_start_wait>:
 If device is busy, use ack polling to wait until device is ready
 
 Input:   address and transfer direction of I2C device
*************************************************************************/

void i2c_start_wait(unsigned char address){
     390:	cf 93       	push	r28
     392:	df 93       	push	r29
	uint8_t   twst;
	while (1){
		TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);		// send START condition
     394:	ec eb       	ldi	r30, 0xBC	; 188
     396:	f0 e0       	ldi	r31, 0x00	; 0
     398:	24 ea       	ldi	r18, 0xA4	; 164
		
		while(!(TWCR & (1<<TWINT)));	// wait until transmission completed
		
		twst = TW_STATUS & 0xF8;		// check value of TWI Status Register. Mask prescaler bits.
     39a:	a9 eb       	ldi	r26, 0xB9	; 185
     39c:	b0 e0       	ldi	r27, 0x00	; 0
		if ( (twst != TW_START) && (twst != TW_REP_START)) 
			continue;
		
		TWDR = address;						// send device address
     39e:	cb eb       	ldi	r28, 0xBB	; 187
     3a0:	d0 e0       	ldi	r29, 0x00	; 0
		TWCR = (1<<TWINT) | (1<<TWEN);
     3a2:	34 e8       	ldi	r19, 0x84	; 132
		
		while(!(TWCR & (1<<TWINT)));		// wail until transmission completed
				
		twst = TW_STATUS & 0xF8;			// check value of TWI Status Register. Mask prescaler bits.
		if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ){	// device busy, send stop condition to terminate write operation //
			TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     3a4:	44 e9       	ldi	r20, 0x94	; 148
*************************************************************************/

void i2c_start_wait(unsigned char address){
	uint8_t   twst;
	while (1){
		TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);		// send START condition
     3a6:	20 83       	st	Z, r18
		
		while(!(TWCR & (1<<TWINT)));	// wait until transmission completed
     3a8:	90 81       	ld	r25, Z
     3aa:	99 23       	and	r25, r25
     3ac:	ec f7       	brge	.-6      	; 0x3a8 <i2c_start_wait+0x18>
		
		twst = TW_STATUS & 0xF8;		// check value of TWI Status Register. Mask prescaler bits.
     3ae:	9c 91       	ld	r25, X
     3b0:	98 7f       	andi	r25, 0xF8	; 248
		if ( (twst != TW_START) && (twst != TW_REP_START)) 
     3b2:	98 30       	cpi	r25, 0x08	; 8
     3b4:	11 f0       	breq	.+4      	; 0x3ba <i2c_start_wait+0x2a>
     3b6:	90 31       	cpi	r25, 0x10	; 16
     3b8:	b1 f7       	brne	.-20     	; 0x3a6 <i2c_start_wait+0x16>
			continue;
		
		TWDR = address;						// send device address
     3ba:	88 83       	st	Y, r24
		TWCR = (1<<TWINT) | (1<<TWEN);
     3bc:	30 83       	st	Z, r19
		
		while(!(TWCR & (1<<TWINT)));		// wail until transmission completed
     3be:	90 81       	ld	r25, Z
     3c0:	99 23       	and	r25, r25
     3c2:	ec f7       	brge	.-6      	; 0x3be <i2c_start_wait+0x2e>
				
		twst = TW_STATUS & 0xF8;			// check value of TWI Status Register. Mask prescaler bits.
     3c4:	9c 91       	ld	r25, X
     3c6:	98 7f       	andi	r25, 0xF8	; 248
		if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ){	// device busy, send stop condition to terminate write operation //
     3c8:	90 32       	cpi	r25, 0x20	; 32
     3ca:	11 f0       	breq	.+4      	; 0x3d0 <i2c_start_wait+0x40>
     3cc:	98 35       	cpi	r25, 0x58	; 88
     3ce:	29 f4       	brne	.+10     	; 0x3da <i2c_start_wait+0x4a>
			TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     3d0:	40 83       	st	Z, r20
			while(TWCR & (1<<TWSTO));// wait until stop condition is executed and bus released
     3d2:	90 81       	ld	r25, Z
     3d4:	94 fd       	sbrc	r25, 4
     3d6:	fd cf       	rjmp	.-6      	; 0x3d2 <i2c_start_wait+0x42>
     3d8:	e6 cf       	rjmp	.-52     	; 0x3a6 <i2c_start_wait+0x16>
			continue;
		}
	break;
	}
}
     3da:	df 91       	pop	r29
     3dc:	cf 91       	pop	r28
     3de:	08 95       	ret

000003e0 <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address){
    
	return i2c_start(address);
     3e0:	b0 cf       	rjmp	.-160    	; 0x342 <i2c_start>
}
     3e2:	08 95       	ret

000003e4 <i2c_stop>:
/*************************************************************************
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void){
    
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);		//send stop condition //	
     3e4:	84 e9       	ldi	r24, 0x94	; 148
     3e6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	while(TWCR & (1<<TWSTO));				// wait until stop condition is executed and bus released
     3ea:	ec eb       	ldi	r30, 0xBC	; 188
     3ec:	f0 e0       	ldi	r31, 0x00	; 0
     3ee:	80 81       	ld	r24, Z
     3f0:	84 fd       	sbrc	r24, 4
     3f2:	fd cf       	rjmp	.-6      	; 0x3ee <i2c_stop+0xa>
}
     3f4:	08 95       	ret

000003f6 <i2c_write>:
            1 write failed
*************************************************************************/
unsigned char i2c_write(unsigned char data){	
    uint8_t   twst;
    
	TWDR = data;						// send data to the previously addressed device
     3f6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	TWCR = (1<<TWINT) | (1<<TWEN);
     3fa:	84 e8       	ldi	r24, 0x84	; 132
     3fc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

	while(!(TWCR & (1<<TWINT)));		// wait until transmission completed
     400:	ec eb       	ldi	r30, 0xBC	; 188
     402:	f0 e0       	ldi	r31, 0x00	; 0
     404:	80 81       	ld	r24, Z
     406:	88 23       	and	r24, r24
     408:	ec f7       	brge	.-6      	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
	
	twst = TW_STATUS & 0xF8;			// check value of TWI Status Register. Mask prescaler bits
     40a:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
     40e:	98 7f       	andi	r25, 0xF8	; 248
     410:	81 e0       	ldi	r24, 0x01	; 1
     412:	98 32       	cpi	r25, 0x28	; 40
     414:	09 f4       	brne	.+2      	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
     416:	80 e0       	ldi	r24, 0x00	; 0
	if(twst != TW_MT_DATA_ACK) 
		return 1;
	return 0;
}
     418:	08 95       	ret

0000041a <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void){
	
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);	// TWEAN - ENABLE ACKNOWLEDGE
     41a:	84 ec       	ldi	r24, 0xC4	; 196
     41c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	while(!(TWCR & (1<<TWINT)));				// wait until transmission completed   
     420:	ec eb       	ldi	r30, 0xBC	; 188
     422:	f0 e0       	ldi	r31, 0x00	; 0
     424:	80 81       	ld	r24, Z
     426:	88 23       	and	r24, r24
     428:	ec f7       	brge	.-6      	; 0x424 <i2c_readAck+0xa>

    return TWDR;
     42a:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
}
     42e:	08 95       	ret

00000430 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void){
	
	TWCR = (1<<TWINT) | (1<<TWEN);				// TWEAN - ENABLE ACKNOWLEDGE
     430:	84 e8       	ldi	r24, 0x84	; 132
     432:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	while(!(TWCR & (1<<TWINT)));				// wait until transmission completed
     436:	ec eb       	ldi	r30, 0xBC	; 188
     438:	f0 e0       	ldi	r31, 0x00	; 0
     43a:	80 81       	ld	r24, Z
     43c:	88 23       	and	r24, r24
     43e:	ec f7       	brge	.-6      	; 0x43a <i2c_readNak+0xa>
	
    return TWDR;
     440:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
}
     444:	08 95       	ret

00000446 <readAccelxyz>:

void readAccelxyz(float *ax, float *ay, float *az){
     446:	8f 92       	push	r8
     448:	9f 92       	push	r9
     44a:	af 92       	push	r10
     44c:	bf 92       	push	r11
     44e:	cf 92       	push	r12
     450:	df 92       	push	r13
     452:	ef 92       	push	r14
     454:	ff 92       	push	r15
     456:	0f 93       	push	r16
     458:	1f 93       	push	r17
     45a:	cf 93       	push	r28
     45c:	df 93       	push	r29
     45e:	7c 01       	movw	r14, r24
     460:	8b 01       	movw	r16, r22
     462:	ea 01       	movw	r28, r20
	
	int16_t dadosaccel[6];
	i2c_start_wait(MPU9250_ADDR + I2C_WRITE);
     464:	80 ed       	ldi	r24, 0xD0	; 208
     466:	94 df       	rcall	.-216    	; 0x390 <i2c_start_wait>
	i2c_write(MPU9250_ACCEL_XOUT_H);
     468:	8b e3       	ldi	r24, 0x3B	; 59
     46a:	c5 df       	rcall	.-118    	; 0x3f6 <i2c_write>
	i2c_rep_start(MPU9250_ADDR + I2C_READ);
     46c:	81 ed       	ldi	r24, 0xD1	; 209
     46e:	b8 df       	rcall	.-144    	; 0x3e0 <i2c_rep_start>
	dadosaccel[0] = i2c_readAck();
     470:	d4 df       	rcall	.-88     	; 0x41a <i2c_readAck>
     472:	88 2e       	mov	r8, r24
	dadosaccel[1] = i2c_readAck();
     474:	d2 df       	rcall	.-92     	; 0x41a <i2c_readAck>
     476:	b8 2e       	mov	r11, r24
	dadosaccel[2] = i2c_readAck();
     478:	d0 df       	rcall	.-96     	; 0x41a <i2c_readAck>
     47a:	98 2e       	mov	r9, r24
	dadosaccel[3] = i2c_readAck();
     47c:	ce df       	rcall	.-100    	; 0x41a <i2c_readAck>
     47e:	d8 2e       	mov	r13, r24
	dadosaccel[4] = i2c_readAck();
     480:	cc df       	rcall	.-104    	; 0x41a <i2c_readAck>
     482:	c8 2e       	mov	r12, r24
     484:	d5 df       	rcall	.-86     	; 0x430 <i2c_readNak>
	dadosaccel[5] = i2c_readNak();
     486:	a8 2e       	mov	r10, r24
     488:	ad df       	rcall	.-166    	; 0x3e4 <i2c_stop>
     48a:	6b 2d       	mov	r22, r11

	i2c_stop();
     48c:	70 e0       	ldi	r23, 0x00	; 0
     48e:	78 29       	or	r23, r8
	
	axc = ((int16_t)dadosaccel[0] << 8) | dadosaccel[1];
     490:	70 93 82 02 	sts	0x0282, r23	; 0x800282 <axc+0x1>
     494:	60 93 81 02 	sts	0x0281, r22	; 0x800281 <axc>
     498:	8d 2d       	mov	r24, r13
     49a:	90 e0       	ldi	r25, 0x00	; 0
     49c:	99 29       	or	r25, r9
	ayc = ((int16_t)dadosaccel[2] << 8) | dadosaccel[3];
     49e:	90 93 7a 02 	sts	0x027A, r25	; 0x80027a <ayc+0x1>
     4a2:	80 93 79 02 	sts	0x0279, r24	; 0x800279 <ayc>
     4a6:	8a 2d       	mov	r24, r10
     4a8:	90 e0       	ldi	r25, 0x00	; 0
     4aa:	9c 29       	or	r25, r12
	azc = ((int16_t)dadosaccel[4] << 8) | dadosaccel[5];
     4ac:	90 93 76 02 	sts	0x0276, r25	; 0x800276 <azc+0x1>
     4b0:	80 93 75 02 	sts	0x0275, r24	; 0x800275 <azc>
     4b4:	07 2e       	mov	r0, r23
     4b6:	00 0c       	add	r0, r0
	
	*ax = axc * _ares*9.807;	//resultado vem em 1G. Multiplicar por 9.81, faz com que passe para m/s^2
     4b8:	88 0b       	sbc	r24, r24
     4ba:	99 0b       	sbc	r25, r25
     4bc:	14 d6       	rcall	.+3112   	; 0x10e6 <__floatsisf>
     4be:	20 91 7d 02 	lds	r18, 0x027D	; 0x80027d <_ares>
     4c2:	30 91 7e 02 	lds	r19, 0x027E	; 0x80027e <_ares+0x1>
     4c6:	40 91 7f 02 	lds	r20, 0x027F	; 0x80027f <_ares+0x2>
     4ca:	50 91 80 02 	lds	r21, 0x0280	; 0x800280 <_ares+0x3>
     4ce:	46 d6       	rcall	.+3212   	; 0x115c <__mulsf3>
     4d0:	29 e7       	ldi	r18, 0x79	; 121
     4d2:	39 ee       	ldi	r19, 0xE9	; 233
     4d4:	4c e1       	ldi	r20, 0x1C	; 28
     4d6:	51 e4       	ldi	r21, 0x41	; 65
     4d8:	41 d6       	rcall	.+3202   	; 0x115c <__mulsf3>
     4da:	f7 01       	movw	r30, r14
     4dc:	60 83       	st	Z, r22
     4de:	71 83       	std	Z+1, r23	; 0x01
     4e0:	82 83       	std	Z+2, r24	; 0x02
     4e2:	93 83       	std	Z+3, r25	; 0x03
     4e4:	60 91 79 02 	lds	r22, 0x0279	; 0x800279 <ayc>
	*ay = ayc * _ares*9.807;	//resultado vem em 1G. Multiplicar por 9.81, faz com que passe para m/s^2
     4e8:	70 91 7a 02 	lds	r23, 0x027A	; 0x80027a <ayc+0x1>
     4ec:	07 2e       	mov	r0, r23
     4ee:	00 0c       	add	r0, r0
     4f0:	88 0b       	sbc	r24, r24
     4f2:	99 0b       	sbc	r25, r25
     4f4:	f8 d5       	rcall	.+3056   	; 0x10e6 <__floatsisf>
     4f6:	20 91 7d 02 	lds	r18, 0x027D	; 0x80027d <_ares>
     4fa:	30 91 7e 02 	lds	r19, 0x027E	; 0x80027e <_ares+0x1>
     4fe:	40 91 7f 02 	lds	r20, 0x027F	; 0x80027f <_ares+0x2>
     502:	50 91 80 02 	lds	r21, 0x0280	; 0x800280 <_ares+0x3>
     506:	2a d6       	rcall	.+3156   	; 0x115c <__mulsf3>
     508:	29 e7       	ldi	r18, 0x79	; 121
     50a:	39 ee       	ldi	r19, 0xE9	; 233
     50c:	4c e1       	ldi	r20, 0x1C	; 28
     50e:	51 e4       	ldi	r21, 0x41	; 65
     510:	25 d6       	rcall	.+3146   	; 0x115c <__mulsf3>
     512:	f8 01       	movw	r30, r16
     514:	60 83       	st	Z, r22
     516:	71 83       	std	Z+1, r23	; 0x01
     518:	82 83       	std	Z+2, r24	; 0x02
     51a:	93 83       	std	Z+3, r25	; 0x03
     51c:	60 91 75 02 	lds	r22, 0x0275	; 0x800275 <azc>
	*az = azc * _ares*9.807;	//resultado vem em 1G. Multiplicar por 9.81, faz com que passe para m/s^2
     520:	70 91 76 02 	lds	r23, 0x0276	; 0x800276 <azc+0x1>
     524:	07 2e       	mov	r0, r23
     526:	00 0c       	add	r0, r0
     528:	88 0b       	sbc	r24, r24
     52a:	99 0b       	sbc	r25, r25
     52c:	dc d5       	rcall	.+3000   	; 0x10e6 <__floatsisf>
     52e:	20 91 7d 02 	lds	r18, 0x027D	; 0x80027d <_ares>
     532:	30 91 7e 02 	lds	r19, 0x027E	; 0x80027e <_ares+0x1>
     536:	40 91 7f 02 	lds	r20, 0x027F	; 0x80027f <_ares+0x2>
     53a:	50 91 80 02 	lds	r21, 0x0280	; 0x800280 <_ares+0x3>
     53e:	0e d6       	rcall	.+3100   	; 0x115c <__mulsf3>
     540:	29 e7       	ldi	r18, 0x79	; 121
     542:	39 ee       	ldi	r19, 0xE9	; 233
     544:	4c e1       	ldi	r20, 0x1C	; 28
     546:	51 e4       	ldi	r21, 0x41	; 65
     548:	09 d6       	rcall	.+3090   	; 0x115c <__mulsf3>
     54a:	68 83       	st	Y, r22
     54c:	79 83       	std	Y+1, r23	; 0x01
     54e:	8a 83       	std	Y+2, r24	; 0x02
     550:	9b 83       	std	Y+3, r25	; 0x03
     552:	df 91       	pop	r29
     554:	cf 91       	pop	r28
     556:	1f 91       	pop	r17
}
     558:	0f 91       	pop	r16
     55a:	ff 90       	pop	r15
     55c:	ef 90       	pop	r14
     55e:	df 90       	pop	r13
     560:	cf 90       	pop	r12
     562:	bf 90       	pop	r11
     564:	af 90       	pop	r10
     566:	9f 90       	pop	r9
     568:	8f 90       	pop	r8
     56a:	08 95       	ret

0000056c <spi_init>:
# define F_CPU 20000000
#include <util/delay.h>
#include "rfid.h"

void spi_init(){
	SPI_DDR |= (1<<SPI_MOSI) | (1<<SPI_SCK) | (1<<SPI_SS); //set mosi sck ss output, and others input
     56c:	84 b1       	in	r24, 0x04	; 4
     56e:	80 6b       	ori	r24, 0xB0	; 176
     570:	84 b9       	out	0x04, r24	; 4
	SPCR0 |= (1<<SPE0) | (1<<MSTR0) | (1<<SPR00);
     572:	8c b5       	in	r24, 0x2c	; 44
     574:	81 65       	ori	r24, 0x51	; 81
     576:	8c bd       	out	0x2c, r24	; 44
     578:	08 95       	ret

0000057a <spi_transmit>:
}

uint8_t spi_transmit(uint8_t data){
	SPDR0 = data;
     57a:	8e bd       	out	0x2e, r24	; 46
	
	while (! (SPSR0 & (1<<SPIF0) ) );
     57c:	0d b4       	in	r0, 0x2d	; 45
     57e:	07 fe       	sbrs	r0, 7
     580:	fd cf       	rjmp	.-6      	; 0x57c <spi_transmit+0x2>
	return SPDR0;
     582:	8e b5       	in	r24, 0x2e	; 46
}
     584:	08 95       	ret

00000586 <mfrc522_write>:

void mfrc522_write(uint8_t reg, uint8_t data){
     586:	cf 93       	push	r28
     588:	c6 2f       	mov	r28, r22
	ENABLE_CHIP();
     58a:	2c 98       	cbi	0x05, 4	; 5
	spi_transmit((reg<<1) & 0x7E);
     58c:	88 0f       	add	r24, r24
     58e:	8e 77       	andi	r24, 0x7E	; 126
     590:	f4 df       	rcall	.-24     	; 0x57a <spi_transmit>
	spi_transmit(data);
     592:	8c 2f       	mov	r24, r28
     594:	f2 df       	rcall	.-28     	; 0x57a <spi_transmit>
	DISABLE_CHIP();
     596:	2c 9a       	sbi	0x05, 4	; 5
}
     598:	cf 91       	pop	r28
     59a:	08 95       	ret

0000059c <mfrc522_reset>:

void mfrc522_reset(){
	mfrc522_write(CommandReg, SoftReset_CMD);
     59c:	6f e0       	ldi	r22, 0x0F	; 15
     59e:	81 e0       	ldi	r24, 0x01	; 1
     5a0:	f2 cf       	rjmp	.-28     	; 0x586 <mfrc522_write>
     5a2:	08 95       	ret

000005a4 <mfrc522_read>:
}

uint8_t mfrc522_read(uint8_t reg){
	uint8_t data;
	
	ENABLE_CHIP();
     5a4:	2c 98       	cbi	0x05, 4	; 5
	spi_transmit(((reg<<1) & 0x7E) | 0x80);
     5a6:	88 0f       	add	r24, r24
     5a8:	8e 77       	andi	r24, 0x7E	; 126
     5aa:	80 68       	ori	r24, 0x80	; 128
     5ac:	e6 df       	rcall	.-52     	; 0x57a <spi_transmit>
	data = spi_transmit(0x00);
     5ae:	80 e0       	ldi	r24, 0x00	; 0
     5b0:	e4 df       	rcall	.-56     	; 0x57a <spi_transmit>
	DISABLE_CHIP();
     5b2:	2c 9a       	sbi	0x05, 4	; 5
	return data;
}
     5b4:	08 95       	ret

000005b6 <mfrc522_init>:

void mfrc522_init(){
	uint8_t byte;
	mfrc522_reset();
     5b6:	f2 df       	rcall	.-28     	; 0x59c <mfrc522_reset>
	mfrc522_write(TModeReg, 0x8D);
     5b8:	6d e8       	ldi	r22, 0x8D	; 141
     5ba:	8a e2       	ldi	r24, 0x2A	; 42
     5bc:	e4 df       	rcall	.-56     	; 0x586 <mfrc522_write>
	mfrc522_write(TPrescalerReg, 0x3E);
     5be:	6e e3       	ldi	r22, 0x3E	; 62
     5c0:	8b e2       	ldi	r24, 0x2B	; 43
     5c2:	e1 df       	rcall	.-62     	; 0x586 <mfrc522_write>
	mfrc522_write(TReloadReg_1, 30);
     5c4:	6e e1       	ldi	r22, 0x1E	; 30
     5c6:	8c e2       	ldi	r24, 0x2C	; 44
     5c8:	de df       	rcall	.-68     	; 0x586 <mfrc522_write>
	mfrc522_write(TReloadReg_2, 0);
     5ca:	60 e0       	ldi	r22, 0x00	; 0
     5cc:	8d e2       	ldi	r24, 0x2D	; 45
     5ce:	db df       	rcall	.-74     	; 0x586 <mfrc522_write>
	mfrc522_write(TxASKReg, 0x40);
     5d0:	60 e4       	ldi	r22, 0x40	; 64
     5d2:	85 e1       	ldi	r24, 0x15	; 21
	mfrc522_write(ModeReg, 0x3D);
     5d4:	d8 df       	rcall	.-80     	; 0x586 <mfrc522_write>
     5d6:	6d e3       	ldi	r22, 0x3D	; 61
     5d8:	81 e1       	ldi	r24, 0x11	; 17
     5da:	d5 df       	rcall	.-86     	; 0x586 <mfrc522_write>
		
	byte = mfrc522_read(TxControlReg);
     5dc:	84 e1       	ldi	r24, 0x14	; 20
     5de:	e2 df       	rcall	.-60     	; 0x5a4 <mfrc522_read>
	if(! (byte & 0x03) ){
     5e0:	98 2f       	mov	r25, r24
     5e2:	93 70       	andi	r25, 0x03	; 3
     5e4:	21 f4       	brne	.+8      	; 0x5ee <mfrc522_init+0x38>
		mfrc522_write(TxControlReg, byte | 0x03);
     5e6:	68 2f       	mov	r22, r24
     5e8:	63 60       	ori	r22, 0x03	; 3
     5ea:	84 e1       	ldi	r24, 0x14	; 20
     5ec:	cc cf       	rjmp	.-104    	; 0x586 <mfrc522_write>
     5ee:	08 95       	ret

000005f0 <mfrc522_to_card>:
     5f0:	3f 92       	push	r3
	}
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len){
     5f2:	4f 92       	push	r4
     5f4:	5f 92       	push	r5
     5f6:	6f 92       	push	r6
     5f8:	7f 92       	push	r7
     5fa:	8f 92       	push	r8
     5fc:	9f 92       	push	r9
     5fe:	af 92       	push	r10
     600:	bf 92       	push	r11
     602:	cf 92       	push	r12
     604:	df 92       	push	r13
     606:	ef 92       	push	r14
     608:	ff 92       	push	r15
     60a:	0f 93       	push	r16
     60c:	1f 93       	push	r17
     60e:	cf 93       	push	r28
     610:	df 93       	push	r29
     612:	98 2e       	mov	r9, r24
     614:	f6 2e       	mov	r15, r22
     616:	e7 2e       	mov	r14, r23
     618:	44 2e       	mov	r4, r20
     61a:	82 2e       	mov	r8, r18
     61c:	33 2e       	mov	r3, r19
     61e:	58 01       	movw	r10, r16
	uint8_t lastBits;
	uint8_t n;
	uint8_t tmp;
	uint32_t i;
	
	switch (cmd){
     620:	8c e0       	ldi	r24, 0x0C	; 12
     622:	98 16       	cp	r9, r24
     624:	09 f4       	brne	.+2      	; 0x628 <mfrc522_to_card+0x38>
     626:	ba c0       	rjmp	.+372    	; 0x79c <mfrc522_to_card+0x1ac>
     628:	ee e0       	ldi	r30, 0x0E	; 14
     62a:	9e 12       	cpse	r9, r30
     62c:	03 c0       	rjmp	.+6      	; 0x634 <mfrc522_to_card+0x44>
		case MFAuthent_CMD:
		{	irqEn = 0x12;
			waitIRq = 0x10;
     62e:	10 e1       	ldi	r17, 0x10	; 16
	uint8_t tmp;
	uint32_t i;
	
	switch (cmd){
		case MFAuthent_CMD:
		{	irqEn = 0x12;
     630:	02 e1       	ldi	r16, 0x12	; 18
     632:	02 c0       	rjmp	.+4      	; 0x638 <mfrc522_to_card+0x48>
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len){
	uint8_t status = ERROR;
	uint8_t irqEn = 0x00;
	uint8_t waitIRq = 0x00;
     634:	10 e0       	ldi	r17, 0x00	; 0
	}
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len){
	uint8_t status = ERROR;
	uint8_t irqEn = 0x00;
     636:	00 e0       	ldi	r16, 0x00	; 0
		}
		default:
		break;
	}
	
	n=mfrc522_read(ComIrqReg);
     638:	84 e0       	ldi	r24, 0x04	; 4
     63a:	b4 df       	rcall	.-152    	; 0x5a4 <mfrc522_read>
	mfrc522_write(ComIrqReg, n&(~0x80) );
     63c:	68 2f       	mov	r22, r24
     63e:	6f 77       	andi	r22, 0x7F	; 127
     640:	84 e0       	ldi	r24, 0x04	; 4
     642:	a1 df       	rcall	.-190    	; 0x586 <mfrc522_write>
	n=mfrc522_read(FIFOLevelReg);
     644:	8a e0       	ldi	r24, 0x0A	; 10
     646:	ae df       	rcall	.-164    	; 0x5a4 <mfrc522_read>
     648:	68 2f       	mov	r22, r24
	mfrc522_write(FIFOLevelReg, n|0x80);
     64a:	60 68       	ori	r22, 0x80	; 128
     64c:	8a e0       	ldi	r24, 0x0A	; 10
     64e:	9b df       	rcall	.-202    	; 0x586 <mfrc522_write>
	
	mfrc522_write(CommandReg, Idle_CMD);
     650:	60 e0       	ldi	r22, 0x00	; 0
     652:	81 e0       	ldi	r24, 0x01	; 1
     654:	98 df       	rcall	.-208    	; 0x586 <mfrc522_write>
     656:	51 2c       	mov	r5, r1
	
	for(i=0; i<send_data_len; i++){
     658:	61 2c       	mov	r6, r1
     65a:	71 2c       	mov	r7, r1
     65c:	41 14       	cp	r4, r1
     65e:	51 04       	cpc	r5, r1
     660:	61 04       	cpc	r6, r1
     662:	71 04       	cpc	r7, r1
     664:	19 f4       	brne	.+6      	; 0x66c <mfrc522_to_card+0x7c>
     666:	14 c0       	rjmp	.+40     	; 0x690 <mfrc522_to_card+0xa0>
     668:	10 e3       	ldi	r17, 0x30	; 48
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:
		{	irqEn = 0x77;
			waitIRq = 0x30;
     66a:	07 e7       	ldi	r16, 0x77	; 119
		{	irqEn = 0x12;
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:
		{	irqEn = 0x77;
     66c:	cf 2d       	mov	r28, r15
     66e:	de 2d       	mov	r29, r14
     670:	c1 2c       	mov	r12, r1
     672:	d1 2c       	mov	r13, r1
     674:	76 01       	movw	r14, r12
	mfrc522_write(FIFOLevelReg, n|0x80);
	
	mfrc522_write(CommandReg, Idle_CMD);
	
	for(i=0; i<send_data_len; i++){
		mfrc522_write(FIFODataReg, send_data[i]);
     676:	69 91       	ld	r22, Y+
     678:	89 e0       	ldi	r24, 0x09	; 9
     67a:	85 df       	rcall	.-246    	; 0x586 <mfrc522_write>
     67c:	ff ef       	ldi	r31, 0xFF	; 255
	n=mfrc522_read(FIFOLevelReg);
	mfrc522_write(FIFOLevelReg, n|0x80);
	
	mfrc522_write(CommandReg, Idle_CMD);
	
	for(i=0; i<send_data_len; i++){
     67e:	cf 1a       	sub	r12, r31
     680:	df 0a       	sbc	r13, r31
     682:	ef 0a       	sbc	r14, r31
     684:	ff 0a       	sbc	r15, r31
     686:	c4 14       	cp	r12, r4
     688:	d5 04       	cpc	r13, r5
     68a:	e6 04       	cpc	r14, r6
     68c:	f7 04       	cpc	r15, r7
     68e:	98 f3       	brcs	.-26     	; 0x676 <mfrc522_to_card+0x86>
		mfrc522_write(FIFODataReg, send_data[i]);
	}
	
	mfrc522_write(CommandReg, cmd);
     690:	69 2d       	mov	r22, r9
     692:	81 e0       	ldi	r24, 0x01	; 1
     694:	78 df       	rcall	.-272    	; 0x586 <mfrc522_write>
	if (cmd == Transceive_CMD){
     696:	8c e0       	ldi	r24, 0x0C	; 12
     698:	98 12       	cpse	r9, r24
		n=mfrc522_read(BitFramingReg);
     69a:	06 c0       	rjmp	.+12     	; 0x6a8 <mfrc522_to_card+0xb8>
     69c:	8d e0       	ldi	r24, 0x0D	; 13
		mfrc522_write(BitFramingReg, n|0x80);
     69e:	82 df       	rcall	.-252    	; 0x5a4 <mfrc522_read>
     6a0:	68 2f       	mov	r22, r24
     6a2:	60 68       	ori	r22, 0x80	; 128
     6a4:	8d e0       	ldi	r24, 0x0D	; 13
	}
	
	i=2000;
	do{
		n=mfrc522_read(ComIrqReg);
     6a6:	6f df       	rcall	.-290    	; 0x586 <mfrc522_write>
     6a8:	84 e0       	ldi	r24, 0x04	; 4
     6aa:	7c df       	rcall	.-264    	; 0x5a4 <mfrc522_read>
     6ac:	f8 2e       	mov	r15, r24
     6ae:	c0 e0       	ldi	r28, 0x00	; 0
     6b0:	d0 e0       	ldi	r29, 0x00	; 0
		i--;
	}
	
	while((i!=0) && !(n & 0x01) && !(n&waitIRq));
     6b2:	11 60       	ori	r17, 0x01	; 1
     6b4:	09 c0       	rjmp	.+18     	; 0x6c8 <mfrc522_to_card+0xd8>
		mfrc522_write(BitFramingReg, n|0x80);
	}
	
	i=2000;
	do{
		n=mfrc522_read(ComIrqReg);
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	75 df       	rcall	.-278    	; 0x5a4 <mfrc522_read>
     6ba:	f8 2e       	mov	r15, r24
     6bc:	21 96       	adiw	r28, 0x01	; 1
     6be:	cf 3c       	cpi	r28, 0xCF	; 207
		i--;
	}
	
	while((i!=0) && !(n & 0x01) && !(n&waitIRq));
     6c0:	e7 e0       	ldi	r30, 0x07	; 7
     6c2:	de 07       	cpc	r29, r30
     6c4:	09 f4       	brne	.+2      	; 0x6c8 <mfrc522_to_card+0xd8>
     6c6:	83 c0       	rjmp	.+262    	; 0x7ce <mfrc522_to_card+0x1de>
     6c8:	81 2f       	mov	r24, r17
     6ca:	8f 21       	and	r24, r15
     6cc:	a1 f3       	breq	.-24     	; 0x6b6 <mfrc522_to_card+0xc6>
     6ce:	87 c0       	rjmp	.+270    	; 0x7de <mfrc522_to_card+0x1ee>
	mfrc522_write(BitFramingReg, tmp&(~0x80));
	
	if(i!= 0){
		if (! (mfrc522_read(ErrorReg) & 0x1B)){
			status = CARD_FOUND;
			if(n & irqEn & 0x01){
     6d0:	01 70       	andi	r16, 0x01	; 1
     6d2:	f0 22       	and	r15, r16
				status = CARD_NOT_FOUND;
     6d4:	11 f0       	breq	.+4      	; 0x6da <mfrc522_to_card+0xea>
     6d6:	c2 e0       	ldi	r28, 0x02	; 2
	tmp=mfrc522_read(BitFramingReg);
	mfrc522_write(BitFramingReg, tmp&(~0x80));
	
	if(i!= 0){
		if (! (mfrc522_read(ErrorReg) & 0x1B)){
			status = CARD_FOUND;
     6d8:	01 c0       	rjmp	.+2      	; 0x6dc <mfrc522_to_card+0xec>
			if(n & irqEn & 0x01){
				status = CARD_NOT_FOUND;
			}
			if (cmd == Transceive_CMD){
     6da:	c1 e0       	ldi	r28, 0x01	; 1
     6dc:	fc e0       	ldi	r31, 0x0C	; 12
     6de:	9f 12       	cpse	r9, r31
				n = mfrc522_read(FIFOLevelReg);
     6e0:	8a c0       	rjmp	.+276    	; 0x7f6 <mfrc522_to_card+0x206>
     6e2:	8a e0       	ldi	r24, 0x0A	; 10
     6e4:	5f df       	rcall	.-322    	; 0x5a4 <mfrc522_read>
     6e6:	48 2e       	mov	r4, r24
				lastBits = mfrc522_read(ControlReg) & 0x07;
     6e8:	8c e0       	ldi	r24, 0x0C	; 12
     6ea:	5c df       	rcall	.-328    	; 0x5a4 <mfrc522_read>
     6ec:	28 2f       	mov	r18, r24
     6ee:	27 70       	andi	r18, 0x07	; 7
     6f0:	a9 f0       	breq	.+42     	; 0x71c <mfrc522_to_card+0x12c>
				if(lastBits){
     6f2:	84 2d       	mov	r24, r4
					*back_data_len = (n-1)*8 + lastBits;
     6f4:	90 e0       	ldi	r25, 0x00	; 0
     6f6:	01 97       	sbiw	r24, 0x01	; 1
     6f8:	88 0f       	add	r24, r24
     6fa:	99 1f       	adc	r25, r25
     6fc:	88 0f       	add	r24, r24
     6fe:	99 1f       	adc	r25, r25
     700:	88 0f       	add	r24, r24
     702:	99 1f       	adc	r25, r25
     704:	82 0f       	add	r24, r18
     706:	91 1d       	adc	r25, r1
     708:	09 2e       	mov	r0, r25
     70a:	00 0c       	add	r0, r0
     70c:	aa 0b       	sbc	r26, r26
     70e:	bb 0b       	sbc	r27, r27
     710:	f5 01       	movw	r30, r10
     712:	80 83       	st	Z, r24
     714:	91 83       	std	Z+1, r25	; 0x01
     716:	a2 83       	std	Z+2, r26	; 0x02
     718:	b3 83       	std	Z+3, r27	; 0x03
     71a:	11 c0       	rjmp	.+34     	; 0x73e <mfrc522_to_card+0x14e>
     71c:	84 2d       	mov	r24, r4
				}
				else{
					*back_data_len = n*8;
     71e:	90 e0       	ldi	r25, 0x00	; 0
     720:	88 0f       	add	r24, r24
     722:	99 1f       	adc	r25, r25
     724:	88 0f       	add	r24, r24
     726:	99 1f       	adc	r25, r25
     728:	88 0f       	add	r24, r24
     72a:	99 1f       	adc	r25, r25
     72c:	09 2e       	mov	r0, r25
     72e:	00 0c       	add	r0, r0
     730:	aa 0b       	sbc	r26, r26
     732:	bb 0b       	sbc	r27, r27
     734:	f5 01       	movw	r30, r10
     736:	80 83       	st	Z, r24
     738:	91 83       	std	Z+1, r25	; 0x01
     73a:	a2 83       	std	Z+2, r26	; 0x02
     73c:	b3 83       	std	Z+3, r27	; 0x03
     73e:	44 20       	and	r4, r4
				}
				if (n==0){
     740:	71 f0       	breq	.+28     	; 0x75e <mfrc522_to_card+0x16e>
     742:	84 2d       	mov	r24, r4
					n=1;
				}
				if (n>MAX_LEN){
					n=MAX_LEN;
				}
				for (i=0; i<n; i++){
     744:	81 31       	cpi	r24, 0x11	; 17
     746:	08 f0       	brcs	.+2      	; 0x74a <mfrc522_to_card+0x15a>
     748:	80 e1       	ldi	r24, 0x10	; 16
     74a:	48 2e       	mov	r4, r24
     74c:	51 2c       	mov	r5, r1
     74e:	61 2c       	mov	r6, r1
     750:	71 2c       	mov	r7, r1
     752:	41 14       	cp	r4, r1
     754:	51 04       	cpc	r5, r1
     756:	61 04       	cpc	r6, r1
     758:	71 04       	cpc	r7, r1
     75a:	29 f4       	brne	.+10     	; 0x766 <mfrc522_to_card+0x176>
     75c:	4c c0       	rjmp	.+152    	; 0x7f6 <mfrc522_to_card+0x206>
     75e:	41 2c       	mov	r4, r1
     760:	51 2c       	mov	r5, r1
     762:	32 01       	movw	r6, r4
     764:	43 94       	inc	r4
     766:	08 2d       	mov	r16, r8
     768:	13 2d       	mov	r17, r3
     76a:	c1 2c       	mov	r12, r1
     76c:	d1 2c       	mov	r13, r1
     76e:	76 01       	movw	r14, r12
					back_data[i] = mfrc522_read(FIFODataReg);
     770:	89 e0       	ldi	r24, 0x09	; 9
     772:	18 df       	rcall	.-464    	; 0x5a4 <mfrc522_read>
     774:	f8 01       	movw	r30, r16
     776:	81 93       	st	Z+, r24
     778:	8f 01       	movw	r16, r30
					n=1;
				}
				if (n>MAX_LEN){
					n=MAX_LEN;
				}
				for (i=0; i<n; i++){
     77a:	ff ef       	ldi	r31, 0xFF	; 255
     77c:	cf 1a       	sub	r12, r31
     77e:	df 0a       	sbc	r13, r31
     780:	ef 0a       	sbc	r14, r31
     782:	ff 0a       	sbc	r15, r31
     784:	c4 14       	cp	r12, r4
     786:	d5 04       	cpc	r13, r5
     788:	e6 04       	cpc	r14, r6
     78a:	f7 04       	cpc	r15, r7
	
	for(i=0; i<send_data_len; i++){
		mfrc522_write(FIFODataReg, send_data[i]);
	}
	
	mfrc522_write(CommandReg, cmd);
     78c:	88 f3       	brcs	.-30     	; 0x770 <mfrc522_to_card+0x180>
     78e:	33 c0       	rjmp	.+102    	; 0x7f6 <mfrc522_to_card+0x206>
     790:	6c e0       	ldi	r22, 0x0C	; 12
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:
		{	irqEn = 0x77;
			waitIRq = 0x30;
     792:	81 e0       	ldi	r24, 0x01	; 1
		{	irqEn = 0x12;
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:
		{	irqEn = 0x77;
     794:	f8 de       	rcall	.-528    	; 0x586 <mfrc522_write>
		}
		default:
		break;
	}
	
	n=mfrc522_read(ComIrqReg);
     796:	10 e3       	ldi	r17, 0x30	; 48
     798:	07 e7       	ldi	r16, 0x77	; 119
     79a:	80 cf       	rjmp	.-256    	; 0x69c <mfrc522_to_card+0xac>
	mfrc522_write(ComIrqReg, n&(~0x80) );
     79c:	84 e0       	ldi	r24, 0x04	; 4
     79e:	02 df       	rcall	.-508    	; 0x5a4 <mfrc522_read>
     7a0:	68 2f       	mov	r22, r24
     7a2:	6f 77       	andi	r22, 0x7F	; 127
     7a4:	84 e0       	ldi	r24, 0x04	; 4
	n=mfrc522_read(FIFOLevelReg);
     7a6:	ef de       	rcall	.-546    	; 0x586 <mfrc522_write>
     7a8:	8a e0       	ldi	r24, 0x0A	; 10
     7aa:	fc de       	rcall	.-520    	; 0x5a4 <mfrc522_read>
	mfrc522_write(FIFOLevelReg, n|0x80);
     7ac:	68 2f       	mov	r22, r24
     7ae:	60 68       	ori	r22, 0x80	; 128
     7b0:	8a e0       	ldi	r24, 0x0A	; 10
     7b2:	e9 de       	rcall	.-558    	; 0x586 <mfrc522_write>
	
	mfrc522_write(CommandReg, Idle_CMD);
     7b4:	60 e0       	ldi	r22, 0x00	; 0
     7b6:	81 e0       	ldi	r24, 0x01	; 1
     7b8:	e6 de       	rcall	.-564    	; 0x586 <mfrc522_write>
	
	for(i=0; i<send_data_len; i++){
     7ba:	51 2c       	mov	r5, r1
     7bc:	61 2c       	mov	r6, r1
     7be:	71 2c       	mov	r7, r1
     7c0:	41 14       	cp	r4, r1
     7c2:	51 04       	cpc	r5, r1
     7c4:	61 04       	cpc	r6, r1
     7c6:	71 04       	cpc	r7, r1
     7c8:	09 f0       	breq	.+2      	; 0x7cc <mfrc522_to_card+0x1dc>
		i--;
	}
	
	while((i!=0) && !(n & 0x01) && !(n&waitIRq));
	
	tmp=mfrc522_read(BitFramingReg);
     7ca:	4e cf       	rjmp	.-356    	; 0x668 <mfrc522_to_card+0x78>
     7cc:	e1 cf       	rjmp	.-62     	; 0x790 <mfrc522_to_card+0x1a0>
     7ce:	8d e0       	ldi	r24, 0x0D	; 13
	mfrc522_write(BitFramingReg, tmp&(~0x80));
     7d0:	e9 de       	rcall	.-558    	; 0x5a4 <mfrc522_read>
     7d2:	68 2f       	mov	r22, r24
     7d4:	6f 77       	andi	r22, 0x7F	; 127
     7d6:	8d e0       	ldi	r24, 0x0D	; 13
     7d8:	d6 de       	rcall	.-596    	; 0x586 <mfrc522_write>
		mfrc522_write(TxControlReg, byte | 0x03);
	}
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len){
	uint8_t status = ERROR;
     7da:	c3 e0       	ldi	r28, 0x03	; 3
     7dc:	0c c0       	rjmp	.+24     	; 0x7f6 <mfrc522_to_card+0x206>
		i--;
	}
	
	while((i!=0) && !(n & 0x01) && !(n&waitIRq));
	
	tmp=mfrc522_read(BitFramingReg);
     7de:	8d e0       	ldi	r24, 0x0D	; 13
     7e0:	e1 de       	rcall	.-574    	; 0x5a4 <mfrc522_read>
     7e2:	68 2f       	mov	r22, r24
	mfrc522_write(BitFramingReg, tmp&(~0x80));
     7e4:	6f 77       	andi	r22, 0x7F	; 127
     7e6:	8d e0       	ldi	r24, 0x0D	; 13
     7e8:	ce de       	rcall	.-612    	; 0x586 <mfrc522_write>
     7ea:	86 e0       	ldi	r24, 0x06	; 6
     7ec:	db de       	rcall	.-586    	; 0x5a4 <mfrc522_read>
	
	if(i!= 0){
		if (! (mfrc522_read(ErrorReg) & 0x1B)){
     7ee:	8b 71       	andi	r24, 0x1B	; 27
     7f0:	09 f4       	brne	.+2      	; 0x7f4 <mfrc522_to_card+0x204>
     7f2:	6e cf       	rjmp	.-292    	; 0x6d0 <mfrc522_to_card+0xe0>
     7f4:	c3 e0       	ldi	r28, 0x03	; 3
     7f6:	8c 2f       	mov	r24, r28
     7f8:	df 91       	pop	r29
					back_data[i] = mfrc522_read(FIFODataReg);
				}
			}
		}
		else{
			status = ERROR;
     7fa:	cf 91       	pop	r28
		}
	}
	return status;
}
     7fc:	1f 91       	pop	r17
     7fe:	0f 91       	pop	r16
     800:	ff 90       	pop	r15
     802:	ef 90       	pop	r14
     804:	df 90       	pop	r13
     806:	cf 90       	pop	r12
     808:	bf 90       	pop	r11
     80a:	af 90       	pop	r10
     80c:	9f 90       	pop	r9
     80e:	8f 90       	pop	r8
     810:	7f 90       	pop	r7
     812:	6f 90       	pop	r6
     814:	5f 90       	pop	r5
     816:	4f 90       	pop	r4
     818:	3f 90       	pop	r3
     81a:	08 95       	ret

0000081c <mfrc522_request>:
     81c:	ef 92       	push	r14
     81e:	ff 92       	push	r15
     820:	0f 93       	push	r16

uint8_t mfrc522_request(uint8_t req_mode, uint8_t *tag_type){
     822:	1f 93       	push	r17
     824:	cf 93       	push	r28
     826:	df 93       	push	r29
     828:	00 d0       	rcall	.+0      	; 0x82a <mfrc522_request+0xe>
     82a:	00 d0       	rcall	.+0      	; 0x82c <mfrc522_request+0x10>
     82c:	cd b7       	in	r28, 0x3d	; 61
     82e:	de b7       	in	r29, 0x3e	; 62
     830:	18 2f       	mov	r17, r24
     832:	7b 01       	movw	r14, r22
	uint8_t status;
	uint32_t backBits;
	
	mfrc522_write(BitFramingReg, 0x07);
     834:	67 e0       	ldi	r22, 0x07	; 7
     836:	8d e0       	ldi	r24, 0x0D	; 13
     838:	a6 de       	rcall	.-692    	; 0x586 <mfrc522_write>
	
	tag_type[0] = req_mode;
     83a:	f7 01       	movw	r30, r14
     83c:	10 83       	st	Z, r17
	status = mfrc522_to_card(Transceive_CMD, tag_type, 1, tag_type, &backBits);
     83e:	8e 01       	movw	r16, r28
     840:	0f 5f       	subi	r16, 0xFF	; 255
     842:	1f 4f       	sbci	r17, 0xFF	; 255
     844:	97 01       	movw	r18, r14
     846:	41 e0       	ldi	r20, 0x01	; 1
     848:	b7 01       	movw	r22, r14
     84a:	8c e0       	ldi	r24, 0x0C	; 12
     84c:	d1 de       	rcall	.-606    	; 0x5f0 <mfrc522_to_card>
	
	if ((status != CARD_FOUND) || (backBits != 0x10)){
     84e:	81 30       	cpi	r24, 0x01	; 1
     850:	59 f4       	brne	.+22     	; 0x868 <mfrc522_request+0x4c>
     852:	49 81       	ldd	r20, Y+1	; 0x01
     854:	5a 81       	ldd	r21, Y+2	; 0x02
     856:	6b 81       	ldd	r22, Y+3	; 0x03
     858:	7c 81       	ldd	r23, Y+4	; 0x04
     85a:	40 31       	cpi	r20, 0x10	; 16
     85c:	51 05       	cpc	r21, r1
     85e:	61 05       	cpc	r22, r1
     860:	71 05       	cpc	r23, r1
     862:	19 f0       	breq	.+6      	; 0x86a <mfrc522_request+0x4e>
		status = ERROR;
     864:	83 e0       	ldi	r24, 0x03	; 3
     866:	01 c0       	rjmp	.+2      	; 0x86a <mfrc522_request+0x4e>
     868:	83 e0       	ldi	r24, 0x03	; 3
	}
	return status;
}
     86a:	0f 90       	pop	r0
     86c:	0f 90       	pop	r0
     86e:	0f 90       	pop	r0
     870:	0f 90       	pop	r0
     872:	df 91       	pop	r29
     874:	cf 91       	pop	r28
     876:	1f 91       	pop	r17
     878:	0f 91       	pop	r16
     87a:	ff 90       	pop	r15
     87c:	ef 90       	pop	r14
     87e:	08 95       	ret

00000880 <mfrc522_get_card_serial>:

uint8_t mfrc522_get_card_serial(uint8_t * serial_out){
     880:	ef 92       	push	r14
     882:	ff 92       	push	r15
     884:	0f 93       	push	r16
     886:	1f 93       	push	r17
     888:	cf 93       	push	r28
     88a:	df 93       	push	r29
     88c:	00 d0       	rcall	.+0      	; 0x88e <mfrc522_get_card_serial+0xe>
     88e:	00 d0       	rcall	.+0      	; 0x890 <mfrc522_get_card_serial+0x10>
     890:	cd b7       	in	r28, 0x3d	; 61
     892:	de b7       	in	r29, 0x3e	; 62
     894:	7c 01       	movw	r14, r24
	uint8_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
	uint32_t unLen;
	
	mfrc522_write(BitFramingReg, 0x00);
     896:	60 e0       	ldi	r22, 0x00	; 0
     898:	8d e0       	ldi	r24, 0x0D	; 13
     89a:	75 de       	rcall	.-790    	; 0x586 <mfrc522_write>
	
	serial_out[0] = PICC_ANTICOLL;
     89c:	83 e9       	ldi	r24, 0x93	; 147
     89e:	f7 01       	movw	r30, r14
     8a0:	80 83       	st	Z, r24
	serial_out[1] = 0x20;
     8a2:	80 e2       	ldi	r24, 0x20	; 32
     8a4:	81 83       	std	Z+1, r24	; 0x01
	status = mfrc522_to_card(Transceive_CMD, serial_out,2, serial_out, &unLen);
     8a6:	8e 01       	movw	r16, r28
     8a8:	0f 5f       	subi	r16, 0xFF	; 255
     8aa:	1f 4f       	sbci	r17, 0xFF	; 255
     8ac:	97 01       	movw	r18, r14
     8ae:	42 e0       	ldi	r20, 0x02	; 2
     8b0:	b7 01       	movw	r22, r14
     8b2:	8c e0       	ldi	r24, 0x0C	; 12
     8b4:	9d de       	rcall	.-710    	; 0x5f0 <mfrc522_to_card>
	
	if (status == CARD_FOUND){
     8b6:	81 30       	cpi	r24, 0x01	; 1
     8b8:	71 f4       	brne	.+28     	; 0x8d6 <mfrc522_get_card_serial+0x56>
     8ba:	f7 01       	movw	r30, r14
     8bc:	a7 01       	movw	r20, r14
     8be:	4c 5f       	subi	r20, 0xFC	; 252
     8c0:	5f 4f       	sbci	r21, 0xFF	; 255
     8c2:	90 e0       	ldi	r25, 0x00	; 0
		for(i=0; i<4; i++){
			serNumCheck ^= serial_out[i];
     8c4:	21 91       	ld	r18, Z+
     8c6:	92 27       	eor	r25, r18
	serial_out[0] = PICC_ANTICOLL;
	serial_out[1] = 0x20;
	status = mfrc522_to_card(Transceive_CMD, serial_out,2, serial_out, &unLen);
	
	if (status == CARD_FOUND){
		for(i=0; i<4; i++){
     8c8:	4e 17       	cp	r20, r30
     8ca:	5f 07       	cpc	r21, r31
     8cc:	d9 f7       	brne	.-10     	; 0x8c4 <mfrc522_get_card_serial+0x44>
			serNumCheck ^= serial_out[i];
		}
		if (serNumCheck != serial_out[i]){
     8ce:	f7 01       	movw	r30, r14
     8d0:	24 81       	ldd	r18, Z+4	; 0x04
     8d2:	92 13       	cpse	r25, r18
			status = ERROR;
     8d4:	83 e0       	ldi	r24, 0x03	; 3
		}
	}
	return status;
}
     8d6:	0f 90       	pop	r0
     8d8:	0f 90       	pop	r0
     8da:	0f 90       	pop	r0
     8dc:	0f 90       	pop	r0
     8de:	df 91       	pop	r29
     8e0:	cf 91       	pop	r28
     8e2:	1f 91       	pop	r17
     8e4:	0f 91       	pop	r16
     8e6:	ff 90       	pop	r15
     8e8:	ef 90       	pop	r14
     8ea:	08 95       	ret

000008ec <ledverde>:

void ledverde(){
	DDRC = (1<<PORTC6);
     8ec:	80 e4       	ldi	r24, 0x40	; 64
     8ee:	87 b9       	out	0x07, r24	; 7
	PORTC = (1<<PORTC6);
     8f0:	88 b9       	out	0x08, r24	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8f2:	2f ef       	ldi	r18, 0xFF	; 255
     8f4:	8a e1       	ldi	r24, 0x1A	; 26
     8f6:	97 eb       	ldi	r25, 0xB7	; 183
     8f8:	21 50       	subi	r18, 0x01	; 1
     8fa:	80 40       	sbci	r24, 0x00	; 0
     8fc:	90 40       	sbci	r25, 0x00	; 0
     8fe:	e1 f7       	brne	.-8      	; 0x8f8 <ledverde+0xc>
     900:	00 c0       	rjmp	.+0      	; 0x902 <__stack+0x3>
     902:	00 00       	nop
	_delay_ms(3000);
	PORTC = (0<<PORTC6);
     904:	18 b8       	out	0x08, r1	; 8
     906:	08 95       	ret

00000908 <ledvermelho>:
}

void ledvermelho(){
	DDRC = (1<<PORTC7);
     908:	80 e8       	ldi	r24, 0x80	; 128
     90a:	87 b9       	out	0x07, r24	; 7
	PORTC = (1<<PORTC7);
     90c:	88 b9       	out	0x08, r24	; 8
     90e:	2f e7       	ldi	r18, 0x7F	; 127
     910:	34 e8       	ldi	r19, 0x84	; 132
     912:	9e e1       	ldi	r25, 0x1E	; 30
     914:	21 50       	subi	r18, 0x01	; 1
     916:	30 40       	sbci	r19, 0x00	; 0
     918:	90 40       	sbci	r25, 0x00	; 0
     91a:	e1 f7       	brne	.-8      	; 0x914 <ledvermelho+0xc>
     91c:	00 c0       	rjmp	.+0      	; 0x91e <ledvermelho+0x16>
     91e:	00 00       	nop
	_delay_ms(500);
	PORTC = (0<<PORTC7);
     920:	18 b8       	out	0x08, r1	; 8
     922:	2f e7       	ldi	r18, 0x7F	; 127
     924:	34 e8       	ldi	r19, 0x84	; 132
     926:	9e e1       	ldi	r25, 0x1E	; 30
     928:	21 50       	subi	r18, 0x01	; 1
     92a:	30 40       	sbci	r19, 0x00	; 0
     92c:	90 40       	sbci	r25, 0x00	; 0
     92e:	e1 f7       	brne	.-8      	; 0x928 <ledvermelho+0x20>
     930:	00 c0       	rjmp	.+0      	; 0x932 <ledvermelho+0x2a>
     932:	00 00       	nop
	_delay_ms(500);
	PORTC = (1<<PORTC7);
     934:	88 b9       	out	0x08, r24	; 8
     936:	2f e7       	ldi	r18, 0x7F	; 127
     938:	34 e8       	ldi	r19, 0x84	; 132
     93a:	9e e1       	ldi	r25, 0x1E	; 30
     93c:	21 50       	subi	r18, 0x01	; 1
     93e:	30 40       	sbci	r19, 0x00	; 0
     940:	90 40       	sbci	r25, 0x00	; 0
     942:	e1 f7       	brne	.-8      	; 0x93c <ledvermelho+0x34>
     944:	00 c0       	rjmp	.+0      	; 0x946 <ledvermelho+0x3e>
     946:	00 00       	nop
	_delay_ms(500);
	PORTC = (0<<PORTC7);
     948:	18 b8       	out	0x08, r1	; 8
     94a:	2f e7       	ldi	r18, 0x7F	; 127
     94c:	34 e8       	ldi	r19, 0x84	; 132
     94e:	9e e1       	ldi	r25, 0x1E	; 30
     950:	21 50       	subi	r18, 0x01	; 1
     952:	30 40       	sbci	r19, 0x00	; 0
     954:	90 40       	sbci	r25, 0x00	; 0
     956:	e1 f7       	brne	.-8      	; 0x950 <ledvermelho+0x48>
     958:	00 c0       	rjmp	.+0      	; 0x95a <ledvermelho+0x52>
     95a:	00 00       	nop
	_delay_ms(500);
	PORTC = (1<<PORTC7);
     95c:	88 b9       	out	0x08, r24	; 8
     95e:	2f e7       	ldi	r18, 0x7F	; 127
     960:	34 e8       	ldi	r19, 0x84	; 132
     962:	8e e1       	ldi	r24, 0x1E	; 30
     964:	21 50       	subi	r18, 0x01	; 1
     966:	30 40       	sbci	r19, 0x00	; 0
     968:	80 40       	sbci	r24, 0x00	; 0
     96a:	e1 f7       	brne	.-8      	; 0x964 <ledvermelho+0x5c>
     96c:	00 c0       	rjmp	.+0      	; 0x96e <ledvermelho+0x66>
     96e:	00 00       	nop
	_delay_ms(500);
	PORTC = (0<<PORTC7);
     970:	18 b8       	out	0x08, r1	; 8
     972:	08 95       	ret

00000974 <lcd_write_byte>:
#define F_CPU 20000000
#include <util/delay.h>

#include	"font.h"

void lcd_write_byte(uint8_t B)	{
     974:	27 e0       	ldi	r18, 0x07	; 7
     976:	30 e0       	ldi	r19, 0x00	; 0
	uint8_t aux,i;
  for(i=8;i>=1;i--)	{
		C_BIT(LCD_PORT,LCD_CLK);
		aux=((B>>(i-1))&1);
		if(aux==1) S_BIT(LCD_PORT,LCD_DATA);
     978:	90 e0       	ldi	r25, 0x00	; 0
#include	"font.h"

void lcd_write_byte(uint8_t B)	{
	uint8_t aux,i;
  for(i=8;i>=1;i--)	{
		C_BIT(LCD_PORT,LCD_CLK);
     97a:	29 98       	cbi	0x05, 1	; 5
		aux=((B>>(i-1))&1);
		if(aux==1) S_BIT(LCD_PORT,LCD_DATA);
     97c:	ac 01       	movw	r20, r24
     97e:	02 2e       	mov	r0, r18
     980:	02 c0       	rjmp	.+4      	; 0x986 <lcd_write_byte+0x12>
     982:	55 95       	asr	r21
     984:	47 95       	ror	r20
     986:	0a 94       	dec	r0
     988:	e2 f7       	brpl	.-8      	; 0x982 <lcd_write_byte+0xe>
     98a:	40 ff       	sbrs	r20, 0
     98c:	02 c0       	rjmp	.+4      	; 0x992 <lcd_write_byte+0x1e>
     98e:	2a 9a       	sbi	0x05, 2	; 5
     990:	01 c0       	rjmp	.+2      	; 0x994 <lcd_write_byte+0x20>
		else C_BIT(LCD_PORT,LCD_DATA);
     992:	2a 98       	cbi	0x05, 2	; 5
		//_delay_us(1);
		S_BIT(LCD_PORT,LCD_CLK);
     994:	29 9a       	sbi	0x05, 1	; 5
     996:	21 50       	subi	r18, 0x01	; 1
     998:	31 09       	sbc	r19, r1
     99a:	78 f7       	brcc	.-34     	; 0x97a <lcd_write_byte+0x6>
		//_delay_us(1);
	}
}
     99c:	08 95       	ret

0000099e <lcd_instruction>:

void lcd_instruction(int8_t ins)	{
     99e:	cf 93       	push	r28
     9a0:	c8 2f       	mov	r28, r24
	lcd_write_byte(START_BYTE); // 5 1 bits, RS = 0, RW = 0
     9a2:	88 ef       	ldi	r24, 0xF8	; 248
     9a4:	e7 df       	rcall	.-50     	; 0x974 <lcd_write_byte>
	lcd_write_byte(ins & 0xf0);
     9a6:	8c 2f       	mov	r24, r28
     9a8:	80 7f       	andi	r24, 0xF0	; 240
     9aa:	e4 df       	rcall	.-56     	; 0x974 <lcd_write_byte>
	lcd_write_byte(ins << 4);
     9ac:	8c 2f       	mov	r24, r28
     9ae:	82 95       	swap	r24
     9b0:	80 7f       	andi	r24, 0xF0	; 240
     9b2:	e0 df       	rcall	.-64     	; 0x974 <lcd_write_byte>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     9b4:	87 e6       	ldi	r24, 0x67	; 103
     9b6:	91 e0       	ldi	r25, 0x01	; 1
     9b8:	01 97       	sbiw	r24, 0x01	; 1
     9ba:	f1 f7       	brne	.-4      	; 0x9b8 <lcd_instruction+0x1a>
     9bc:	00 c0       	rjmp	.+0      	; 0x9be <lcd_instruction+0x20>
     9be:	00 00       	nop
	_delay_us(72);
}
     9c0:	cf 91       	pop	r28
     9c2:	08 95       	ret

000009c4 <lcd_data>:

void lcd_data(int8_t data)	{
     9c4:	cf 93       	push	r28
     9c6:	c8 2f       	mov	r28, r24
	lcd_write_byte(START_BYTE+WRITE_DATA); // 5 1 bits, RS = 1, RW = 0
     9c8:	8a ef       	ldi	r24, 0xFA	; 250
     9ca:	d4 df       	rcall	.-88     	; 0x974 <lcd_write_byte>
	lcd_write_byte(data & 0xf0);
     9cc:	8c 2f       	mov	r24, r28
     9ce:	80 7f       	andi	r24, 0xF0	; 240
     9d0:	d1 df       	rcall	.-94     	; 0x974 <lcd_write_byte>
	lcd_write_byte(data << 4);
     9d2:	8c 2f       	mov	r24, r28
     9d4:	82 95       	swap	r24
     9d6:	80 7f       	andi	r24, 0xF0	; 240
     9d8:	cd df       	rcall	.-102    	; 0x974 <lcd_write_byte>
     9da:	87 e6       	ldi	r24, 0x67	; 103
     9dc:	91 e0       	ldi	r25, 0x01	; 1
     9de:	01 97       	sbiw	r24, 0x01	; 1
     9e0:	f1 f7       	brne	.-4      	; 0x9de <lcd_data+0x1a>
     9e2:	00 c0       	rjmp	.+0      	; 0x9e4 <lcd_data+0x20>
     9e4:	00 00       	nop
	_delay_us(72);
}
     9e6:	cf 91       	pop	r28
     9e8:	08 95       	ret

000009ea <lcd_set_cursor>:

void lcd_set_cursor(int8_t line, int8_t col)	{
     9ea:	cf 93       	push	r28
     9ec:	df 93       	push	r29
     9ee:	c8 2f       	mov	r28, r24
     9f0:	d6 2f       	mov	r29, r22
	// Contrary to the data sheet, the starting addresses for lines
	// 0, 1, 2 and 3 are 80, 90, 88 and 98
	lcd_instruction(FUNCTION_SET);//modo char 16
     9f2:	80 e3       	ldi	r24, 0x30	; 48
     9f4:	d4 df       	rcall	.-88     	; 0x99e <lcd_instruction>
	switch(line)	{
     9f6:	c1 30       	cpi	r28, 0x01	; 1
     9f8:	69 f0       	breq	.+26     	; 0xa14 <lcd_set_cursor+0x2a>
     9fa:	1c f4       	brge	.+6      	; 0xa02 <lcd_set_cursor+0x18>
     9fc:	cc 23       	and	r28, r28
     9fe:	31 f0       	breq	.+12     	; 0xa0c <lcd_set_cursor+0x22>
     a00:	14 c0       	rjmp	.+40     	; 0xa2a <lcd_set_cursor+0x40>
     a02:	c2 30       	cpi	r28, 0x02	; 2
     a04:	59 f0       	breq	.+22     	; 0xa1c <lcd_set_cursor+0x32>
     a06:	c3 30       	cpi	r28, 0x03	; 3
     a08:	69 f0       	breq	.+26     	; 0xa24 <lcd_set_cursor+0x3a>
     a0a:	0f c0       	rjmp	.+30     	; 0xa2a <lcd_set_cursor+0x40>
		case 0:lcd_instruction(LINHA1+col);
     a0c:	80 e8       	ldi	r24, 0x80	; 128
     a0e:	8d 0f       	add	r24, r29
     a10:	c6 df       	rcall	.-116    	; 0x99e <lcd_instruction>
			break;
     a12:	0b c0       	rjmp	.+22     	; 0xa2a <lcd_set_cursor+0x40>
		case 1:lcd_instruction(LINHA2+col);
     a14:	80 e9       	ldi	r24, 0x90	; 144
     a16:	8d 0f       	add	r24, r29
     a18:	c2 df       	rcall	.-124    	; 0x99e <lcd_instruction>
			break;
		case 2:lcd_instruction(LINHA3+col);
     a1a:	07 c0       	rjmp	.+14     	; 0xa2a <lcd_set_cursor+0x40>
     a1c:	88 e8       	ldi	r24, 0x88	; 136
     a1e:	8d 0f       	add	r24, r29
			break;
     a20:	be df       	rcall	.-132    	; 0x99e <lcd_instruction>
		case 3:lcd_instruction(LINHA4+col);
     a22:	03 c0       	rjmp	.+6      	; 0xa2a <lcd_set_cursor+0x40>
     a24:	88 e9       	ldi	r24, 0x98	; 152
     a26:	8d 0f       	add	r24, r29
     a28:	ba df       	rcall	.-140    	; 0x99e <lcd_instruction>
			break;
	} 
}
     a2a:	df 91       	pop	r29
     a2c:	cf 91       	pop	r28
     a2e:	08 95       	ret

00000a30 <lcd_clear>:

void lcd_clear()	{
	lcd_instruction(FUNCTION_SET);//modo char 16
     a30:	80 e3       	ldi	r24, 0x30	; 48
     a32:	b5 df       	rcall	.-150    	; 0x99e <lcd_instruction>
	lcd_instruction(CLR_INST); // clear
     a34:	81 e0       	ldi	r24, 0x01	; 1
     a36:	b3 df       	rcall	.-154    	; 0x99e <lcd_instruction>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a38:	8f e0       	ldi	r24, 0x0F	; 15
     a3a:	97 e2       	ldi	r25, 0x27	; 39
     a3c:	01 97       	sbiw	r24, 0x01	; 1
     a3e:	f1 f7       	brne	.-4      	; 0xa3c <lcd_clear+0xc>
     a40:	00 c0       	rjmp	.+0      	; 0xa42 <lcd_clear+0x12>
     a42:	00 00       	nop
     a44:	08 95       	ret

00000a46 <lcd_clear_graph>:
void lcd_clear_all()	{
	lcd_clear();
	lcd_clear_graph();
}
 
void lcd_clear_graph()	{
     a46:	cf 92       	push	r12
     a48:	df 92       	push	r13
     a4a:	ef 92       	push	r14
     a4c:	ff 92       	push	r15
     a4e:	0f 93       	push	r16
     a50:	1f 93       	push	r17
     a52:	cf 93       	push	r28
     a54:	df 93       	push	r29
	int ygroup,x,y,i; 
	for(ygroup=0;ygroup<64;ygroup++)	{
     a56:	00 e0       	ldi	r16, 0x00	; 0
     a58:	10 e0       	ldi	r17, 0x00	; 0
		if(ygroup<32)	{
			x=GRAPH_RAM_INIT;				//posição do inicio da primeira linha na memoria e nao no display
			y=ygroup+GRAPH_RAM_INIT;			//distancia de cima para baixo na memoria, e nao no display
		}	else	{
			x=GRAPH_RAM_INIT+0x08;	 //posição do inicio da segunda linha na memoria e nao no display
     a5a:	0f 2e       	mov	r0, r31
     a5c:	f8 e8       	ldi	r31, 0x88	; 136
     a5e:	cf 2e       	mov	r12, r31
     a60:	f0 2d       	mov	r31, r0
 
void lcd_clear_graph()	{
	int ygroup,x,y,i; 
	for(ygroup=0;ygroup<64;ygroup++)	{
		if(ygroup<32)	{
			x=GRAPH_RAM_INIT;				//posição do inicio da primeira linha na memoria e nao no display
     a62:	68 94       	set
     a64:	dd 24       	eor	r13, r13
     a66:	d7 f8       	bld	r13, 7
}
 
void lcd_clear_graph()	{
	int ygroup,x,y,i; 
	for(ygroup=0;ygroup<64;ygroup++)	{
		if(ygroup<32)	{
     a68:	00 32       	cpi	r16, 0x20	; 32
     a6a:	11 05       	cpc	r17, r1
     a6c:	34 f4       	brge	.+12     	; 0xa7a <lcd_clear_graph+0x34>
     a6e:	78 01       	movw	r14, r16
     a70:	80 e8       	ldi	r24, 0x80	; 128
     a72:	e8 0e       	add	r14, r24
     a74:	f1 1c       	adc	r15, r1
			x=GRAPH_RAM_INIT;				//posição do inicio da primeira linha na memoria e nao no display
     a76:	cd 2d       	mov	r28, r13
     a78:	05 c0       	rjmp	.+10     	; 0xa84 <lcd_clear_graph+0x3e>
     a7a:	78 01       	movw	r14, r16
     a7c:	80 e6       	ldi	r24, 0x60	; 96
     a7e:	e8 0e       	add	r14, r24
     a80:	f1 1c       	adc	r15, r1
			y=ygroup+GRAPH_RAM_INIT;			//distancia de cima para baixo na memoria, e nao no display
		}	else	{
			x=GRAPH_RAM_INIT+0x08;	 //posição do inicio da segunda linha na memoria e nao no display
     a82:	cc 2d       	mov	r28, r12
			y=ygroup-32+GRAPH_RAM_INIT;		//distancia de cima para baixo na memoria, e nao no display
		}
		lcd_instruction(FUNCTION_SET+EXT_INS);		//EXTENDED INSTRUCTION
     a84:	84 e3       	ldi	r24, 0x34	; 52
     a86:	8b df       	rcall	.-234    	; 0x99e <lcd_instruction>
		lcd_instruction(y);												//ENDEREÇO VERTICAL
     a88:	8e 2d       	mov	r24, r14
     a8a:	89 df       	rcall	.-238    	; 0x99e <lcd_instruction>
		lcd_instruction(x);												//ENDEREÇO HORIZONTAL
     a8c:	8c 2f       	mov	r24, r28
     a8e:	87 df       	rcall	.-242    	; 0x99e <lcd_instruction>
     a90:	c0 e1       	ldi	r28, 0x10	; 16
     a92:	d0 e0       	ldi	r29, 0x00	; 0
		//lcd_instruction(0x30);										//BASIC INSTRUCTION
		for(i=0;i<16;i++)	{
			lcd_data(0);
     a94:	80 e0       	ldi	r24, 0x00	; 0
     a96:	96 df       	rcall	.-212    	; 0x9c4 <lcd_data>
     a98:	21 97       	sbiw	r28, 0x01	; 1
     a9a:	e1 f7       	brne	.-8      	; 0xa94 <lcd_clear_graph+0x4e>
		}
		lcd_instruction(FUNCTION_SET+EXT_INS);		//EXTENDED INSTRUCTION
		lcd_instruction(y);												//ENDEREÇO VERTICAL
		lcd_instruction(x);												//ENDEREÇO HORIZONTAL
		//lcd_instruction(0x30);										//BASIC INSTRUCTION
		for(i=0;i<16;i++)	{
     a9c:	0f 5f       	subi	r16, 0xFF	; 255
	lcd_clear_graph();
}
 
void lcd_clear_graph()	{
	int ygroup,x,y,i; 
	for(ygroup=0;ygroup<64;ygroup++)	{
     a9e:	1f 4f       	sbci	r17, 0xFF	; 255
     aa0:	00 34       	cpi	r16, 0x40	; 64
     aa2:	11 05       	cpc	r17, r1
		//lcd_instruction(0x30);										//BASIC INSTRUCTION
		for(i=0;i<16;i++)	{
			lcd_data(0);
		}
	}
	lcd_instruction(FUNCTION_SET+EXT_INS+GRAPH_ON);
     aa4:	09 f7       	brne	.-62     	; 0xa68 <lcd_clear_graph+0x22>
     aa6:	86 e3       	ldi	r24, 0x36	; 54
     aa8:	7a df       	rcall	.-268    	; 0x99e <lcd_instruction>
	lcd_clear();
     aaa:	c2 df       	rcall	.-124    	; 0xa30 <lcd_clear>
     aac:	df 91       	pop	r29
}
     aae:	cf 91       	pop	r28
     ab0:	1f 91       	pop	r17
     ab2:	0f 91       	pop	r16
     ab4:	ff 90       	pop	r15
     ab6:	ef 90       	pop	r14
     ab8:	df 90       	pop	r13
     aba:	cf 90       	pop	r12
     abc:	08 95       	ret

00000abe <lcd_clear_all>:
     abe:	b8 df       	rcall	.-144    	; 0xa30 <lcd_clear>
	_delay_ms(2); // Needs 1.62ms delay
}
 
void lcd_clear_all()	{
	lcd_clear();
	lcd_clear_graph();
     ac0:	c2 cf       	rjmp	.-124    	; 0xa46 <lcd_clear_graph>
     ac2:	08 95       	ret

00000ac4 <lcd_init>:
     ac4:	22 9a       	sbi	0x04, 2	; 4
}

void lcd_init()	{
//	S_BIT(LCD_DDR,LCD_RST);			//Set bit on DDR register to be a output
	S_BIT(LCD_DDR,LCD_DATA);		//Set bit on DDR register to be a output
	S_BIT(LCD_DDR,LCD_CLK);			//Set bit on DDR register to be a output
     ac6:	21 9a       	sbi	0x04, 1	; 4
	S_BIT(LCD_DDR,LCD_PWR);			//Set bit on DDR register to be a output
     ac8:	20 9a       	sbi	0x04, 0	; 4
//	S_BIT(LCD_PORT,LCD_RST);		//Put Reset bit = 1
	S_BIT(LCD_PORT,LCD_PWR);		//Put Power bit = 1
     aca:	28 9a       	sbi	0x05, 0	; 5
     acc:	8f e4       	ldi	r24, 0x4F	; 79
     ace:	93 ec       	ldi	r25, 0xC3	; 195
     ad0:	01 97       	sbiw	r24, 0x01	; 1
     ad2:	f1 f7       	brne	.-4      	; 0xad0 <lcd_init+0xc>
     ad4:	00 c0       	rjmp	.+0      	; 0xad6 <lcd_init+0x12>
     ad6:	00 00       	nop
	_delay_ms(10);							// Wait for LCD to start
	lcd_instruction(FUNCTION_SET); // 8 bit data, basic instructions
     ad8:	80 e3       	ldi	r24, 0x30	; 48
     ada:	61 df       	rcall	.-318    	; 0x99e <lcd_instruction>
	lcd_instruction(DISPLAY_CONTROL+DISPLAY_ON); // display on
     adc:	8c e0       	ldi	r24, 0x0C	; 12
	lcd_clear();
     ade:	5f df       	rcall	.-322    	; 0x99e <lcd_instruction>
	lcd_instruction(ENTRY_MODE+ENTRY_MODE_INC); // increment, no shift
     ae0:	a7 df       	rcall	.-178    	; 0xa30 <lcd_clear>
     ae2:	86 e0       	ldi	r24, 0x06	; 6
     ae4:	5c cf       	rjmp	.-328    	; 0x99e <lcd_instruction>
     ae6:	08 95       	ret

00000ae8 <lcd_send_str>:
}

void lcd_send_str(char *str)	{
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	cf 93       	push	r28
     aee:	8c 01       	movw	r16, r24
	uint8_t i=0;
	lcd_instruction(FUNCTION_SET);//modo char 16
     af0:	80 e3       	ldi	r24, 0x30	; 48
     af2:	55 df       	rcall	.-342    	; 0x99e <lcd_instruction>
	while(str[i]!='\0')	{
     af4:	f8 01       	movw	r30, r16
     af6:	80 81       	ld	r24, Z
     af8:	88 23       	and	r24, r24
     afa:	49 f0       	breq	.+18     	; 0xb0e <lcd_send_str+0x26>
		lcd_data(str[i]);
     afc:	c0 e0       	ldi	r28, 0x00	; 0
     afe:	62 df       	rcall	.-316    	; 0x9c4 <lcd_data>
		i++;
     b00:	cf 5f       	subi	r28, 0xFF	; 255
}

void lcd_send_str(char *str)	{
	uint8_t i=0;
	lcd_instruction(FUNCTION_SET);//modo char 16
	while(str[i]!='\0')	{
     b02:	f8 01       	movw	r30, r16
     b04:	ec 0f       	add	r30, r28
     b06:	f1 1d       	adc	r31, r1
     b08:	80 81       	ld	r24, Z
     b0a:	81 11       	cpse	r24, r1
     b0c:	f8 cf       	rjmp	.-16     	; 0xafe <lcd_send_str+0x16>
		lcd_data(str[i]);
		i++;
	}
}
     b0e:	cf 91       	pop	r28
     b10:	1f 91       	pop	r17
     b12:	0f 91       	pop	r16
     b14:	08 95       	ret

00000b16 <twi_stop>:
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     b16:	85 ed       	ldi	r24, 0xD5	; 213
     b18:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     b1c:	ec eb       	ldi	r30, 0xBC	; 188
     b1e:	f0 e0       	ldi	r31, 0x00	; 0
     b20:	80 81       	ld	r24, Z
     b22:	84 fd       	sbrc	r24, 4
     b24:	fd cf       	rjmp	.-6      	; 0xb20 <twi_stop+0xa>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
     b26:	10 92 6d 02 	sts	0x026D, r1	; 0x80026d <twi_state>
     b2a:	08 95       	ret

00000b2c <twi_releaseBus>:
 * Output   none
 */
void twi_releaseBus(void)
{
  // release bus
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT);
     b2c:	85 ec       	ldi	r24, 0xC5	; 197
     b2e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

  // update twi state
  twi_state = TWI_READY;
     b32:	10 92 6d 02 	sts	0x026D, r1	; 0x80026d <twi_state>
     b36:	08 95       	ret

00000b38 <__vector_26>:
}

SIGNAL(TWI_vect)
{
     b38:	1f 92       	push	r1
     b3a:	0f 92       	push	r0
     b3c:	0f b6       	in	r0, 0x3f	; 63
     b3e:	0f 92       	push	r0
     b40:	11 24       	eor	r1, r1
     b42:	2f 93       	push	r18
     b44:	3f 93       	push	r19
     b46:	4f 93       	push	r20
     b48:	5f 93       	push	r21
     b4a:	6f 93       	push	r22
     b4c:	7f 93       	push	r23
     b4e:	8f 93       	push	r24
     b50:	9f 93       	push	r25
     b52:	af 93       	push	r26
     b54:	bf 93       	push	r27
     b56:	ef 93       	push	r30
     b58:	ff 93       	push	r31
  switch(TW_STATUS){
     b5a:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
     b5e:	e8 2f       	mov	r30, r24
     b60:	e8 7f       	andi	r30, 0xF8	; 248
     b62:	8e 2f       	mov	r24, r30
     b64:	90 e0       	ldi	r25, 0x00	; 0
     b66:	89 3c       	cpi	r24, 0xC9	; 201
     b68:	91 05       	cpc	r25, r1
     b6a:	08 f0       	brcs	.+2      	; 0xb6e <__vector_26+0x36>
     b6c:	d1 c0       	rjmp	.+418    	; 0xd10 <__vector_26+0x1d8>
     b6e:	fc 01       	movw	r30, r24
     b70:	e2 5c       	subi	r30, 0xC2	; 194
     b72:	ff 4f       	sbci	r31, 0xFF	; 255
     b74:	a7 c3       	rjmp	.+1870   	; 0x12c4 <__tablejump2__>
    // All Master
    case TW_START:     // sent start condition
    case TW_REP_START: // sent repeated start condition
      // copy device address and r/w bit to output register and ack
      TWDR = twi_slarw;
     b76:	80 91 6c 02 	lds	r24, 0x026C	; 0x80026c <twi_slarw>
     b7a:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     b7e:	85 ec       	ldi	r24, 0xC5	; 197
     b80:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     b84:	c5 c0       	rjmp	.+394    	; 0xd10 <__vector_26+0x1d8>

    // Master Transmitter
    case TW_MT_SLA_ACK:  // slave receiver acked address
    case TW_MT_DATA_ACK: // slave receiver acked data
      // if there is data to send, send it, otherwise stop 
      if(twi_masterBufferIndex < twi_masterBufferLength){
     b86:	90 91 47 02 	lds	r25, 0x0247	; 0x800247 <twi_masterBufferIndex>
     b8a:	80 91 46 02 	lds	r24, 0x0246	; 0x800246 <twi_masterBufferLength>
     b8e:	98 17       	cp	r25, r24
     b90:	80 f4       	brcc	.+32     	; 0xbb2 <__vector_26+0x7a>
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
     b92:	e0 91 47 02 	lds	r30, 0x0247	; 0x800247 <twi_masterBufferIndex>
     b96:	81 e0       	ldi	r24, 0x01	; 1
     b98:	8e 0f       	add	r24, r30
     b9a:	80 93 47 02 	sts	0x0247, r24	; 0x800247 <twi_masterBufferIndex>
     b9e:	f0 e0       	ldi	r31, 0x00	; 0
     ba0:	e8 5b       	subi	r30, 0xB8	; 184
     ba2:	fd 4f       	sbci	r31, 0xFD	; 253
     ba4:	80 81       	ld	r24, Z
     ba6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     baa:	85 ec       	ldi	r24, 0xC5	; 197
     bac:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
      if(twi_masterBufferIndex < twi_masterBufferLength){
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
        twi_reply(1);
      }else{
        twi_stop();
     bb0:	af c0       	rjmp	.+350    	; 0xd10 <__vector_26+0x1d8>
     bb2:	b1 df       	rcall	.-158    	; 0xb16 <twi_stop>
     bb4:	ad c0       	rjmp	.+346    	; 0xd10 <__vector_26+0x1d8>
      }
      break;
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
     bb6:	80 e2       	ldi	r24, 0x20	; 32
     bb8:	80 93 02 02 	sts	0x0202, r24	; 0x800202 <__data_end>
      twi_stop();
     bbc:	ac df       	rcall	.-168    	; 0xb16 <twi_stop>
      break;
     bbe:	a8 c0       	rjmp	.+336    	; 0xd10 <__vector_26+0x1d8>
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
     bc0:	80 e3       	ldi	r24, 0x30	; 48
     bc2:	80 93 02 02 	sts	0x0202, r24	; 0x800202 <__data_end>
      twi_stop();
     bc6:	a7 df       	rcall	.-178    	; 0xb16 <twi_stop>
      break;
    case TW_MT_ARB_LOST: // lost bus arbitration
      twi_error = TW_MT_ARB_LOST;
     bc8:	a3 c0       	rjmp	.+326    	; 0xd10 <__vector_26+0x1d8>
     bca:	88 e3       	ldi	r24, 0x38	; 56
     bcc:	80 93 02 02 	sts	0x0202, r24	; 0x800202 <__data_end>
      twi_releaseBus();
     bd0:	ad df       	rcall	.-166    	; 0xb2c <twi_releaseBus>
      break;
     bd2:	9e c0       	rjmp	.+316    	; 0xd10 <__vector_26+0x1d8>

    // Master Receiver
    case TW_MR_DATA_ACK: // data received, ack sent
      // put byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
     bd4:	e0 91 47 02 	lds	r30, 0x0247	; 0x800247 <twi_masterBufferIndex>
     bd8:	81 e0       	ldi	r24, 0x01	; 1
     bda:	8e 0f       	add	r24, r30
     bdc:	80 93 47 02 	sts	0x0247, r24	; 0x800247 <twi_masterBufferIndex>
     be0:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
     be4:	f0 e0       	ldi	r31, 0x00	; 0
     be6:	e8 5b       	subi	r30, 0xB8	; 184
     be8:	fd 4f       	sbci	r31, 0xFD	; 253
     bea:	80 83       	st	Z, r24
    case TW_MR_SLA_ACK:  // address sent, ack received
      // ack if more bytes are expected, otherwise nack
      if(twi_masterBufferIndex < twi_masterBufferLength){
     bec:	90 91 47 02 	lds	r25, 0x0247	; 0x800247 <twi_masterBufferIndex>
     bf0:	80 91 46 02 	lds	r24, 0x0246	; 0x800246 <twi_masterBufferLength>
     bf4:	98 17       	cp	r25, r24
     bf6:	20 f4       	brcc	.+8      	; 0xc00 <__vector_26+0xc8>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     bf8:	85 ec       	ldi	r24, 0xC5	; 197
     bfa:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     bfe:	88 c0       	rjmp	.+272    	; 0xd10 <__vector_26+0x1d8>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     c00:	85 e8       	ldi	r24, 0x85	; 133
     c02:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     c06:	84 c0       	rjmp	.+264    	; 0xd10 <__vector_26+0x1d8>
        twi_reply(0);
      }
      break;
    case TW_MR_DATA_NACK: // data received, nack sent
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
     c08:	e0 91 47 02 	lds	r30, 0x0247	; 0x800247 <twi_masterBufferIndex>
     c0c:	81 e0       	ldi	r24, 0x01	; 1
     c0e:	8e 0f       	add	r24, r30
     c10:	80 93 47 02 	sts	0x0247, r24	; 0x800247 <twi_masterBufferIndex>
     c14:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
     c18:	f0 e0       	ldi	r31, 0x00	; 0
     c1a:	e8 5b       	subi	r30, 0xB8	; 184
     c1c:	fd 4f       	sbci	r31, 0xFD	; 253
    case TW_MR_SLA_NACK: // address sent, nack received
      twi_stop();
     c1e:	80 83       	st	Z, r24
     c20:	7a df       	rcall	.-268    	; 0xb16 <twi_stop>
      break;
     c22:	76 c0       	rjmp	.+236    	; 0xd10 <__vector_26+0x1d8>
    case TW_SR_SLA_ACK:   // addressed, returned ack
    case TW_SR_GCALL_ACK: // addressed generally, returned ack
    case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
    case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
      // enter slave receiver mode
      twi_state = TWI_SRX;
     c24:	83 e0       	ldi	r24, 0x03	; 3
     c26:	80 93 6d 02 	sts	0x026D, r24	; 0x80026d <twi_state>
      // indicate that rx buffer can be overwritten and ack
      twi_rxBufferIndex = 0;
     c2a:	10 92 03 02 	sts	0x0203, r1	; 0x800203 <twi_rxBufferIndex>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     c2e:	85 ec       	ldi	r24, 0xC5	; 197
     c30:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     c34:	6d c0       	rjmp	.+218    	; 0xd10 <__vector_26+0x1d8>
      twi_reply(1);
      break;
    case TW_SR_DATA_ACK:       // data received, returned ack
    case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
      // if there is still room in the rx buffer
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
     c36:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <twi_rxBufferIndex>
     c3a:	80 32       	cpi	r24, 0x20	; 32
     c3c:	80 f4       	brcc	.+32     	; 0xc5e <__vector_26+0x126>
        // put byte in buffer and ack
        twi_rxBuffer[twi_rxBufferIndex++] = TWDR;
     c3e:	e0 91 03 02 	lds	r30, 0x0203	; 0x800203 <twi_rxBufferIndex>
     c42:	81 e0       	ldi	r24, 0x01	; 1
     c44:	8e 0f       	add	r24, r30
     c46:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <twi_rxBufferIndex>
     c4a:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
     c4e:	f0 e0       	ldi	r31, 0x00	; 0
     c50:	ec 5f       	subi	r30, 0xFC	; 252
     c52:	fd 4f       	sbci	r31, 0xFD	; 253
     c54:	80 83       	st	Z, r24
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     c56:	85 ec       	ldi	r24, 0xC5	; 197
     c58:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     c5c:	59 c0       	rjmp	.+178    	; 0xd10 <__vector_26+0x1d8>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     c5e:	85 e8       	ldi	r24, 0x85	; 133
     c60:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     c64:	55 c0       	rjmp	.+170    	; 0xd10 <__vector_26+0x1d8>
        twi_reply(0);
      }
      break;
    case TW_SR_STOP: // stop or repeated start condition received
      // put a null char after data if there's room
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
     c66:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <twi_rxBufferIndex>
     c6a:	80 32       	cpi	r24, 0x20	; 32
     c6c:	30 f4       	brcc	.+12     	; 0xc7a <__vector_26+0x142>
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
     c6e:	e0 91 03 02 	lds	r30, 0x0203	; 0x800203 <twi_rxBufferIndex>
     c72:	f0 e0       	ldi	r31, 0x00	; 0
     c74:	ec 5f       	subi	r30, 0xFC	; 252
     c76:	fd 4f       	sbci	r31, 0xFD	; 253
      }
      // sends ack and stops interface for clock stretching
      twi_stop();
     c78:	10 82       	st	Z, r1
     c7a:	4d df       	rcall	.-358    	; 0xb16 <twi_stop>
      // callback to user defined callback
      twi_onSlaveReceive(twi_rxBuffer, twi_rxBufferIndex);
     c7c:	60 91 03 02 	lds	r22, 0x0203	; 0x800203 <twi_rxBufferIndex>
     c80:	70 e0       	ldi	r23, 0x00	; 0
     c82:	e0 91 68 02 	lds	r30, 0x0268	; 0x800268 <twi_onSlaveReceive>
     c86:	f0 91 69 02 	lds	r31, 0x0269	; 0x800269 <twi_onSlaveReceive+0x1>
     c8a:	84 e0       	ldi	r24, 0x04	; 4
     c8c:	92 e0       	ldi	r25, 0x02	; 2
      // since we submit rx buffer to "wire" library, we can reset it
      twi_rxBufferIndex = 0;
     c8e:	09 95       	icall
     c90:	10 92 03 02 	sts	0x0203, r1	; 0x800203 <twi_rxBufferIndex>
      // ack future responses and leave slave receiver state
      twi_releaseBus();
     c94:	4b df       	rcall	.-362    	; 0xb2c <twi_releaseBus>
      break;
     c96:	3c c0       	rjmp	.+120    	; 0xd10 <__vector_26+0x1d8>
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     c98:	85 e8       	ldi	r24, 0x85	; 133
     c9a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     c9e:	38 c0       	rjmp	.+112    	; 0xd10 <__vector_26+0x1d8>
    
    // Slave Transmitter
    case TW_ST_SLA_ACK:          // addressed, returned ack
    case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
      // enter slave transmitter mode
      twi_state = TWI_STX;
     ca0:	84 e0       	ldi	r24, 0x04	; 4
     ca2:	80 93 6d 02 	sts	0x026D, r24	; 0x80026d <twi_state>
      // ready the tx buffer index for iteration
      twi_txBufferIndex = 0;
     ca6:	10 92 25 02 	sts	0x0225, r1	; 0x800225 <twi_txBufferIndex>
      // set tx buffer length to be zero, to verify if user changes it
      twi_txBufferLength = 0;
     caa:	10 92 24 02 	sts	0x0224, r1	; 0x800224 <twi_txBufferLength>
      // request for txBuffer to be filled and length to be set
      // note: user must call twi_transmit(bytes, length) to do this
      twi_onSlaveTransmit();
     cae:	e0 91 6a 02 	lds	r30, 0x026A	; 0x80026a <twi_onSlaveTransmit>
     cb2:	f0 91 6b 02 	lds	r31, 0x026B	; 0x80026b <twi_onSlaveTransmit+0x1>
     cb6:	09 95       	icall
      // if they didn't change buffer & length, initialize it
      if(0 == twi_txBufferLength){
     cb8:	80 91 24 02 	lds	r24, 0x0224	; 0x800224 <twi_txBufferLength>
     cbc:	81 11       	cpse	r24, r1
     cbe:	05 c0       	rjmp	.+10     	; 0xcca <__vector_26+0x192>
        twi_txBufferLength = 1;
     cc0:	81 e0       	ldi	r24, 0x01	; 1
     cc2:	80 93 24 02 	sts	0x0224, r24	; 0x800224 <twi_txBufferLength>
        twi_txBuffer[0] = 0x00;
     cc6:	10 92 26 02 	sts	0x0226, r1	; 0x800226 <twi_txBuffer>
      }
      // transmit first byte from buffer, fall
    case TW_ST_DATA_ACK: // byte sent, ack returned
      // copy data to output register
      TWDR = twi_txBuffer[twi_txBufferIndex++];
     cca:	e0 91 25 02 	lds	r30, 0x0225	; 0x800225 <twi_txBufferIndex>
     cce:	81 e0       	ldi	r24, 0x01	; 1
     cd0:	8e 0f       	add	r24, r30
     cd2:	80 93 25 02 	sts	0x0225, r24	; 0x800225 <twi_txBufferIndex>
     cd6:	f0 e0       	ldi	r31, 0x00	; 0
     cd8:	ea 5d       	subi	r30, 0xDA	; 218
     cda:	fd 4f       	sbci	r31, 0xFD	; 253
     cdc:	80 81       	ld	r24, Z
     cde:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
      // if there is more to send, ack, otherwise nack
      if(twi_txBufferIndex < twi_txBufferLength){
     ce2:	90 91 25 02 	lds	r25, 0x0225	; 0x800225 <twi_txBufferIndex>
     ce6:	80 91 24 02 	lds	r24, 0x0224	; 0x800224 <twi_txBufferLength>
     cea:	98 17       	cp	r25, r24
     cec:	20 f4       	brcc	.+8      	; 0xcf6 <__vector_26+0x1be>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     cee:	85 ec       	ldi	r24, 0xC5	; 197
     cf0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     cf4:	0d c0       	rjmp	.+26     	; 0xd10 <__vector_26+0x1d8>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     cf6:	85 e8       	ldi	r24, 0x85	; 133
     cf8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     cfc:	09 c0       	rjmp	.+18     	; 0xd10 <__vector_26+0x1d8>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     cfe:	85 ec       	ldi	r24, 0xC5	; 197
     d00:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    case TW_ST_DATA_NACK: // received nack, we are done 
    case TW_ST_LAST_DATA: // received ack, but we are done already!
      // ack future responses
      twi_reply(1);
      // leave slave receiver state
      twi_state = TWI_READY;
     d04:	10 92 6d 02 	sts	0x026D, r1	; 0x80026d <twi_state>

    // All
    case TW_NO_INFO:   // no state information
      break;
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
     d08:	03 c0       	rjmp	.+6      	; 0xd10 <__vector_26+0x1d8>
     d0a:	10 92 02 02 	sts	0x0202, r1	; 0x800202 <__data_end>
      twi_stop();
     d0e:	03 df       	rcall	.-506    	; 0xb16 <twi_stop>
      break;
  }
}
     d10:	ff 91       	pop	r31
     d12:	ef 91       	pop	r30
     d14:	bf 91       	pop	r27
     d16:	af 91       	pop	r26
     d18:	9f 91       	pop	r25
     d1a:	8f 91       	pop	r24
     d1c:	7f 91       	pop	r23
     d1e:	6f 91       	pop	r22
     d20:	5f 91       	pop	r21
     d22:	4f 91       	pop	r20
     d24:	3f 91       	pop	r19
     d26:	2f 91       	pop	r18
     d28:	0f 90       	pop	r0
     d2a:	0f be       	out	0x3f, r0	; 63
     d2c:	0f 90       	pop	r0
     d2e:	1f 90       	pop	r1
     d30:	18 95       	reti

00000d32 <start>:
	uint8_t bytemain;
	uint8_t str[MAX_LEN];
	
/* Confgurações iniciais do sistema */
void start(){
	DDRB |= (1<<PORTB0)|(1<<PORTB1)|(1<<PORTB2); // PB0
     d32:	84 b1       	in	r24, 0x04	; 4
     d34:	87 60       	ori	r24, 0x07	; 7
     d36:	84 b9       	out	0x04, r24	; 4
	
	//USART0
	UBRR0H	=	0x00;										// Setup USART0
     d38:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
	UBRR0L	=	0x2A;										// BaudRate 57600
     d3c:	8a e2       	ldi	r24, 0x2A	; 42
     d3e:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
	UCSR0A	=	0b00000010;									// U2Xn = 1,((F_CPU/(8*B_Rate_1))-1)
     d42:	82 e0       	ldi	r24, 0x02	; 2
     d44:	80 93 c0 00 	sts	0x00C0, r24	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
	UCSR0B	=	0b10011000;									// 8N1
     d48:	88 e9       	ldi	r24, 0x98	; 152
     d4a:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
	UCSR0C	=	0b00000110;									//
     d4e:	86 e0       	ldi	r24, 0x06	; 6
     d50:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
	
	//TIMER0
	OCR0A		=	0xC2;									// Valor para comparação no timer0
     d54:	82 ec       	ldi	r24, 0xC2	; 194
     d56:	87 bd       	out	0x27, r24	; 39
	TCCR0A	=	0b10000010;									// Configurações timer0 = 2.5ms
     d58:	82 e8       	ldi	r24, 0x82	; 130
     d5a:	84 bd       	out	0x24, r24	; 36
	TCCR0B	=	0b00000100;									// CTC mode 256 presacaler
     d5c:	84 e0       	ldi	r24, 0x04	; 4
     d5e:	85 bd       	out	0x25, r24	; 37
	TIMSK0 |=	0b00000010;									// enable T0
     d60:	ee e6       	ldi	r30, 0x6E	; 110
     d62:	f0 e0       	ldi	r31, 0x00	; 0
     d64:	80 81       	ld	r24, Z
     d66:	82 60       	ori	r24, 0x02	; 2
     d68:	80 83       	st	Z, r24
	
	TWSR = 0;												// no prescaler
     d6a:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	TWBR = ((20000000/400000)-16)/2;						// must be > 10 for stable operation ((F_CPU/SCL_CLOCK)-16)/2
     d6e:	81 e1       	ldi	r24, 0x11	; 17
     d70:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
	_gres=0.0076;											// 250.0/32767.0; MPU9250_GFS_250 (Existe ainda 500, 1000, 2000)
     d74:	8c e6       	ldi	r24, 0x6C	; 108
     d76:	99 e0       	ldi	r25, 0x09	; 9
     d78:	a9 ef       	ldi	r26, 0xF9	; 249
     d7a:	bb e3       	ldi	r27, 0x3B	; 59
     d7c:	80 93 71 02 	sts	0x0271, r24	; 0x800271 <_gres>
     d80:	90 93 72 02 	sts	0x0272, r25	; 0x800272 <_gres+0x1>
     d84:	a0 93 73 02 	sts	0x0273, r26	; 0x800273 <_gres+0x2>
     d88:	b0 93 74 02 	sts	0x0274, r27	; 0x800274 <_gres+0x3>
	_ares=0.000061;											//2.0/32767.0; MPU9250_AFS_2G (Existe ainda 4G, 8G, 16G)
     d8c:	80 e4       	ldi	r24, 0x40	; 64
     d8e:	9a ed       	ldi	r25, 0xDA	; 218
     d90:	af e7       	ldi	r26, 0x7F	; 127
     d92:	b8 e3       	ldi	r27, 0x38	; 56
     d94:	80 93 7d 02 	sts	0x027D, r24	; 0x80027d <_ares>
     d98:	90 93 7e 02 	sts	0x027E, r25	; 0x80027e <_ares+0x1>
     d9c:	a0 93 7f 02 	sts	0x027F, r26	; 0x80027f <_ares+0x2>
     da0:	b0 93 80 02 	sts	0x0280, r27	; 0x800280 <_ares+0x3>

		
	SREG   |=	0b10000000;									// Enable Global Interrupt
     da4:	8f b7       	in	r24, 0x3f	; 63
     da6:	80 68       	ori	r24, 0x80	; 128
     da8:	8f bf       	out	0x3f, r24	; 63
     daa:	08 95       	ret

00000dac <__vector_16>:
}

/* Interrupt Handler Timer 0 */
ISR(TIMER0_COMPA_vect){										//contador de 500ms
     dac:	1f 92       	push	r1
     dae:	0f 92       	push	r0
     db0:	0f b6       	in	r0, 0x3f	; 63
     db2:	0f 92       	push	r0
     db4:	11 24       	eor	r1, r1
     db6:	8f 93       	push	r24
	cont++;													// incrementa contador
     db8:	80 91 6e 02 	lds	r24, 0x026E	; 0x80026e <cont>
     dbc:	8f 5f       	subi	r24, 0xFF	; 255
     dbe:	80 93 6e 02 	sts	0x026E, r24	; 0x80026e <cont>
	if (cont==200)	{										// 200*2.5=500ms
     dc2:	80 91 6e 02 	lds	r24, 0x026E	; 0x80026e <cont>
     dc6:	88 3c       	cpi	r24, 0xC8	; 200
     dc8:	39 f4       	brne	.+14     	; 0xdd8 <__vector_16+0x2c>
		cont=0;												// limpar variavel de tempo
     dca:	10 92 6e 02 	sts	0x026E, r1	; 0x80026e <cont>
		myflags.blink_ok=1;
     dce:	80 91 a1 02 	lds	r24, 0x02A1	; 0x8002a1 <myflags>
     dd2:	84 60       	ori	r24, 0x04	; 4
     dd4:	80 93 a1 02 	sts	0x02A1, r24	; 0x8002a1 <myflags>
	}
}
     dd8:	8f 91       	pop	r24
     dda:	0f 90       	pop	r0
     ddc:	0f be       	out	0x3f, r0	; 63
     dde:	0f 90       	pop	r0
     de0:	1f 90       	pop	r1
     de2:	18 95       	reti

00000de4 <__vector_20>:

/* Interrupt Handler da USART 0 */
ISR(USART0_RX_vect){
     de4:	1f 92       	push	r1
     de6:	0f 92       	push	r0
     de8:	0f b6       	in	r0, 0x3f	; 63
     dea:	0f 92       	push	r0
     dec:	11 24       	eor	r1, r1
     dee:	8f 93       	push	r24
	myflags.rx0_on=	1;										// turn on flag on (data in buffer)
     df0:	80 91 a1 02 	lds	r24, 0x02A1	; 0x8002a1 <myflags>
     df4:	81 60       	ori	r24, 0x01	; 1
     df6:	80 93 a1 02 	sts	0x02A1, r24	; 0x8002a1 <myflags>
	usart0_data		=	UDR0;								// save data on here
     dfa:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
     dfe:	80 93 8a 02 	sts	0x028A, r24	; 0x80028a <usart0_data>
}
     e02:	8f 91       	pop	r24
     e04:	0f 90       	pop	r0
     e06:	0f be       	out	0x3f, r0	; 63
     e08:	0f 90       	pop	r0
     e0a:	1f 90       	pop	r1
     e0c:	18 95       	reti

00000e0e <send_PC>:


void send_PC(){
     e0e:	cf 93       	push	r28
     e10:	df 93       	push	r29
	unsigned char i=0;										// Variável local, apontador de bytes
	while(PC_buffer[i]!='\0'){								// enquanto houver bytes para envio
     e12:	90 91 a6 02 	lds	r25, 0x02A6	; 0x8002a6 <PC_buffer>
     e16:	99 23       	and	r25, r25
     e18:	89 f0       	breq	.+34     	; 0xe3c <send_PC+0x2e>
     e1a:	20 e0       	ldi	r18, 0x00	; 0
		while((UCSR0A & 1<<UDRE0)==0);						// esperar pelo envio de 1 byte
     e1c:	e0 ec       	ldi	r30, 0xC0	; 192
     e1e:	f0 e0       	ldi	r31, 0x00	; 0
		UDR0=PC_buffer[i];									// próximo byte
     e20:	c6 ec       	ldi	r28, 0xC6	; 198
     e22:	d0 e0       	ldi	r29, 0x00	; 0


void send_PC(){
	unsigned char i=0;										// Variável local, apontador de bytes
	while(PC_buffer[i]!='\0'){								// enquanto houver bytes para envio
		while((UCSR0A & 1<<UDRE0)==0);						// esperar pelo envio de 1 byte
     e24:	80 81       	ld	r24, Z
     e26:	85 ff       	sbrs	r24, 5
     e28:	fd cf       	rjmp	.-6      	; 0xe24 <send_PC+0x16>
		UDR0=PC_buffer[i];									// próximo byte
     e2a:	98 83       	st	Y, r25
		i++;												// incrementa apontador
     e2c:	2f 5f       	subi	r18, 0xFF	; 255
}


void send_PC(){
	unsigned char i=0;										// Variável local, apontador de bytes
	while(PC_buffer[i]!='\0'){								// enquanto houver bytes para envio
     e2e:	a2 2f       	mov	r26, r18
     e30:	b0 e0       	ldi	r27, 0x00	; 0
     e32:	aa 55       	subi	r26, 0x5A	; 90
     e34:	bd 4f       	sbci	r27, 0xFD	; 253
     e36:	9c 91       	ld	r25, X
     e38:	91 11       	cpse	r25, r1
     e3a:	f4 cf       	rjmp	.-24     	; 0xe24 <send_PC+0x16>
		while((UCSR0A & 1<<UDRE0)==0);						// esperar pelo envio de 1 byte
		UDR0=PC_buffer[i];									// próximo byte
		i++;												// incrementa apontador
	}
}
     e3c:	df 91       	pop	r29
     e3e:	cf 91       	pop	r28
     e40:	08 95       	ret

00000e42 <identificar>:

/* Identificação do trabalho*/
void identificar()	{
	sprintf(PC_buffer, "\r\n PEDOMETRO \r\n");		//rs232
     e42:	80 e1       	ldi	r24, 0x10	; 16
     e44:	e0 e0       	ldi	r30, 0x00	; 0
     e46:	f1 e0       	ldi	r31, 0x01	; 1
     e48:	a6 ea       	ldi	r26, 0xA6	; 166
     e4a:	b2 e0       	ldi	r27, 0x02	; 2
     e4c:	01 90       	ld	r0, Z+
     e4e:	0d 92       	st	X+, r0
     e50:	8a 95       	dec	r24
     e52:	e1 f7       	brne	.-8      	; 0xe4c <identificar+0xa>
	send_PC();
     e54:	dc df       	rcall	.-72     	; 0xe0e <send_PC>
	sprintf(PC_buffer, "1140205@isep.ipp.pt - Andre Marques\r\n\n");			//rs232
     e56:	87 e2       	ldi	r24, 0x27	; 39
     e58:	e0 e1       	ldi	r30, 0x10	; 16
     e5a:	f1 e0       	ldi	r31, 0x01	; 1
     e5c:	a6 ea       	ldi	r26, 0xA6	; 166
     e5e:	b2 e0       	ldi	r27, 0x02	; 2
     e60:	01 90       	ld	r0, Z+
     e62:	0d 92       	st	X+, r0
     e64:	8a 95       	dec	r24
	send_PC();
     e66:	e1 f7       	brne	.-8      	; 0xe60 <identificar+0x1e>
     e68:	d2 df       	rcall	.-92     	; 0xe0e <send_PC>
	sprintf(PC_buffer, "1141286@isep.ipp.pt - Thor Jose Struck\r\n\n");			//rs232
     e6a:	8a e2       	ldi	r24, 0x2A	; 42
     e6c:	e7 e3       	ldi	r30, 0x37	; 55
     e6e:	f1 e0       	ldi	r31, 0x01	; 1
     e70:	a6 ea       	ldi	r26, 0xA6	; 166
     e72:	b2 e0       	ldi	r27, 0x02	; 2
     e74:	01 90       	ld	r0, Z+
     e76:	0d 92       	st	X+, r0
     e78:	8a 95       	dec	r24
	send_PC();
     e7a:	e1 f7       	brne	.-8      	; 0xe74 <identificar+0x32>
     e7c:	c8 df       	rcall	.-112    	; 0xe0e <send_PC>
	lcd_clear_all();
     e7e:	1f de       	rcall	.-962    	; 0xabe <lcd_clear_all>
	lcd_set_cursor(0,0);
     e80:	60 e0       	ldi	r22, 0x00	; 0
     e82:	80 e0       	ldi	r24, 0x00	; 0
     e84:	b2 dd       	rcall	.-1180   	; 0x9ea <lcd_set_cursor>
	lcd_send_str("  Andre Marques");
     e86:	81 e6       	ldi	r24, 0x61	; 97
     e88:	91 e0       	ldi	r25, 0x01	; 1
     e8a:	2e de       	rcall	.-932    	; 0xae8 <lcd_send_str>
	lcd_set_cursor(1,0);
     e8c:	60 e0       	ldi	r22, 0x00	; 0
     e8e:	81 e0       	ldi	r24, 0x01	; 1
     e90:	ac dd       	rcall	.-1192   	; 0x9ea <lcd_set_cursor>
	lcd_send_str("  N': ");
     e92:	81 e7       	ldi	r24, 0x71	; 113
     e94:	91 e0       	ldi	r25, 0x01	; 1
     e96:	28 de       	rcall	.-944    	; 0xae8 <lcd_send_str>
	lcd_send_str("1140205");
     e98:	88 e7       	ldi	r24, 0x78	; 120
     e9a:	91 e0       	ldi	r25, 0x01	; 1
     e9c:	25 de       	rcall	.-950    	; 0xae8 <lcd_send_str>
	lcd_set_cursor(2,0);
     e9e:	60 e0       	ldi	r22, 0x00	; 0
     ea0:	82 e0       	ldi	r24, 0x02	; 2
     ea2:	a3 dd       	rcall	.-1210   	; 0x9ea <lcd_set_cursor>
	lcd_send_str("  Thor Struck");
     ea4:	80 e8       	ldi	r24, 0x80	; 128
     ea6:	91 e0       	ldi	r25, 0x01	; 1
     ea8:	1f de       	rcall	.-962    	; 0xae8 <lcd_send_str>
	lcd_set_cursor(3,0);
     eaa:	60 e0       	ldi	r22, 0x00	; 0
     eac:	83 e0       	ldi	r24, 0x03	; 3
     eae:	9d dd       	rcall	.-1222   	; 0x9ea <lcd_set_cursor>
     eb0:	81 e7       	ldi	r24, 0x71	; 113
	lcd_send_str("  N': ");
     eb2:	91 e0       	ldi	r25, 0x01	; 1
     eb4:	19 de       	rcall	.-974    	; 0xae8 <lcd_send_str>
     eb6:	8e e8       	ldi	r24, 0x8E	; 142
     eb8:	91 e0       	ldi	r25, 0x01	; 1
	lcd_send_str("1141286");
     eba:	16 de       	rcall	.-980    	; 0xae8 <lcd_send_str>
     ebc:	2f ef       	ldi	r18, 0xFF	; 255
     ebe:	3c e2       	ldi	r19, 0x2C	; 44
     ec0:	81 e3       	ldi	r24, 0x31	; 49
     ec2:	91 e0       	ldi	r25, 0x01	; 1
     ec4:	21 50       	subi	r18, 0x01	; 1
     ec6:	30 40       	sbci	r19, 0x00	; 0
     ec8:	80 40       	sbci	r24, 0x00	; 0
     eca:	90 40       	sbci	r25, 0x00	; 0
     ecc:	d9 f7       	brne	.-10     	; 0xec4 <identificar+0x82>
     ece:	00 c0       	rjmp	.+0      	; 0xed0 <identificar+0x8e>
     ed0:	00 00       	nop
     ed2:	f5 cd       	rjmp	.-1046   	; 0xabe <lcd_clear_all>
     ed4:	08 95       	ret

00000ed6 <printAcelData>:
	_delay_ms(6000);
	lcd_clear_all();
     ed6:	0f 93       	push	r16
     ed8:	1f 93       	push	r17
     eda:	4f e8       	ldi	r20, 0x8F	; 143
}

void printAcelData(){
	/* ************************** ACELERÓMETRO ********************** */
	readAccelxyz(&ax, &ay, &az);
     edc:	52 e0       	ldi	r21, 0x02	; 2
     ede:	66 ee       	ldi	r22, 0xE6	; 230
     ee0:	72 e0       	ldi	r23, 0x02	; 2
     ee2:	88 e9       	ldi	r24, 0x98	; 152
     ee4:	92 e0       	ldi	r25, 0x02	; 2
     ee6:	af da       	rcall	.-2722   	; 0x446 <readAccelxyz>
	dtostrf(ax, 4, 2, tudo);					// converter em string
     ee8:	60 91 98 02 	lds	r22, 0x0298	; 0x800298 <ax>
     eec:	70 91 99 02 	lds	r23, 0x0299	; 0x800299 <ax+0x1>
     ef0:	80 91 9a 02 	lds	r24, 0x029A	; 0x80029a <ax+0x2>
     ef4:	90 91 9b 02 	lds	r25, 0x029B	; 0x80029b <ax+0x3>
     ef8:	03 e9       	ldi	r16, 0x93	; 147
     efa:	12 e0       	ldi	r17, 0x02	; 2
     efc:	22 e0       	ldi	r18, 0x02	; 2
     efe:	44 e0       	ldi	r20, 0x04	; 4
     f00:	e7 d1       	rcall	.+974    	; 0x12d0 <dtostrf>
	dtostrf(ay, 4, 2, tudo1);					// converter em string
     f02:	60 91 e6 02 	lds	r22, 0x02E6	; 0x8002e6 <ay>
     f06:	70 91 e7 02 	lds	r23, 0x02E7	; 0x8002e7 <ay+0x1>
     f0a:	80 91 e8 02 	lds	r24, 0x02E8	; 0x8002e8 <ay+0x2>
     f0e:	90 91 e9 02 	lds	r25, 0x02E9	; 0x8002e9 <ay+0x3>
     f12:	04 ec       	ldi	r16, 0xC4	; 196
     f14:	12 e0       	ldi	r17, 0x02	; 2
     f16:	22 e0       	ldi	r18, 0x02	; 2
     f18:	44 e0       	ldi	r20, 0x04	; 4
     f1a:	da d1       	rcall	.+948    	; 0x12d0 <dtostrf>
	dtostrf(az, 3, 2, tudo2);					// converter em string
     f1c:	60 91 8f 02 	lds	r22, 0x028F	; 0x80028f <az>
     f20:	70 91 90 02 	lds	r23, 0x0290	; 0x800290 <az+0x1>
     f24:	80 91 91 02 	lds	r24, 0x0291	; 0x800291 <az+0x2>
     f28:	90 91 92 02 	lds	r25, 0x0292	; 0x800292 <az+0x3>
     f2c:	0c e9       	ldi	r16, 0x9C	; 156
     f2e:	12 e0       	ldi	r17, 0x02	; 2
     f30:	22 e0       	ldi	r18, 0x02	; 2
     f32:	43 e0       	ldi	r20, 0x03	; 3
	
	lcd_set_cursor(0,0);
     f34:	cd d1       	rcall	.+922    	; 0x12d0 <dtostrf>
     f36:	60 e0       	ldi	r22, 0x00	; 0
     f38:	80 e0       	ldi	r24, 0x00	; 0
	lcd_send_str("ax= ");
     f3a:	57 dd       	rcall	.-1362   	; 0x9ea <lcd_set_cursor>
     f3c:	86 e9       	ldi	r24, 0x96	; 150
     f3e:	91 e0       	ldi	r25, 0x01	; 1
	lcd_send_str(tudo);
     f40:	d3 dd       	rcall	.-1114   	; 0xae8 <lcd_send_str>
     f42:	83 e9       	ldi	r24, 0x93	; 147
     f44:	92 e0       	ldi	r25, 0x02	; 2
	lcd_set_cursor(1,0);
     f46:	d0 dd       	rcall	.-1120   	; 0xae8 <lcd_send_str>
     f48:	60 e0       	ldi	r22, 0x00	; 0
     f4a:	81 e0       	ldi	r24, 0x01	; 1
	lcd_send_str("ay= ");
     f4c:	4e dd       	rcall	.-1380   	; 0x9ea <lcd_set_cursor>
     f4e:	8b e9       	ldi	r24, 0x9B	; 155
     f50:	91 e0       	ldi	r25, 0x01	; 1
	lcd_send_str(tudo1);
     f52:	ca dd       	rcall	.-1132   	; 0xae8 <lcd_send_str>
     f54:	84 ec       	ldi	r24, 0xC4	; 196
     f56:	92 e0       	ldi	r25, 0x02	; 2
	lcd_set_cursor(2,0);
     f58:	c7 dd       	rcall	.-1138   	; 0xae8 <lcd_send_str>
     f5a:	60 e0       	ldi	r22, 0x00	; 0
     f5c:	82 e0       	ldi	r24, 0x02	; 2
     f5e:	45 dd       	rcall	.-1398   	; 0x9ea <lcd_set_cursor>
	lcd_send_str("az= ");
     f60:	80 ea       	ldi	r24, 0xA0	; 160
     f62:	91 e0       	ldi	r25, 0x01	; 1
     f64:	c1 dd       	rcall	.-1150   	; 0xae8 <lcd_send_str>
     f66:	c8 01       	movw	r24, r16
	lcd_send_str(tudo2);
     f68:	bf dd       	rcall	.-1154   	; 0xae8 <lcd_send_str>
     f6a:	1f 91       	pop	r17
     f6c:	0f 91       	pop	r16
}
     f6e:	08 95       	ret

00000f70 <main>:
     f70:	a9 dd       	rcall	.-1198   	; 0xac4 <lcd_init>
     f72:	df de       	rcall	.-578    	; 0xd32 <start>

int main(void){
    lcd_init();											//	Configurar o LCD
	start();
	identificar();
     f74:	66 df       	rcall	.-308    	; 0xe42 <identificar>

	//I2C
	ret0 = i2c_rep_start(MPU9250_ADDR+I2C_WRITE);			// set device address and write mode
     f76:	80 ed       	ldi	r24, 0xD0	; 208
     f78:	33 da       	rcall	.-2970   	; 0x3e0 <i2c_rep_start>
     f7a:	80 93 c9 02 	sts	0x02C9, r24	; 0x8002c9 <ret0>
     f7e:	80 91 c9 02 	lds	r24, 0x02C9	; 0x8002c9 <ret0>
	if ( ret0 ){											// failed to issue start condition, possibly no device found
     f82:	88 23       	and	r24, r24
     f84:	a9 f0       	breq	.+42     	; 0xfb0 <main+0x40>
		i2c_stop();
     f86:	2e da       	rcall	.-2980   	; 0x3e4 <i2c_stop>
     f88:	1f 92       	push	r1
		sprintf(PC_buffer, "Falhou o endereco %d\r\n\n", MPU9250_ADDR);
     f8a:	80 ed       	ldi	r24, 0xD0	; 208
     f8c:	8f 93       	push	r24
     f8e:	85 ea       	ldi	r24, 0xA5	; 165
     f90:	91 e0       	ldi	r25, 0x01	; 1
     f92:	9f 93       	push	r25
     f94:	8f 93       	push	r24
     f96:	86 ea       	ldi	r24, 0xA6	; 166
     f98:	92 e0       	ldi	r25, 0x02	; 2
     f9a:	9f 93       	push	r25
     f9c:	8f 93       	push	r24
     f9e:	b7 d1       	rcall	.+878    	; 0x130e <sprintf>
		send_PC();
     fa0:	36 df       	rcall	.-404    	; 0xe0e <send_PC>
     fa2:	0f 90       	pop	r0
     fa4:	0f 90       	pop	r0
     fa6:	0f 90       	pop	r0
     fa8:	0f 90       	pop	r0
     faa:	0f 90       	pop	r0
     fac:	0f 90       	pop	r0
     fae:	18 c0       	rjmp	.+48     	; 0xfe0 <main+0x70>
     fb0:	1f 92       	push	r1
	}
	else{
		sprintf(PC_buffer, "ENTROU %d\r\n\n", MPU9250_ADDR);
     fb2:	80 ed       	ldi	r24, 0xD0	; 208
     fb4:	8f 93       	push	r24
     fb6:	8d eb       	ldi	r24, 0xBD	; 189
     fb8:	91 e0       	ldi	r25, 0x01	; 1
     fba:	9f 93       	push	r25
     fbc:	8f 93       	push	r24
     fbe:	86 ea       	ldi	r24, 0xA6	; 166
     fc0:	92 e0       	ldi	r25, 0x02	; 2
     fc2:	9f 93       	push	r25
		send_PC();
     fc4:	8f 93       	push	r24
     fc6:	a3 d1       	rcall	.+838    	; 0x130e <sprintf>
		i2c_write(0x6B);									// write address = 5
     fc8:	22 df       	rcall	.-444    	; 0xe0e <send_PC>
     fca:	8b e6       	ldi	r24, 0x6B	; 107
		i2c_write(0);										// write value 0x75 to EEPROM
     fcc:	14 da       	rcall	.-3032   	; 0x3f6 <i2c_write>
     fce:	80 e0       	ldi	r24, 0x00	; 0
		i2c_stop();											// set stop conditon = release bus
     fd0:	12 da       	rcall	.-3036   	; 0x3f6 <i2c_write>
     fd2:	08 da       	rcall	.-3056   	; 0x3e4 <i2c_stop>
     fd4:	0f 90       	pop	r0
     fd6:	0f 90       	pop	r0
     fd8:	0f 90       	pop	r0
     fda:	0f 90       	pop	r0
     fdc:	0f 90       	pop	r0
     fde:	0f 90       	pop	r0
	lcd_send_str(" Pelo leitor ");
	lcd_set_cursor(2,0);
	lcd_send_str("   Por favor");
	_delay_ms(2500);
	*/
	spi_init();
     fe0:	c5 da       	rcall	.-2678   	; 0x56c <spi_init>
     fe2:	e9 da       	rcall	.-2606   	; 0x5b6 <mfrc522_init>
	mfrc522_init();
     fe4:	87 e3       	ldi	r24, 0x37	; 55
     fe6:	de da       	rcall	.-2628   	; 0x5a4 <mfrc522_read>
	bytemain = mfrc522_read(VersionReg);
     fe8:	80 93 d1 02 	sts	0x02D1, r24	; 0x8002d1 <bytemain>
     fec:	1f 92       	push	r1
	sprintf(PC_buffer, "UID tag = %d \r\n", bytemain);
     fee:	8f 93       	push	r24
     ff0:	8a ec       	ldi	r24, 0xCA	; 202
     ff2:	91 e0       	ldi	r25, 0x01	; 1
     ff4:	9f 93       	push	r25
     ff6:	8f 93       	push	r24
     ff8:	86 ea       	ldi	r24, 0xA6	; 166
     ffa:	92 e0       	ldi	r25, 0x02	; 2
     ffc:	9f 93       	push	r25
     ffe:	8f 93       	push	r24
    1000:	86 d1       	rcall	.+780    	; 0x130e <sprintf>
	send_PC();
    1002:	05 df       	rcall	.-502    	; 0xe0e <send_PC>
	bytemain = mfrc522_read(ComIEnReg);
    1004:	82 e0       	ldi	r24, 0x02	; 2
    1006:	ce da       	rcall	.-2660   	; 0x5a4 <mfrc522_read>
    1008:	80 93 d1 02 	sts	0x02D1, r24	; 0x8002d1 <bytemain>
    100c:	68 2f       	mov	r22, r24
	mfrc522_write(ComIEnReg, bytemain | 0x20);
    100e:	60 62       	ori	r22, 0x20	; 32
    1010:	82 e0       	ldi	r24, 0x02	; 2
    1012:	b9 da       	rcall	.-2702   	; 0x586 <mfrc522_write>
    1014:	83 e0       	ldi	r24, 0x03	; 3
    1016:	c6 da       	rcall	.-2676   	; 0x5a4 <mfrc522_read>
	bytemain = mfrc522_read(DivIEnReg);
    1018:	80 93 d1 02 	sts	0x02D1, r24	; 0x8002d1 <bytemain>
    101c:	68 2f       	mov	r22, r24
    101e:	60 68       	ori	r22, 0x80	; 128
	mfrc522_write(DivIEnReg, bytemain | 0x80);
    1020:	83 e0       	ldi	r24, 0x03	; 3
    1022:	b1 da       	rcall	.-2718   	; 0x586 <mfrc522_write>
    1024:	0f 90       	pop	r0
    1026:	0f 90       	pop	r0
    1028:	0f 90       	pop	r0
    102a:	0f 90       	pop	r0
    102c:	0f 90       	pop	r0
    102e:	0f 90       	pop	r0
    1030:	d2 e0       	ldi	r29, 0x02	; 2
    1032:	c4 e0       	ldi	r28, 0x04	; 4
	
	while (1) 
    {
				bytemain = mfrc522_request(PICC_REQALL, str);
    1034:	62 ed       	ldi	r22, 0xD2	; 210
    1036:	72 e0       	ldi	r23, 0x02	; 2
    1038:	82 e5       	ldi	r24, 0x52	; 82
    103a:	f0 db       	rcall	.-2080   	; 0x81c <mfrc522_request>
    103c:	80 93 d1 02 	sts	0x02D1, r24	; 0x8002d1 <bytemain>
				//		sprintf(PC_buffer, "%d\r\n", bytemain);
				//		send_PC();
				
				if (bytemain == 1){
					bytemain = mfrc522_get_card_serial(str);
    1040:	81 30       	cpi	r24, 0x01	; 1
    1042:	29 f4       	brne	.+10     	; 0x104e <main+0xde>
    1044:	82 ed       	ldi	r24, 0xD2	; 210
    1046:	92 e0       	ldi	r25, 0x02	; 2
    1048:	1b dc       	rcall	.-1994   	; 0x880 <mfrc522_get_card_serial>
					}
				//	sprintf(PC_buffer, "\r\n");
				//	send_PC();
				}
				
				switch (str[0]){
    104a:	80 93 d1 02 	sts	0x02D1, r24	; 0x8002d1 <bytemain>
    104e:	80 91 d2 02 	lds	r24, 0x02D2	; 0x8002d2 <str>
    1052:	8b 3b       	cpi	r24, 0xBB	; 187
					case 0xE6:
					lcd_clear_all();
    1054:	01 f1       	breq	.+64     	; 0x1096 <main+0x126>
    1056:	86 3e       	cpi	r24, 0xE6	; 230
					ledverde();
    1058:	79 f5       	brne	.+94     	; 0x10b8 <main+0x148>
    105a:	31 dd       	rcall	.-1438   	; 0xabe <lcd_clear_all>
					lcd_set_cursor(0,0);
    105c:	47 dc       	rcall	.-1906   	; 0x8ec <ledverde>
    105e:	60 e0       	ldi	r22, 0x00	; 0
    1060:	80 e0       	ldi	r24, 0x00	; 0
					lcd_send_str("    Acesso ");
    1062:	c3 dc       	rcall	.-1658   	; 0x9ea <lcd_set_cursor>
    1064:	8a ed       	ldi	r24, 0xDA	; 218
    1066:	91 e0       	ldi	r25, 0x01	; 1
					lcd_set_cursor(1,1);
    1068:	3f dd       	rcall	.-1410   	; 0xae8 <lcd_send_str>
    106a:	61 e0       	ldi	r22, 0x01	; 1
    106c:	81 e0       	ldi	r24, 0x01	; 1
					lcd_send_str(" Autorizado ");
    106e:	bd dc       	rcall	.-1670   	; 0x9ea <lcd_set_cursor>
    1070:	86 ee       	ldi	r24, 0xE6	; 230
    1072:	91 e0       	ldi	r25, 0x01	; 1
    1074:	39 dd       	rcall	.-1422   	; 0xae8 <lcd_send_str>
					lcd_set_cursor(3,0);
    1076:	60 e0       	ldi	r22, 0x00	; 0
    1078:	83 e0       	ldi	r24, 0x03	; 3
    107a:	b7 dc       	rcall	.-1682   	; 0x9ea <lcd_set_cursor>
    107c:	82 e6       	ldi	r24, 0x62	; 98
					lcd_send_str(" Andre Marques");
    107e:	91 e0       	ldi	r25, 0x01	; 1
    1080:	33 dd       	rcall	.-1434   	; 0xae8 <lcd_send_str>
    1082:	2f e7       	ldi	r18, 0x7F	; 127
    1084:	86 e9       	ldi	r24, 0x96	; 150
    1086:	98 e9       	ldi	r25, 0x98	; 152
    1088:	21 50       	subi	r18, 0x01	; 1
    108a:	80 40       	sbci	r24, 0x00	; 0
    108c:	90 40       	sbci	r25, 0x00	; 0
    108e:	e1 f7       	brne	.-8      	; 0x1088 <main+0x118>
    1090:	00 c0       	rjmp	.+0      	; 0x1092 <main+0x122>
    1092:	00 00       	nop
    1094:	11 c0       	rjmp	.+34     	; 0x10b8 <main+0x148>
    1096:	13 dd       	rcall	.-1498   	; 0xabe <lcd_clear_all>
    1098:	37 dc       	rcall	.-1938   	; 0x908 <ledvermelho>
					//				sprintf(PC_buffer, "Acesso Autorizado - Andre Marques\r\n");
					//				send_PC();
					
					break;
					case 0xBB:
					lcd_clear_all();
    109a:	60 e0       	ldi	r22, 0x00	; 0
    109c:	81 e0       	ldi	r24, 0x01	; 1
					ledvermelho();
    109e:	a5 dc       	rcall	.-1718   	; 0x9ea <lcd_set_cursor>
    10a0:	83 ef       	ldi	r24, 0xF3	; 243
					lcd_set_cursor(1,0);
    10a2:	91 e0       	ldi	r25, 0x01	; 1
    10a4:	21 dd       	rcall	.-1470   	; 0xae8 <lcd_send_str>
    10a6:	2f e7       	ldi	r18, 0x7F	; 127
					lcd_send_str(" Acesso Negado");
    10a8:	86 e9       	ldi	r24, 0x96	; 150
    10aa:	98 e9       	ldi	r25, 0x98	; 152
    10ac:	21 50       	subi	r18, 0x01	; 1
    10ae:	80 40       	sbci	r24, 0x00	; 0
    10b0:	90 40       	sbci	r25, 0x00	; 0
    10b2:	e1 f7       	brne	.-8      	; 0x10ac <main+0x13c>
    10b4:	00 c0       	rjmp	.+0      	; 0x10b6 <main+0x146>
    10b6:	00 00       	nop
    10b8:	80 91 a1 02 	lds	r24, 0x02A1	; 0x8002a1 <myflags>
    10bc:	82 ff       	sbrs	r24, 2
    10be:	ba cf       	rjmp	.-140    	; 0x1034 <main+0xc4>
    10c0:	80 91 a1 02 	lds	r24, 0x02A1	; 0x8002a1 <myflags>
					break;
				}
		
		
		
		if (myflags.blink_ok==1){
    10c4:	8b 7f       	andi	r24, 0xFB	; 251
    10c6:	80 93 a1 02 	sts	0x02A1, r24	; 0x8002a1 <myflags>
			myflags.blink_ok=0;
    10ca:	95 b1       	in	r25, 0x05	; 5
    10cc:	81 e0       	ldi	r24, 0x01	; 1
    10ce:	89 27       	eor	r24, r25
    10d0:	85 b9       	out	0x05, r24	; 5
    10d2:	85 b1       	in	r24, 0x05	; 5
			PORTB ^= (1<<PORTB0);	// pull up activa
    10d4:	8d 27       	eor	r24, r29
    10d6:	85 b9       	out	0x05, r24	; 5
    10d8:	85 b1       	in	r24, 0x05	; 5
    10da:	8c 27       	eor	r24, r28
			PORTB ^= (1<<PORTB1);	// pull up activa
    10dc:	85 b9       	out	0x05, r24	; 5
    10de:	fb de       	rcall	.-522    	; 0xed6 <printAcelData>
    10e0:	a9 cf       	rjmp	.-174    	; 0x1034 <main+0xc4>

000010e2 <__floatunsisf>:
			PORTB ^= (1<<PORTB2);	// pull up activa	
    10e2:	e8 94       	clt
    10e4:	09 c0       	rjmp	.+18     	; 0x10f8 <__floatsisf+0x12>

000010e6 <__floatsisf>:
    10e6:	97 fb       	bst	r25, 7
			}*/
			
			
			/*ACELEROMETRO*/
			
			printAcelData();
    10e8:	3e f4       	brtc	.+14     	; 0x10f8 <__floatsisf+0x12>
    10ea:	90 95       	com	r25
    10ec:	80 95       	com	r24
    10ee:	70 95       	com	r23
    10f0:	61 95       	neg	r22
    10f2:	7f 4f       	sbci	r23, 0xFF	; 255
    10f4:	8f 4f       	sbci	r24, 0xFF	; 255
    10f6:	9f 4f       	sbci	r25, 0xFF	; 255
    10f8:	99 23       	and	r25, r25
    10fa:	a9 f0       	breq	.+42     	; 0x1126 <__floatsisf+0x40>
    10fc:	f9 2f       	mov	r31, r25
    10fe:	96 e9       	ldi	r25, 0x96	; 150
    1100:	bb 27       	eor	r27, r27
    1102:	93 95       	inc	r25
    1104:	f6 95       	lsr	r31
    1106:	87 95       	ror	r24
    1108:	77 95       	ror	r23
    110a:	67 95       	ror	r22
    110c:	b7 95       	ror	r27
    110e:	f1 11       	cpse	r31, r1
    1110:	f8 cf       	rjmp	.-16     	; 0x1102 <__floatsisf+0x1c>
    1112:	fa f4       	brpl	.+62     	; 0x1152 <__floatsisf+0x6c>
    1114:	bb 0f       	add	r27, r27
    1116:	11 f4       	brne	.+4      	; 0x111c <__floatsisf+0x36>
    1118:	60 ff       	sbrs	r22, 0
    111a:	1b c0       	rjmp	.+54     	; 0x1152 <__floatsisf+0x6c>
    111c:	6f 5f       	subi	r22, 0xFF	; 255
    111e:	7f 4f       	sbci	r23, 0xFF	; 255
    1120:	8f 4f       	sbci	r24, 0xFF	; 255
    1122:	9f 4f       	sbci	r25, 0xFF	; 255
    1124:	16 c0       	rjmp	.+44     	; 0x1152 <__floatsisf+0x6c>
    1126:	88 23       	and	r24, r24
    1128:	11 f0       	breq	.+4      	; 0x112e <__floatsisf+0x48>
    112a:	96 e9       	ldi	r25, 0x96	; 150
    112c:	11 c0       	rjmp	.+34     	; 0x1150 <__floatsisf+0x6a>
    112e:	77 23       	and	r23, r23
    1130:	21 f0       	breq	.+8      	; 0x113a <__floatsisf+0x54>
    1132:	9e e8       	ldi	r25, 0x8E	; 142
    1134:	87 2f       	mov	r24, r23
    1136:	76 2f       	mov	r23, r22
    1138:	05 c0       	rjmp	.+10     	; 0x1144 <__floatsisf+0x5e>
    113a:	66 23       	and	r22, r22
    113c:	71 f0       	breq	.+28     	; 0x115a <__floatsisf+0x74>
    113e:	96 e8       	ldi	r25, 0x86	; 134
    1140:	86 2f       	mov	r24, r22
    1142:	70 e0       	ldi	r23, 0x00	; 0
    1144:	60 e0       	ldi	r22, 0x00	; 0
    1146:	2a f0       	brmi	.+10     	; 0x1152 <__floatsisf+0x6c>
    1148:	9a 95       	dec	r25
    114a:	66 0f       	add	r22, r22
    114c:	77 1f       	adc	r23, r23
    114e:	88 1f       	adc	r24, r24
    1150:	da f7       	brpl	.-10     	; 0x1148 <__floatsisf+0x62>
    1152:	88 0f       	add	r24, r24
    1154:	96 95       	lsr	r25
    1156:	87 95       	ror	r24
    1158:	97 f9       	bld	r25, 7
    115a:	08 95       	ret

0000115c <__mulsf3>:
    115c:	0b d0       	rcall	.+22     	; 0x1174 <__mulsf3x>
    115e:	78 c0       	rjmp	.+240    	; 0x1250 <__fp_round>
    1160:	69 d0       	rcall	.+210    	; 0x1234 <__fp_pscA>
    1162:	28 f0       	brcs	.+10     	; 0x116e <__mulsf3+0x12>
    1164:	6e d0       	rcall	.+220    	; 0x1242 <__fp_pscB>
    1166:	18 f0       	brcs	.+6      	; 0x116e <__mulsf3+0x12>
    1168:	95 23       	and	r25, r21
    116a:	09 f0       	breq	.+2      	; 0x116e <__mulsf3+0x12>
    116c:	5a c0       	rjmp	.+180    	; 0x1222 <__fp_inf>
    116e:	5f c0       	rjmp	.+190    	; 0x122e <__fp_nan>
    1170:	11 24       	eor	r1, r1
    1172:	a2 c0       	rjmp	.+324    	; 0x12b8 <__fp_szero>

00001174 <__mulsf3x>:
    1174:	7e d0       	rcall	.+252    	; 0x1272 <__fp_split3>
    1176:	a0 f3       	brcs	.-24     	; 0x1160 <__mulsf3+0x4>

00001178 <__mulsf3_pse>:
    1178:	95 9f       	mul	r25, r21
    117a:	d1 f3       	breq	.-12     	; 0x1170 <__mulsf3+0x14>
    117c:	95 0f       	add	r25, r21
    117e:	50 e0       	ldi	r21, 0x00	; 0
    1180:	55 1f       	adc	r21, r21
    1182:	62 9f       	mul	r22, r18
    1184:	f0 01       	movw	r30, r0
    1186:	72 9f       	mul	r23, r18
    1188:	bb 27       	eor	r27, r27
    118a:	f0 0d       	add	r31, r0
    118c:	b1 1d       	adc	r27, r1
    118e:	63 9f       	mul	r22, r19
    1190:	aa 27       	eor	r26, r26
    1192:	f0 0d       	add	r31, r0
    1194:	b1 1d       	adc	r27, r1
    1196:	aa 1f       	adc	r26, r26
    1198:	64 9f       	mul	r22, r20
    119a:	66 27       	eor	r22, r22
    119c:	b0 0d       	add	r27, r0
    119e:	a1 1d       	adc	r26, r1
    11a0:	66 1f       	adc	r22, r22
    11a2:	82 9f       	mul	r24, r18
    11a4:	22 27       	eor	r18, r18
    11a6:	b0 0d       	add	r27, r0
    11a8:	a1 1d       	adc	r26, r1
    11aa:	62 1f       	adc	r22, r18
    11ac:	73 9f       	mul	r23, r19
    11ae:	b0 0d       	add	r27, r0
    11b0:	a1 1d       	adc	r26, r1
    11b2:	62 1f       	adc	r22, r18
    11b4:	83 9f       	mul	r24, r19
    11b6:	a0 0d       	add	r26, r0
    11b8:	61 1d       	adc	r22, r1
    11ba:	22 1f       	adc	r18, r18
    11bc:	74 9f       	mul	r23, r20
    11be:	33 27       	eor	r19, r19
    11c0:	a0 0d       	add	r26, r0
    11c2:	61 1d       	adc	r22, r1
    11c4:	23 1f       	adc	r18, r19
    11c6:	84 9f       	mul	r24, r20
    11c8:	60 0d       	add	r22, r0
    11ca:	21 1d       	adc	r18, r1
    11cc:	82 2f       	mov	r24, r18
    11ce:	76 2f       	mov	r23, r22
    11d0:	6a 2f       	mov	r22, r26
    11d2:	11 24       	eor	r1, r1
    11d4:	9f 57       	subi	r25, 0x7F	; 127
    11d6:	50 40       	sbci	r21, 0x00	; 0
    11d8:	8a f0       	brmi	.+34     	; 0x11fc <__mulsf3_pse+0x84>
    11da:	e1 f0       	breq	.+56     	; 0x1214 <__mulsf3_pse+0x9c>
    11dc:	88 23       	and	r24, r24
    11de:	4a f0       	brmi	.+18     	; 0x11f2 <__mulsf3_pse+0x7a>
    11e0:	ee 0f       	add	r30, r30
    11e2:	ff 1f       	adc	r31, r31
    11e4:	bb 1f       	adc	r27, r27
    11e6:	66 1f       	adc	r22, r22
    11e8:	77 1f       	adc	r23, r23
    11ea:	88 1f       	adc	r24, r24
    11ec:	91 50       	subi	r25, 0x01	; 1
    11ee:	50 40       	sbci	r21, 0x00	; 0
    11f0:	a9 f7       	brne	.-22     	; 0x11dc <__mulsf3_pse+0x64>
    11f2:	9e 3f       	cpi	r25, 0xFE	; 254
    11f4:	51 05       	cpc	r21, r1
    11f6:	70 f0       	brcs	.+28     	; 0x1214 <__mulsf3_pse+0x9c>
    11f8:	14 c0       	rjmp	.+40     	; 0x1222 <__fp_inf>
    11fa:	5e c0       	rjmp	.+188    	; 0x12b8 <__fp_szero>
    11fc:	5f 3f       	cpi	r21, 0xFF	; 255
    11fe:	ec f3       	brlt	.-6      	; 0x11fa <__mulsf3_pse+0x82>
    1200:	98 3e       	cpi	r25, 0xE8	; 232
    1202:	dc f3       	brlt	.-10     	; 0x11fa <__mulsf3_pse+0x82>
    1204:	86 95       	lsr	r24
    1206:	77 95       	ror	r23
    1208:	67 95       	ror	r22
    120a:	b7 95       	ror	r27
    120c:	f7 95       	ror	r31
    120e:	e7 95       	ror	r30
    1210:	9f 5f       	subi	r25, 0xFF	; 255
    1212:	c1 f7       	brne	.-16     	; 0x1204 <__mulsf3_pse+0x8c>
    1214:	fe 2b       	or	r31, r30
    1216:	88 0f       	add	r24, r24
    1218:	91 1d       	adc	r25, r1
    121a:	96 95       	lsr	r25
    121c:	87 95       	ror	r24
    121e:	97 f9       	bld	r25, 7
    1220:	08 95       	ret

00001222 <__fp_inf>:
    1222:	97 f9       	bld	r25, 7
    1224:	9f 67       	ori	r25, 0x7F	; 127
    1226:	80 e8       	ldi	r24, 0x80	; 128
    1228:	70 e0       	ldi	r23, 0x00	; 0
    122a:	60 e0       	ldi	r22, 0x00	; 0
    122c:	08 95       	ret

0000122e <__fp_nan>:
    122e:	9f ef       	ldi	r25, 0xFF	; 255
    1230:	80 ec       	ldi	r24, 0xC0	; 192
    1232:	08 95       	ret

00001234 <__fp_pscA>:
    1234:	00 24       	eor	r0, r0
    1236:	0a 94       	dec	r0
    1238:	16 16       	cp	r1, r22
    123a:	17 06       	cpc	r1, r23
    123c:	18 06       	cpc	r1, r24
    123e:	09 06       	cpc	r0, r25
    1240:	08 95       	ret

00001242 <__fp_pscB>:
    1242:	00 24       	eor	r0, r0
    1244:	0a 94       	dec	r0
    1246:	12 16       	cp	r1, r18
    1248:	13 06       	cpc	r1, r19
    124a:	14 06       	cpc	r1, r20
    124c:	05 06       	cpc	r0, r21
    124e:	08 95       	ret

00001250 <__fp_round>:
    1250:	09 2e       	mov	r0, r25
    1252:	03 94       	inc	r0
    1254:	00 0c       	add	r0, r0
    1256:	11 f4       	brne	.+4      	; 0x125c <__fp_round+0xc>
    1258:	88 23       	and	r24, r24
    125a:	52 f0       	brmi	.+20     	; 0x1270 <__fp_round+0x20>
    125c:	bb 0f       	add	r27, r27
    125e:	40 f4       	brcc	.+16     	; 0x1270 <__fp_round+0x20>
    1260:	bf 2b       	or	r27, r31
    1262:	11 f4       	brne	.+4      	; 0x1268 <__fp_round+0x18>
    1264:	60 ff       	sbrs	r22, 0
    1266:	04 c0       	rjmp	.+8      	; 0x1270 <__fp_round+0x20>
    1268:	6f 5f       	subi	r22, 0xFF	; 255
    126a:	7f 4f       	sbci	r23, 0xFF	; 255
    126c:	8f 4f       	sbci	r24, 0xFF	; 255
    126e:	9f 4f       	sbci	r25, 0xFF	; 255
    1270:	08 95       	ret

00001272 <__fp_split3>:
    1272:	57 fd       	sbrc	r21, 7
    1274:	90 58       	subi	r25, 0x80	; 128
    1276:	44 0f       	add	r20, r20
    1278:	55 1f       	adc	r21, r21
    127a:	59 f0       	breq	.+22     	; 0x1292 <__fp_splitA+0x10>
    127c:	5f 3f       	cpi	r21, 0xFF	; 255
    127e:	71 f0       	breq	.+28     	; 0x129c <__fp_splitA+0x1a>
    1280:	47 95       	ror	r20

00001282 <__fp_splitA>:
    1282:	88 0f       	add	r24, r24
    1284:	97 fb       	bst	r25, 7
    1286:	99 1f       	adc	r25, r25
    1288:	61 f0       	breq	.+24     	; 0x12a2 <__fp_splitA+0x20>
    128a:	9f 3f       	cpi	r25, 0xFF	; 255
    128c:	79 f0       	breq	.+30     	; 0x12ac <__fp_splitA+0x2a>
    128e:	87 95       	ror	r24
    1290:	08 95       	ret
    1292:	12 16       	cp	r1, r18
    1294:	13 06       	cpc	r1, r19
    1296:	14 06       	cpc	r1, r20
    1298:	55 1f       	adc	r21, r21
    129a:	f2 cf       	rjmp	.-28     	; 0x1280 <__fp_split3+0xe>
    129c:	46 95       	lsr	r20
    129e:	f1 df       	rcall	.-30     	; 0x1282 <__fp_splitA>
    12a0:	08 c0       	rjmp	.+16     	; 0x12b2 <__fp_splitA+0x30>
    12a2:	16 16       	cp	r1, r22
    12a4:	17 06       	cpc	r1, r23
    12a6:	18 06       	cpc	r1, r24
    12a8:	99 1f       	adc	r25, r25
    12aa:	f1 cf       	rjmp	.-30     	; 0x128e <__fp_splitA+0xc>
    12ac:	86 95       	lsr	r24
    12ae:	71 05       	cpc	r23, r1
    12b0:	61 05       	cpc	r22, r1
    12b2:	08 94       	sec
    12b4:	08 95       	ret

000012b6 <__fp_zero>:
    12b6:	e8 94       	clt

000012b8 <__fp_szero>:
    12b8:	bb 27       	eor	r27, r27
    12ba:	66 27       	eor	r22, r22
    12bc:	77 27       	eor	r23, r23
    12be:	cb 01       	movw	r24, r22
    12c0:	97 f9       	bld	r25, 7
    12c2:	08 95       	ret

000012c4 <__tablejump2__>:
    12c4:	ee 0f       	add	r30, r30
    12c6:	ff 1f       	adc	r31, r31
    12c8:	05 90       	lpm	r0, Z+
    12ca:	f4 91       	lpm	r31, Z
    12cc:	e0 2d       	mov	r30, r0
    12ce:	09 94       	ijmp

000012d0 <dtostrf>:
    12d0:	ef 92       	push	r14
    12d2:	0f 93       	push	r16
    12d4:	1f 93       	push	r17
    12d6:	cf 93       	push	r28
    12d8:	df 93       	push	r29
    12da:	e8 01       	movw	r28, r16
    12dc:	47 fd       	sbrc	r20, 7
    12de:	02 c0       	rjmp	.+4      	; 0x12e4 <dtostrf+0x14>
    12e0:	34 e0       	ldi	r19, 0x04	; 4
    12e2:	01 c0       	rjmp	.+2      	; 0x12e6 <dtostrf+0x16>
    12e4:	34 e1       	ldi	r19, 0x14	; 20
    12e6:	04 2e       	mov	r0, r20
    12e8:	00 0c       	add	r0, r0
    12ea:	55 0b       	sbc	r21, r21
    12ec:	57 ff       	sbrs	r21, 7
    12ee:	03 c0       	rjmp	.+6      	; 0x12f6 <dtostrf+0x26>
    12f0:	51 95       	neg	r21
    12f2:	41 95       	neg	r20
    12f4:	51 09       	sbc	r21, r1
    12f6:	e3 2e       	mov	r14, r19
    12f8:	02 2f       	mov	r16, r18
    12fa:	24 2f       	mov	r18, r20
    12fc:	ae 01       	movw	r20, r28
    12fe:	f8 d1       	rcall	.+1008   	; 0x16f0 <dtoa_prf>
    1300:	ce 01       	movw	r24, r28
    1302:	df 91       	pop	r29
    1304:	cf 91       	pop	r28
    1306:	1f 91       	pop	r17
    1308:	0f 91       	pop	r16
    130a:	ef 90       	pop	r14
    130c:	08 95       	ret

0000130e <sprintf>:
    130e:	ae e0       	ldi	r26, 0x0E	; 14
    1310:	b0 e0       	ldi	r27, 0x00	; 0
    1312:	ec e8       	ldi	r30, 0x8C	; 140
    1314:	f9 e0       	ldi	r31, 0x09	; 9
    1316:	d9 c4       	rjmp	.+2482   	; 0x1cca <__prologue_saves__+0x1c>
    1318:	0d 89       	ldd	r16, Y+21	; 0x15
    131a:	1e 89       	ldd	r17, Y+22	; 0x16
    131c:	86 e0       	ldi	r24, 0x06	; 6
    131e:	8c 83       	std	Y+4, r24	; 0x04
    1320:	1a 83       	std	Y+2, r17	; 0x02
    1322:	09 83       	std	Y+1, r16	; 0x01
    1324:	8f ef       	ldi	r24, 0xFF	; 255
    1326:	9f e7       	ldi	r25, 0x7F	; 127
    1328:	9e 83       	std	Y+6, r25	; 0x06
    132a:	8d 83       	std	Y+5, r24	; 0x05
    132c:	ae 01       	movw	r20, r28
    132e:	47 5e       	subi	r20, 0xE7	; 231
    1330:	5f 4f       	sbci	r21, 0xFF	; 255
    1332:	6f 89       	ldd	r22, Y+23	; 0x17
    1334:	78 8d       	ldd	r23, Y+24	; 0x18
    1336:	ce 01       	movw	r24, r28
    1338:	01 96       	adiw	r24, 0x01	; 1
    133a:	08 d0       	rcall	.+16     	; 0x134c <vfprintf>
    133c:	ef 81       	ldd	r30, Y+7	; 0x07
    133e:	f8 85       	ldd	r31, Y+8	; 0x08
    1340:	e0 0f       	add	r30, r16
    1342:	f1 1f       	adc	r31, r17
    1344:	10 82       	st	Z, r1
    1346:	2e 96       	adiw	r28, 0x0e	; 14
    1348:	e4 e0       	ldi	r30, 0x04	; 4
    134a:	db c4       	rjmp	.+2486   	; 0x1d02 <__epilogue_restores__+0x1c>

0000134c <vfprintf>:
    134c:	ab e0       	ldi	r26, 0x0B	; 11
    134e:	b0 e0       	ldi	r27, 0x00	; 0
    1350:	eb ea       	ldi	r30, 0xAB	; 171
    1352:	f9 e0       	ldi	r31, 0x09	; 9
    1354:	ac c4       	rjmp	.+2392   	; 0x1cae <__prologue_saves__>
    1356:	6c 01       	movw	r12, r24
    1358:	7b 01       	movw	r14, r22
    135a:	8a 01       	movw	r16, r20
    135c:	fc 01       	movw	r30, r24
    135e:	17 82       	std	Z+7, r1	; 0x07
    1360:	16 82       	std	Z+6, r1	; 0x06
    1362:	83 81       	ldd	r24, Z+3	; 0x03
    1364:	81 ff       	sbrs	r24, 1
    1366:	bf c1       	rjmp	.+894    	; 0x16e6 <vfprintf+0x39a>
    1368:	ce 01       	movw	r24, r28
    136a:	01 96       	adiw	r24, 0x01	; 1
    136c:	3c 01       	movw	r6, r24
    136e:	f6 01       	movw	r30, r12
    1370:	93 81       	ldd	r25, Z+3	; 0x03
    1372:	f7 01       	movw	r30, r14
    1374:	93 fd       	sbrc	r25, 3
    1376:	85 91       	lpm	r24, Z+
    1378:	93 ff       	sbrs	r25, 3
    137a:	81 91       	ld	r24, Z+
    137c:	7f 01       	movw	r14, r30
    137e:	88 23       	and	r24, r24
    1380:	09 f4       	brne	.+2      	; 0x1384 <vfprintf+0x38>
    1382:	ad c1       	rjmp	.+858    	; 0x16de <vfprintf+0x392>
    1384:	85 32       	cpi	r24, 0x25	; 37
    1386:	39 f4       	brne	.+14     	; 0x1396 <vfprintf+0x4a>
    1388:	93 fd       	sbrc	r25, 3
    138a:	85 91       	lpm	r24, Z+
    138c:	93 ff       	sbrs	r25, 3
    138e:	81 91       	ld	r24, Z+
    1390:	7f 01       	movw	r14, r30
    1392:	85 32       	cpi	r24, 0x25	; 37
    1394:	21 f4       	brne	.+8      	; 0x139e <vfprintf+0x52>
    1396:	b6 01       	movw	r22, r12
    1398:	90 e0       	ldi	r25, 0x00	; 0
    139a:	ef d3       	rcall	.+2014   	; 0x1b7a <fputc>
    139c:	e8 cf       	rjmp	.-48     	; 0x136e <vfprintf+0x22>
    139e:	91 2c       	mov	r9, r1
    13a0:	21 2c       	mov	r2, r1
    13a2:	31 2c       	mov	r3, r1
    13a4:	ff e1       	ldi	r31, 0x1F	; 31
    13a6:	f3 15       	cp	r31, r3
    13a8:	d8 f0       	brcs	.+54     	; 0x13e0 <vfprintf+0x94>
    13aa:	8b 32       	cpi	r24, 0x2B	; 43
    13ac:	79 f0       	breq	.+30     	; 0x13cc <vfprintf+0x80>
    13ae:	38 f4       	brcc	.+14     	; 0x13be <vfprintf+0x72>
    13b0:	80 32       	cpi	r24, 0x20	; 32
    13b2:	79 f0       	breq	.+30     	; 0x13d2 <vfprintf+0x86>
    13b4:	83 32       	cpi	r24, 0x23	; 35
    13b6:	a1 f4       	brne	.+40     	; 0x13e0 <vfprintf+0x94>
    13b8:	23 2d       	mov	r18, r3
    13ba:	20 61       	ori	r18, 0x10	; 16
    13bc:	1d c0       	rjmp	.+58     	; 0x13f8 <vfprintf+0xac>
    13be:	8d 32       	cpi	r24, 0x2D	; 45
    13c0:	61 f0       	breq	.+24     	; 0x13da <vfprintf+0x8e>
    13c2:	80 33       	cpi	r24, 0x30	; 48
    13c4:	69 f4       	brne	.+26     	; 0x13e0 <vfprintf+0x94>
    13c6:	23 2d       	mov	r18, r3
    13c8:	21 60       	ori	r18, 0x01	; 1
    13ca:	16 c0       	rjmp	.+44     	; 0x13f8 <vfprintf+0xac>
    13cc:	83 2d       	mov	r24, r3
    13ce:	82 60       	ori	r24, 0x02	; 2
    13d0:	38 2e       	mov	r3, r24
    13d2:	e3 2d       	mov	r30, r3
    13d4:	e4 60       	ori	r30, 0x04	; 4
    13d6:	3e 2e       	mov	r3, r30
    13d8:	2a c0       	rjmp	.+84     	; 0x142e <vfprintf+0xe2>
    13da:	f3 2d       	mov	r31, r3
    13dc:	f8 60       	ori	r31, 0x08	; 8
    13de:	1d c0       	rjmp	.+58     	; 0x141a <vfprintf+0xce>
    13e0:	37 fc       	sbrc	r3, 7
    13e2:	2d c0       	rjmp	.+90     	; 0x143e <vfprintf+0xf2>
    13e4:	20 ed       	ldi	r18, 0xD0	; 208
    13e6:	28 0f       	add	r18, r24
    13e8:	2a 30       	cpi	r18, 0x0A	; 10
    13ea:	40 f0       	brcs	.+16     	; 0x13fc <vfprintf+0xb0>
    13ec:	8e 32       	cpi	r24, 0x2E	; 46
    13ee:	b9 f4       	brne	.+46     	; 0x141e <vfprintf+0xd2>
    13f0:	36 fc       	sbrc	r3, 6
    13f2:	75 c1       	rjmp	.+746    	; 0x16de <vfprintf+0x392>
    13f4:	23 2d       	mov	r18, r3
    13f6:	20 64       	ori	r18, 0x40	; 64
    13f8:	32 2e       	mov	r3, r18
    13fa:	19 c0       	rjmp	.+50     	; 0x142e <vfprintf+0xe2>
    13fc:	36 fe       	sbrs	r3, 6
    13fe:	06 c0       	rjmp	.+12     	; 0x140c <vfprintf+0xc0>
    1400:	8a e0       	ldi	r24, 0x0A	; 10
    1402:	98 9e       	mul	r9, r24
    1404:	20 0d       	add	r18, r0
    1406:	11 24       	eor	r1, r1
    1408:	92 2e       	mov	r9, r18
    140a:	11 c0       	rjmp	.+34     	; 0x142e <vfprintf+0xe2>
    140c:	ea e0       	ldi	r30, 0x0A	; 10
    140e:	2e 9e       	mul	r2, r30
    1410:	20 0d       	add	r18, r0
    1412:	11 24       	eor	r1, r1
    1414:	22 2e       	mov	r2, r18
    1416:	f3 2d       	mov	r31, r3
    1418:	f0 62       	ori	r31, 0x20	; 32
    141a:	3f 2e       	mov	r3, r31
    141c:	08 c0       	rjmp	.+16     	; 0x142e <vfprintf+0xe2>
    141e:	8c 36       	cpi	r24, 0x6C	; 108
    1420:	21 f4       	brne	.+8      	; 0x142a <vfprintf+0xde>
    1422:	83 2d       	mov	r24, r3
    1424:	80 68       	ori	r24, 0x80	; 128
    1426:	38 2e       	mov	r3, r24
    1428:	02 c0       	rjmp	.+4      	; 0x142e <vfprintf+0xe2>
    142a:	88 36       	cpi	r24, 0x68	; 104
    142c:	41 f4       	brne	.+16     	; 0x143e <vfprintf+0xf2>
    142e:	f7 01       	movw	r30, r14
    1430:	93 fd       	sbrc	r25, 3
    1432:	85 91       	lpm	r24, Z+
    1434:	93 ff       	sbrs	r25, 3
    1436:	81 91       	ld	r24, Z+
    1438:	7f 01       	movw	r14, r30
    143a:	81 11       	cpse	r24, r1
    143c:	b3 cf       	rjmp	.-154    	; 0x13a4 <vfprintf+0x58>
    143e:	98 2f       	mov	r25, r24
    1440:	9f 7d       	andi	r25, 0xDF	; 223
    1442:	95 54       	subi	r25, 0x45	; 69
    1444:	93 30       	cpi	r25, 0x03	; 3
    1446:	28 f4       	brcc	.+10     	; 0x1452 <vfprintf+0x106>
    1448:	0c 5f       	subi	r16, 0xFC	; 252
    144a:	1f 4f       	sbci	r17, 0xFF	; 255
    144c:	9f e3       	ldi	r25, 0x3F	; 63
    144e:	99 83       	std	Y+1, r25	; 0x01
    1450:	0d c0       	rjmp	.+26     	; 0x146c <vfprintf+0x120>
    1452:	83 36       	cpi	r24, 0x63	; 99
    1454:	31 f0       	breq	.+12     	; 0x1462 <vfprintf+0x116>
    1456:	83 37       	cpi	r24, 0x73	; 115
    1458:	71 f0       	breq	.+28     	; 0x1476 <vfprintf+0x12a>
    145a:	83 35       	cpi	r24, 0x53	; 83
    145c:	09 f0       	breq	.+2      	; 0x1460 <vfprintf+0x114>
    145e:	55 c0       	rjmp	.+170    	; 0x150a <vfprintf+0x1be>
    1460:	20 c0       	rjmp	.+64     	; 0x14a2 <vfprintf+0x156>
    1462:	f8 01       	movw	r30, r16
    1464:	80 81       	ld	r24, Z
    1466:	89 83       	std	Y+1, r24	; 0x01
    1468:	0e 5f       	subi	r16, 0xFE	; 254
    146a:	1f 4f       	sbci	r17, 0xFF	; 255
    146c:	88 24       	eor	r8, r8
    146e:	83 94       	inc	r8
    1470:	91 2c       	mov	r9, r1
    1472:	53 01       	movw	r10, r6
    1474:	12 c0       	rjmp	.+36     	; 0x149a <vfprintf+0x14e>
    1476:	28 01       	movw	r4, r16
    1478:	f2 e0       	ldi	r31, 0x02	; 2
    147a:	4f 0e       	add	r4, r31
    147c:	51 1c       	adc	r5, r1
    147e:	f8 01       	movw	r30, r16
    1480:	a0 80       	ld	r10, Z
    1482:	b1 80       	ldd	r11, Z+1	; 0x01
    1484:	36 fe       	sbrs	r3, 6
    1486:	03 c0       	rjmp	.+6      	; 0x148e <vfprintf+0x142>
    1488:	69 2d       	mov	r22, r9
    148a:	70 e0       	ldi	r23, 0x00	; 0
    148c:	02 c0       	rjmp	.+4      	; 0x1492 <vfprintf+0x146>
    148e:	6f ef       	ldi	r22, 0xFF	; 255
    1490:	7f ef       	ldi	r23, 0xFF	; 255
    1492:	c5 01       	movw	r24, r10
    1494:	67 d3       	rcall	.+1742   	; 0x1b64 <strnlen>
    1496:	4c 01       	movw	r8, r24
    1498:	82 01       	movw	r16, r4
    149a:	f3 2d       	mov	r31, r3
    149c:	ff 77       	andi	r31, 0x7F	; 127
    149e:	3f 2e       	mov	r3, r31
    14a0:	15 c0       	rjmp	.+42     	; 0x14cc <vfprintf+0x180>
    14a2:	28 01       	movw	r4, r16
    14a4:	22 e0       	ldi	r18, 0x02	; 2
    14a6:	42 0e       	add	r4, r18
    14a8:	51 1c       	adc	r5, r1
    14aa:	f8 01       	movw	r30, r16
    14ac:	a0 80       	ld	r10, Z
    14ae:	b1 80       	ldd	r11, Z+1	; 0x01
    14b0:	36 fe       	sbrs	r3, 6
    14b2:	03 c0       	rjmp	.+6      	; 0x14ba <vfprintf+0x16e>
    14b4:	69 2d       	mov	r22, r9
    14b6:	70 e0       	ldi	r23, 0x00	; 0
    14b8:	02 c0       	rjmp	.+4      	; 0x14be <vfprintf+0x172>
    14ba:	6f ef       	ldi	r22, 0xFF	; 255
    14bc:	7f ef       	ldi	r23, 0xFF	; 255
    14be:	c5 01       	movw	r24, r10
    14c0:	46 d3       	rcall	.+1676   	; 0x1b4e <strnlen_P>
    14c2:	4c 01       	movw	r8, r24
    14c4:	f3 2d       	mov	r31, r3
    14c6:	f0 68       	ori	r31, 0x80	; 128
    14c8:	3f 2e       	mov	r3, r31
    14ca:	82 01       	movw	r16, r4
    14cc:	33 fc       	sbrc	r3, 3
    14ce:	19 c0       	rjmp	.+50     	; 0x1502 <vfprintf+0x1b6>
    14d0:	82 2d       	mov	r24, r2
    14d2:	90 e0       	ldi	r25, 0x00	; 0
    14d4:	88 16       	cp	r8, r24
    14d6:	99 06       	cpc	r9, r25
    14d8:	a0 f4       	brcc	.+40     	; 0x1502 <vfprintf+0x1b6>
    14da:	b6 01       	movw	r22, r12
    14dc:	80 e2       	ldi	r24, 0x20	; 32
    14de:	90 e0       	ldi	r25, 0x00	; 0
    14e0:	4c d3       	rcall	.+1688   	; 0x1b7a <fputc>
    14e2:	2a 94       	dec	r2
    14e4:	f5 cf       	rjmp	.-22     	; 0x14d0 <vfprintf+0x184>
    14e6:	f5 01       	movw	r30, r10
    14e8:	37 fc       	sbrc	r3, 7
    14ea:	85 91       	lpm	r24, Z+
    14ec:	37 fe       	sbrs	r3, 7
    14ee:	81 91       	ld	r24, Z+
    14f0:	5f 01       	movw	r10, r30
    14f2:	b6 01       	movw	r22, r12
    14f4:	90 e0       	ldi	r25, 0x00	; 0
    14f6:	41 d3       	rcall	.+1666   	; 0x1b7a <fputc>
    14f8:	21 10       	cpse	r2, r1
    14fa:	2a 94       	dec	r2
    14fc:	21 e0       	ldi	r18, 0x01	; 1
    14fe:	82 1a       	sub	r8, r18
    1500:	91 08       	sbc	r9, r1
    1502:	81 14       	cp	r8, r1
    1504:	91 04       	cpc	r9, r1
    1506:	79 f7       	brne	.-34     	; 0x14e6 <vfprintf+0x19a>
    1508:	e1 c0       	rjmp	.+450    	; 0x16cc <vfprintf+0x380>
    150a:	84 36       	cpi	r24, 0x64	; 100
    150c:	11 f0       	breq	.+4      	; 0x1512 <vfprintf+0x1c6>
    150e:	89 36       	cpi	r24, 0x69	; 105
    1510:	39 f5       	brne	.+78     	; 0x1560 <vfprintf+0x214>
    1512:	f8 01       	movw	r30, r16
    1514:	37 fe       	sbrs	r3, 7
    1516:	07 c0       	rjmp	.+14     	; 0x1526 <vfprintf+0x1da>
    1518:	60 81       	ld	r22, Z
    151a:	71 81       	ldd	r23, Z+1	; 0x01
    151c:	82 81       	ldd	r24, Z+2	; 0x02
    151e:	93 81       	ldd	r25, Z+3	; 0x03
    1520:	0c 5f       	subi	r16, 0xFC	; 252
    1522:	1f 4f       	sbci	r17, 0xFF	; 255
    1524:	08 c0       	rjmp	.+16     	; 0x1536 <vfprintf+0x1ea>
    1526:	60 81       	ld	r22, Z
    1528:	71 81       	ldd	r23, Z+1	; 0x01
    152a:	07 2e       	mov	r0, r23
    152c:	00 0c       	add	r0, r0
    152e:	88 0b       	sbc	r24, r24
    1530:	99 0b       	sbc	r25, r25
    1532:	0e 5f       	subi	r16, 0xFE	; 254
    1534:	1f 4f       	sbci	r17, 0xFF	; 255
    1536:	f3 2d       	mov	r31, r3
    1538:	ff 76       	andi	r31, 0x6F	; 111
    153a:	3f 2e       	mov	r3, r31
    153c:	97 ff       	sbrs	r25, 7
    153e:	09 c0       	rjmp	.+18     	; 0x1552 <vfprintf+0x206>
    1540:	90 95       	com	r25
    1542:	80 95       	com	r24
    1544:	70 95       	com	r23
    1546:	61 95       	neg	r22
    1548:	7f 4f       	sbci	r23, 0xFF	; 255
    154a:	8f 4f       	sbci	r24, 0xFF	; 255
    154c:	9f 4f       	sbci	r25, 0xFF	; 255
    154e:	f0 68       	ori	r31, 0x80	; 128
    1550:	3f 2e       	mov	r3, r31
    1552:	2a e0       	ldi	r18, 0x0A	; 10
    1554:	30 e0       	ldi	r19, 0x00	; 0
    1556:	a3 01       	movw	r20, r6
    1558:	4c d3       	rcall	.+1688   	; 0x1bf2 <__ultoa_invert>
    155a:	88 2e       	mov	r8, r24
    155c:	86 18       	sub	r8, r6
    155e:	44 c0       	rjmp	.+136    	; 0x15e8 <vfprintf+0x29c>
    1560:	85 37       	cpi	r24, 0x75	; 117
    1562:	31 f4       	brne	.+12     	; 0x1570 <vfprintf+0x224>
    1564:	23 2d       	mov	r18, r3
    1566:	2f 7e       	andi	r18, 0xEF	; 239
    1568:	b2 2e       	mov	r11, r18
    156a:	2a e0       	ldi	r18, 0x0A	; 10
    156c:	30 e0       	ldi	r19, 0x00	; 0
    156e:	25 c0       	rjmp	.+74     	; 0x15ba <vfprintf+0x26e>
    1570:	93 2d       	mov	r25, r3
    1572:	99 7f       	andi	r25, 0xF9	; 249
    1574:	b9 2e       	mov	r11, r25
    1576:	8f 36       	cpi	r24, 0x6F	; 111
    1578:	c1 f0       	breq	.+48     	; 0x15aa <vfprintf+0x25e>
    157a:	18 f4       	brcc	.+6      	; 0x1582 <vfprintf+0x236>
    157c:	88 35       	cpi	r24, 0x58	; 88
    157e:	79 f0       	breq	.+30     	; 0x159e <vfprintf+0x252>
    1580:	ae c0       	rjmp	.+348    	; 0x16de <vfprintf+0x392>
    1582:	80 37       	cpi	r24, 0x70	; 112
    1584:	19 f0       	breq	.+6      	; 0x158c <vfprintf+0x240>
    1586:	88 37       	cpi	r24, 0x78	; 120
    1588:	21 f0       	breq	.+8      	; 0x1592 <vfprintf+0x246>
    158a:	a9 c0       	rjmp	.+338    	; 0x16de <vfprintf+0x392>
    158c:	e9 2f       	mov	r30, r25
    158e:	e0 61       	ori	r30, 0x10	; 16
    1590:	be 2e       	mov	r11, r30
    1592:	b4 fe       	sbrs	r11, 4
    1594:	0d c0       	rjmp	.+26     	; 0x15b0 <vfprintf+0x264>
    1596:	fb 2d       	mov	r31, r11
    1598:	f4 60       	ori	r31, 0x04	; 4
    159a:	bf 2e       	mov	r11, r31
    159c:	09 c0       	rjmp	.+18     	; 0x15b0 <vfprintf+0x264>
    159e:	34 fe       	sbrs	r3, 4
    15a0:	0a c0       	rjmp	.+20     	; 0x15b6 <vfprintf+0x26a>
    15a2:	29 2f       	mov	r18, r25
    15a4:	26 60       	ori	r18, 0x06	; 6
    15a6:	b2 2e       	mov	r11, r18
    15a8:	06 c0       	rjmp	.+12     	; 0x15b6 <vfprintf+0x26a>
    15aa:	28 e0       	ldi	r18, 0x08	; 8
    15ac:	30 e0       	ldi	r19, 0x00	; 0
    15ae:	05 c0       	rjmp	.+10     	; 0x15ba <vfprintf+0x26e>
    15b0:	20 e1       	ldi	r18, 0x10	; 16
    15b2:	30 e0       	ldi	r19, 0x00	; 0
    15b4:	02 c0       	rjmp	.+4      	; 0x15ba <vfprintf+0x26e>
    15b6:	20 e1       	ldi	r18, 0x10	; 16
    15b8:	32 e0       	ldi	r19, 0x02	; 2
    15ba:	f8 01       	movw	r30, r16
    15bc:	b7 fe       	sbrs	r11, 7
    15be:	07 c0       	rjmp	.+14     	; 0x15ce <vfprintf+0x282>
    15c0:	60 81       	ld	r22, Z
    15c2:	71 81       	ldd	r23, Z+1	; 0x01
    15c4:	82 81       	ldd	r24, Z+2	; 0x02
    15c6:	93 81       	ldd	r25, Z+3	; 0x03
    15c8:	0c 5f       	subi	r16, 0xFC	; 252
    15ca:	1f 4f       	sbci	r17, 0xFF	; 255
    15cc:	06 c0       	rjmp	.+12     	; 0x15da <vfprintf+0x28e>
    15ce:	60 81       	ld	r22, Z
    15d0:	71 81       	ldd	r23, Z+1	; 0x01
    15d2:	80 e0       	ldi	r24, 0x00	; 0
    15d4:	90 e0       	ldi	r25, 0x00	; 0
    15d6:	0e 5f       	subi	r16, 0xFE	; 254
    15d8:	1f 4f       	sbci	r17, 0xFF	; 255
    15da:	a3 01       	movw	r20, r6
    15dc:	0a d3       	rcall	.+1556   	; 0x1bf2 <__ultoa_invert>
    15de:	88 2e       	mov	r8, r24
    15e0:	86 18       	sub	r8, r6
    15e2:	fb 2d       	mov	r31, r11
    15e4:	ff 77       	andi	r31, 0x7F	; 127
    15e6:	3f 2e       	mov	r3, r31
    15e8:	36 fe       	sbrs	r3, 6
    15ea:	0d c0       	rjmp	.+26     	; 0x1606 <vfprintf+0x2ba>
    15ec:	23 2d       	mov	r18, r3
    15ee:	2e 7f       	andi	r18, 0xFE	; 254
    15f0:	a2 2e       	mov	r10, r18
    15f2:	89 14       	cp	r8, r9
    15f4:	58 f4       	brcc	.+22     	; 0x160c <vfprintf+0x2c0>
    15f6:	34 fe       	sbrs	r3, 4
    15f8:	0b c0       	rjmp	.+22     	; 0x1610 <vfprintf+0x2c4>
    15fa:	32 fc       	sbrc	r3, 2
    15fc:	09 c0       	rjmp	.+18     	; 0x1610 <vfprintf+0x2c4>
    15fe:	83 2d       	mov	r24, r3
    1600:	8e 7e       	andi	r24, 0xEE	; 238
    1602:	a8 2e       	mov	r10, r24
    1604:	05 c0       	rjmp	.+10     	; 0x1610 <vfprintf+0x2c4>
    1606:	b8 2c       	mov	r11, r8
    1608:	a3 2c       	mov	r10, r3
    160a:	03 c0       	rjmp	.+6      	; 0x1612 <vfprintf+0x2c6>
    160c:	b8 2c       	mov	r11, r8
    160e:	01 c0       	rjmp	.+2      	; 0x1612 <vfprintf+0x2c6>
    1610:	b9 2c       	mov	r11, r9
    1612:	a4 fe       	sbrs	r10, 4
    1614:	0f c0       	rjmp	.+30     	; 0x1634 <vfprintf+0x2e8>
    1616:	fe 01       	movw	r30, r28
    1618:	e8 0d       	add	r30, r8
    161a:	f1 1d       	adc	r31, r1
    161c:	80 81       	ld	r24, Z
    161e:	80 33       	cpi	r24, 0x30	; 48
    1620:	21 f4       	brne	.+8      	; 0x162a <vfprintf+0x2de>
    1622:	9a 2d       	mov	r25, r10
    1624:	99 7e       	andi	r25, 0xE9	; 233
    1626:	a9 2e       	mov	r10, r25
    1628:	09 c0       	rjmp	.+18     	; 0x163c <vfprintf+0x2f0>
    162a:	a2 fe       	sbrs	r10, 2
    162c:	06 c0       	rjmp	.+12     	; 0x163a <vfprintf+0x2ee>
    162e:	b3 94       	inc	r11
    1630:	b3 94       	inc	r11
    1632:	04 c0       	rjmp	.+8      	; 0x163c <vfprintf+0x2f0>
    1634:	8a 2d       	mov	r24, r10
    1636:	86 78       	andi	r24, 0x86	; 134
    1638:	09 f0       	breq	.+2      	; 0x163c <vfprintf+0x2f0>
    163a:	b3 94       	inc	r11
    163c:	a3 fc       	sbrc	r10, 3
    163e:	10 c0       	rjmp	.+32     	; 0x1660 <vfprintf+0x314>
    1640:	a0 fe       	sbrs	r10, 0
    1642:	06 c0       	rjmp	.+12     	; 0x1650 <vfprintf+0x304>
    1644:	b2 14       	cp	r11, r2
    1646:	80 f4       	brcc	.+32     	; 0x1668 <vfprintf+0x31c>
    1648:	28 0c       	add	r2, r8
    164a:	92 2c       	mov	r9, r2
    164c:	9b 18       	sub	r9, r11
    164e:	0d c0       	rjmp	.+26     	; 0x166a <vfprintf+0x31e>
    1650:	b2 14       	cp	r11, r2
    1652:	58 f4       	brcc	.+22     	; 0x166a <vfprintf+0x31e>
    1654:	b6 01       	movw	r22, r12
    1656:	80 e2       	ldi	r24, 0x20	; 32
    1658:	90 e0       	ldi	r25, 0x00	; 0
    165a:	8f d2       	rcall	.+1310   	; 0x1b7a <fputc>
    165c:	b3 94       	inc	r11
    165e:	f8 cf       	rjmp	.-16     	; 0x1650 <vfprintf+0x304>
    1660:	b2 14       	cp	r11, r2
    1662:	18 f4       	brcc	.+6      	; 0x166a <vfprintf+0x31e>
    1664:	2b 18       	sub	r2, r11
    1666:	02 c0       	rjmp	.+4      	; 0x166c <vfprintf+0x320>
    1668:	98 2c       	mov	r9, r8
    166a:	21 2c       	mov	r2, r1
    166c:	a4 fe       	sbrs	r10, 4
    166e:	0f c0       	rjmp	.+30     	; 0x168e <vfprintf+0x342>
    1670:	b6 01       	movw	r22, r12
    1672:	80 e3       	ldi	r24, 0x30	; 48
    1674:	90 e0       	ldi	r25, 0x00	; 0
    1676:	81 d2       	rcall	.+1282   	; 0x1b7a <fputc>
    1678:	a2 fe       	sbrs	r10, 2
    167a:	16 c0       	rjmp	.+44     	; 0x16a8 <vfprintf+0x35c>
    167c:	a1 fc       	sbrc	r10, 1
    167e:	03 c0       	rjmp	.+6      	; 0x1686 <vfprintf+0x33a>
    1680:	88 e7       	ldi	r24, 0x78	; 120
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	02 c0       	rjmp	.+4      	; 0x168a <vfprintf+0x33e>
    1686:	88 e5       	ldi	r24, 0x58	; 88
    1688:	90 e0       	ldi	r25, 0x00	; 0
    168a:	b6 01       	movw	r22, r12
    168c:	0c c0       	rjmp	.+24     	; 0x16a6 <vfprintf+0x35a>
    168e:	8a 2d       	mov	r24, r10
    1690:	86 78       	andi	r24, 0x86	; 134
    1692:	51 f0       	breq	.+20     	; 0x16a8 <vfprintf+0x35c>
    1694:	a1 fe       	sbrs	r10, 1
    1696:	02 c0       	rjmp	.+4      	; 0x169c <vfprintf+0x350>
    1698:	8b e2       	ldi	r24, 0x2B	; 43
    169a:	01 c0       	rjmp	.+2      	; 0x169e <vfprintf+0x352>
    169c:	80 e2       	ldi	r24, 0x20	; 32
    169e:	a7 fc       	sbrc	r10, 7
    16a0:	8d e2       	ldi	r24, 0x2D	; 45
    16a2:	b6 01       	movw	r22, r12
    16a4:	90 e0       	ldi	r25, 0x00	; 0
    16a6:	69 d2       	rcall	.+1234   	; 0x1b7a <fputc>
    16a8:	89 14       	cp	r8, r9
    16aa:	30 f4       	brcc	.+12     	; 0x16b8 <vfprintf+0x36c>
    16ac:	b6 01       	movw	r22, r12
    16ae:	80 e3       	ldi	r24, 0x30	; 48
    16b0:	90 e0       	ldi	r25, 0x00	; 0
    16b2:	63 d2       	rcall	.+1222   	; 0x1b7a <fputc>
    16b4:	9a 94       	dec	r9
    16b6:	f8 cf       	rjmp	.-16     	; 0x16a8 <vfprintf+0x35c>
    16b8:	8a 94       	dec	r8
    16ba:	f3 01       	movw	r30, r6
    16bc:	e8 0d       	add	r30, r8
    16be:	f1 1d       	adc	r31, r1
    16c0:	80 81       	ld	r24, Z
    16c2:	b6 01       	movw	r22, r12
    16c4:	90 e0       	ldi	r25, 0x00	; 0
    16c6:	59 d2       	rcall	.+1202   	; 0x1b7a <fputc>
    16c8:	81 10       	cpse	r8, r1
    16ca:	f6 cf       	rjmp	.-20     	; 0x16b8 <vfprintf+0x36c>
    16cc:	22 20       	and	r2, r2
    16ce:	09 f4       	brne	.+2      	; 0x16d2 <vfprintf+0x386>
    16d0:	4e ce       	rjmp	.-868    	; 0x136e <vfprintf+0x22>
    16d2:	b6 01       	movw	r22, r12
    16d4:	80 e2       	ldi	r24, 0x20	; 32
    16d6:	90 e0       	ldi	r25, 0x00	; 0
    16d8:	50 d2       	rcall	.+1184   	; 0x1b7a <fputc>
    16da:	2a 94       	dec	r2
    16dc:	f7 cf       	rjmp	.-18     	; 0x16cc <vfprintf+0x380>
    16de:	f6 01       	movw	r30, r12
    16e0:	86 81       	ldd	r24, Z+6	; 0x06
    16e2:	97 81       	ldd	r25, Z+7	; 0x07
    16e4:	02 c0       	rjmp	.+4      	; 0x16ea <vfprintf+0x39e>
    16e6:	8f ef       	ldi	r24, 0xFF	; 255
    16e8:	9f ef       	ldi	r25, 0xFF	; 255
    16ea:	2b 96       	adiw	r28, 0x0b	; 11
    16ec:	e2 e1       	ldi	r30, 0x12	; 18
    16ee:	fb c2       	rjmp	.+1526   	; 0x1ce6 <__epilogue_restores__>

000016f0 <dtoa_prf>:
    16f0:	a9 e0       	ldi	r26, 0x09	; 9
    16f2:	b0 e0       	ldi	r27, 0x00	; 0
    16f4:	ed e7       	ldi	r30, 0x7D	; 125
    16f6:	fb e0       	ldi	r31, 0x0B	; 11
    16f8:	e0 c2       	rjmp	.+1472   	; 0x1cba <__prologue_saves__+0xc>
    16fa:	6a 01       	movw	r12, r20
    16fc:	12 2f       	mov	r17, r18
    16fe:	b0 2e       	mov	r11, r16
    1700:	2b e3       	ldi	r18, 0x3B	; 59
    1702:	20 17       	cp	r18, r16
    1704:	20 f0       	brcs	.+8      	; 0x170e <dtoa_prf+0x1e>
    1706:	ff 24       	eor	r15, r15
    1708:	f3 94       	inc	r15
    170a:	f0 0e       	add	r15, r16
    170c:	02 c0       	rjmp	.+4      	; 0x1712 <dtoa_prf+0x22>
    170e:	2c e3       	ldi	r18, 0x3C	; 60
    1710:	f2 2e       	mov	r15, r18
    1712:	0f 2d       	mov	r16, r15
    1714:	27 e0       	ldi	r18, 0x07	; 7
    1716:	ae 01       	movw	r20, r28
    1718:	4f 5f       	subi	r20, 0xFF	; 255
    171a:	5f 4f       	sbci	r21, 0xFF	; 255
    171c:	40 d1       	rcall	.+640    	; 0x199e <__ftoa_engine>
    171e:	bc 01       	movw	r22, r24
    1720:	49 81       	ldd	r20, Y+1	; 0x01
    1722:	84 2f       	mov	r24, r20
    1724:	89 70       	andi	r24, 0x09	; 9
    1726:	81 30       	cpi	r24, 0x01	; 1
    1728:	31 f0       	breq	.+12     	; 0x1736 <dtoa_prf+0x46>
    172a:	e1 fc       	sbrc	r14, 1
    172c:	06 c0       	rjmp	.+12     	; 0x173a <dtoa_prf+0x4a>
    172e:	e0 fe       	sbrs	r14, 0
    1730:	06 c0       	rjmp	.+12     	; 0x173e <dtoa_prf+0x4e>
    1732:	90 e2       	ldi	r25, 0x20	; 32
    1734:	05 c0       	rjmp	.+10     	; 0x1740 <dtoa_prf+0x50>
    1736:	9d e2       	ldi	r25, 0x2D	; 45
    1738:	03 c0       	rjmp	.+6      	; 0x1740 <dtoa_prf+0x50>
    173a:	9b e2       	ldi	r25, 0x2B	; 43
    173c:	01 c0       	rjmp	.+2      	; 0x1740 <dtoa_prf+0x50>
    173e:	90 e0       	ldi	r25, 0x00	; 0
    1740:	5e 2d       	mov	r21, r14
    1742:	50 71       	andi	r21, 0x10	; 16
    1744:	43 ff       	sbrs	r20, 3
    1746:	3c c0       	rjmp	.+120    	; 0x17c0 <dtoa_prf+0xd0>
    1748:	91 11       	cpse	r25, r1
    174a:	02 c0       	rjmp	.+4      	; 0x1750 <dtoa_prf+0x60>
    174c:	83 e0       	ldi	r24, 0x03	; 3
    174e:	01 c0       	rjmp	.+2      	; 0x1752 <dtoa_prf+0x62>
    1750:	84 e0       	ldi	r24, 0x04	; 4
    1752:	81 17       	cp	r24, r17
    1754:	18 f4       	brcc	.+6      	; 0x175c <dtoa_prf+0x6c>
    1756:	21 2f       	mov	r18, r17
    1758:	28 1b       	sub	r18, r24
    175a:	01 c0       	rjmp	.+2      	; 0x175e <dtoa_prf+0x6e>
    175c:	20 e0       	ldi	r18, 0x00	; 0
    175e:	51 11       	cpse	r21, r1
    1760:	0b c0       	rjmp	.+22     	; 0x1778 <dtoa_prf+0x88>
    1762:	f6 01       	movw	r30, r12
    1764:	82 2f       	mov	r24, r18
    1766:	30 e2       	ldi	r19, 0x20	; 32
    1768:	88 23       	and	r24, r24
    176a:	19 f0       	breq	.+6      	; 0x1772 <dtoa_prf+0x82>
    176c:	31 93       	st	Z+, r19
    176e:	81 50       	subi	r24, 0x01	; 1
    1770:	fb cf       	rjmp	.-10     	; 0x1768 <dtoa_prf+0x78>
    1772:	c2 0e       	add	r12, r18
    1774:	d1 1c       	adc	r13, r1
    1776:	20 e0       	ldi	r18, 0x00	; 0
    1778:	99 23       	and	r25, r25
    177a:	29 f0       	breq	.+10     	; 0x1786 <dtoa_prf+0x96>
    177c:	d6 01       	movw	r26, r12
    177e:	9c 93       	st	X, r25
    1780:	f6 01       	movw	r30, r12
    1782:	31 96       	adiw	r30, 0x01	; 1
    1784:	6f 01       	movw	r12, r30
    1786:	c6 01       	movw	r24, r12
    1788:	03 96       	adiw	r24, 0x03	; 3
    178a:	e2 fe       	sbrs	r14, 2
    178c:	0a c0       	rjmp	.+20     	; 0x17a2 <dtoa_prf+0xb2>
    178e:	3e e4       	ldi	r19, 0x4E	; 78
    1790:	d6 01       	movw	r26, r12
    1792:	3c 93       	st	X, r19
    1794:	41 e4       	ldi	r20, 0x41	; 65
    1796:	11 96       	adiw	r26, 0x01	; 1
    1798:	4c 93       	st	X, r20
    179a:	11 97       	sbiw	r26, 0x01	; 1
    179c:	12 96       	adiw	r26, 0x02	; 2
    179e:	3c 93       	st	X, r19
    17a0:	06 c0       	rjmp	.+12     	; 0x17ae <dtoa_prf+0xbe>
    17a2:	3e e6       	ldi	r19, 0x6E	; 110
    17a4:	f6 01       	movw	r30, r12
    17a6:	30 83       	st	Z, r19
    17a8:	41 e6       	ldi	r20, 0x61	; 97
    17aa:	41 83       	std	Z+1, r20	; 0x01
    17ac:	32 83       	std	Z+2, r19	; 0x02
    17ae:	fc 01       	movw	r30, r24
    17b0:	32 2f       	mov	r19, r18
    17b2:	40 e2       	ldi	r20, 0x20	; 32
    17b4:	33 23       	and	r19, r19
    17b6:	09 f4       	brne	.+2      	; 0x17ba <dtoa_prf+0xca>
    17b8:	42 c0       	rjmp	.+132    	; 0x183e <dtoa_prf+0x14e>
    17ba:	41 93       	st	Z+, r20
    17bc:	31 50       	subi	r19, 0x01	; 1
    17be:	fa cf       	rjmp	.-12     	; 0x17b4 <dtoa_prf+0xc4>
    17c0:	42 ff       	sbrs	r20, 2
    17c2:	44 c0       	rjmp	.+136    	; 0x184c <dtoa_prf+0x15c>
    17c4:	91 11       	cpse	r25, r1
    17c6:	02 c0       	rjmp	.+4      	; 0x17cc <dtoa_prf+0xdc>
    17c8:	83 e0       	ldi	r24, 0x03	; 3
    17ca:	01 c0       	rjmp	.+2      	; 0x17ce <dtoa_prf+0xde>
    17cc:	84 e0       	ldi	r24, 0x04	; 4
    17ce:	81 17       	cp	r24, r17
    17d0:	18 f4       	brcc	.+6      	; 0x17d8 <dtoa_prf+0xe8>
    17d2:	21 2f       	mov	r18, r17
    17d4:	28 1b       	sub	r18, r24
    17d6:	01 c0       	rjmp	.+2      	; 0x17da <dtoa_prf+0xea>
    17d8:	20 e0       	ldi	r18, 0x00	; 0
    17da:	51 11       	cpse	r21, r1
    17dc:	0b c0       	rjmp	.+22     	; 0x17f4 <dtoa_prf+0x104>
    17de:	f6 01       	movw	r30, r12
    17e0:	82 2f       	mov	r24, r18
    17e2:	30 e2       	ldi	r19, 0x20	; 32
    17e4:	88 23       	and	r24, r24
    17e6:	19 f0       	breq	.+6      	; 0x17ee <dtoa_prf+0xfe>
    17e8:	31 93       	st	Z+, r19
    17ea:	81 50       	subi	r24, 0x01	; 1
    17ec:	fb cf       	rjmp	.-10     	; 0x17e4 <dtoa_prf+0xf4>
    17ee:	c2 0e       	add	r12, r18
    17f0:	d1 1c       	adc	r13, r1
    17f2:	20 e0       	ldi	r18, 0x00	; 0
    17f4:	99 23       	and	r25, r25
    17f6:	29 f0       	breq	.+10     	; 0x1802 <dtoa_prf+0x112>
    17f8:	d6 01       	movw	r26, r12
    17fa:	9c 93       	st	X, r25
    17fc:	f6 01       	movw	r30, r12
    17fe:	31 96       	adiw	r30, 0x01	; 1
    1800:	6f 01       	movw	r12, r30
    1802:	c6 01       	movw	r24, r12
    1804:	03 96       	adiw	r24, 0x03	; 3
    1806:	e2 fe       	sbrs	r14, 2
    1808:	0b c0       	rjmp	.+22     	; 0x1820 <dtoa_prf+0x130>
    180a:	39 e4       	ldi	r19, 0x49	; 73
    180c:	d6 01       	movw	r26, r12
    180e:	3c 93       	st	X, r19
    1810:	3e e4       	ldi	r19, 0x4E	; 78
    1812:	11 96       	adiw	r26, 0x01	; 1
    1814:	3c 93       	st	X, r19
    1816:	11 97       	sbiw	r26, 0x01	; 1
    1818:	36 e4       	ldi	r19, 0x46	; 70
    181a:	12 96       	adiw	r26, 0x02	; 2
    181c:	3c 93       	st	X, r19
    181e:	07 c0       	rjmp	.+14     	; 0x182e <dtoa_prf+0x13e>
    1820:	39 e6       	ldi	r19, 0x69	; 105
    1822:	f6 01       	movw	r30, r12
    1824:	30 83       	st	Z, r19
    1826:	3e e6       	ldi	r19, 0x6E	; 110
    1828:	31 83       	std	Z+1, r19	; 0x01
    182a:	36 e6       	ldi	r19, 0x66	; 102
    182c:	32 83       	std	Z+2, r19	; 0x02
    182e:	fc 01       	movw	r30, r24
    1830:	32 2f       	mov	r19, r18
    1832:	40 e2       	ldi	r20, 0x20	; 32
    1834:	33 23       	and	r19, r19
    1836:	19 f0       	breq	.+6      	; 0x183e <dtoa_prf+0x14e>
    1838:	41 93       	st	Z+, r20
    183a:	31 50       	subi	r19, 0x01	; 1
    183c:	fb cf       	rjmp	.-10     	; 0x1834 <dtoa_prf+0x144>
    183e:	fc 01       	movw	r30, r24
    1840:	e2 0f       	add	r30, r18
    1842:	f1 1d       	adc	r31, r1
    1844:	10 82       	st	Z, r1
    1846:	8e ef       	ldi	r24, 0xFE	; 254
    1848:	9f ef       	ldi	r25, 0xFF	; 255
    184a:	a6 c0       	rjmp	.+332    	; 0x1998 <dtoa_prf+0x2a8>
    184c:	21 e0       	ldi	r18, 0x01	; 1
    184e:	30 e0       	ldi	r19, 0x00	; 0
    1850:	91 11       	cpse	r25, r1
    1852:	02 c0       	rjmp	.+4      	; 0x1858 <dtoa_prf+0x168>
    1854:	20 e0       	ldi	r18, 0x00	; 0
    1856:	30 e0       	ldi	r19, 0x00	; 0
    1858:	16 16       	cp	r1, r22
    185a:	17 06       	cpc	r1, r23
    185c:	1c f4       	brge	.+6      	; 0x1864 <dtoa_prf+0x174>
    185e:	fb 01       	movw	r30, r22
    1860:	31 96       	adiw	r30, 0x01	; 1
    1862:	02 c0       	rjmp	.+4      	; 0x1868 <dtoa_prf+0x178>
    1864:	e1 e0       	ldi	r30, 0x01	; 1
    1866:	f0 e0       	ldi	r31, 0x00	; 0
    1868:	2e 0f       	add	r18, r30
    186a:	3f 1f       	adc	r19, r31
    186c:	bb 20       	and	r11, r11
    186e:	21 f0       	breq	.+8      	; 0x1878 <dtoa_prf+0x188>
    1870:	eb 2d       	mov	r30, r11
    1872:	f0 e0       	ldi	r31, 0x00	; 0
    1874:	31 96       	adiw	r30, 0x01	; 1
    1876:	02 c0       	rjmp	.+4      	; 0x187c <dtoa_prf+0x18c>
    1878:	e0 e0       	ldi	r30, 0x00	; 0
    187a:	f0 e0       	ldi	r31, 0x00	; 0
    187c:	2e 0f       	add	r18, r30
    187e:	3f 1f       	adc	r19, r31
    1880:	e1 2f       	mov	r30, r17
    1882:	f0 e0       	ldi	r31, 0x00	; 0
    1884:	2e 17       	cp	r18, r30
    1886:	3f 07       	cpc	r19, r31
    1888:	1c f4       	brge	.+6      	; 0x1890 <dtoa_prf+0x1a0>
    188a:	12 1b       	sub	r17, r18
    188c:	21 2f       	mov	r18, r17
    188e:	01 c0       	rjmp	.+2      	; 0x1892 <dtoa_prf+0x1a2>
    1890:	20 e0       	ldi	r18, 0x00	; 0
    1892:	8e 2d       	mov	r24, r14
    1894:	88 71       	andi	r24, 0x18	; 24
    1896:	59 f4       	brne	.+22     	; 0x18ae <dtoa_prf+0x1be>
    1898:	f6 01       	movw	r30, r12
    189a:	82 2f       	mov	r24, r18
    189c:	30 e2       	ldi	r19, 0x20	; 32
    189e:	88 23       	and	r24, r24
    18a0:	19 f0       	breq	.+6      	; 0x18a8 <dtoa_prf+0x1b8>
    18a2:	31 93       	st	Z+, r19
    18a4:	81 50       	subi	r24, 0x01	; 1
    18a6:	fb cf       	rjmp	.-10     	; 0x189e <dtoa_prf+0x1ae>
    18a8:	c2 0e       	add	r12, r18
    18aa:	d1 1c       	adc	r13, r1
    18ac:	20 e0       	ldi	r18, 0x00	; 0
    18ae:	99 23       	and	r25, r25
    18b0:	29 f0       	breq	.+10     	; 0x18bc <dtoa_prf+0x1cc>
    18b2:	d6 01       	movw	r26, r12
    18b4:	9c 93       	st	X, r25
    18b6:	f6 01       	movw	r30, r12
    18b8:	31 96       	adiw	r30, 0x01	; 1
    18ba:	6f 01       	movw	r12, r30
    18bc:	51 11       	cpse	r21, r1
    18be:	0b c0       	rjmp	.+22     	; 0x18d6 <dtoa_prf+0x1e6>
    18c0:	f6 01       	movw	r30, r12
    18c2:	82 2f       	mov	r24, r18
    18c4:	90 e3       	ldi	r25, 0x30	; 48
    18c6:	88 23       	and	r24, r24
    18c8:	19 f0       	breq	.+6      	; 0x18d0 <dtoa_prf+0x1e0>
    18ca:	91 93       	st	Z+, r25
    18cc:	81 50       	subi	r24, 0x01	; 1
    18ce:	fb cf       	rjmp	.-10     	; 0x18c6 <dtoa_prf+0x1d6>
    18d0:	c2 0e       	add	r12, r18
    18d2:	d1 1c       	adc	r13, r1
    18d4:	20 e0       	ldi	r18, 0x00	; 0
    18d6:	0f 2d       	mov	r16, r15
    18d8:	06 0f       	add	r16, r22
    18da:	9a 81       	ldd	r25, Y+2	; 0x02
    18dc:	34 2f       	mov	r19, r20
    18de:	30 71       	andi	r19, 0x10	; 16
    18e0:	44 ff       	sbrs	r20, 4
    18e2:	03 c0       	rjmp	.+6      	; 0x18ea <dtoa_prf+0x1fa>
    18e4:	91 33       	cpi	r25, 0x31	; 49
    18e6:	09 f4       	brne	.+2      	; 0x18ea <dtoa_prf+0x1fa>
    18e8:	01 50       	subi	r16, 0x01	; 1
    18ea:	10 16       	cp	r1, r16
    18ec:	24 f4       	brge	.+8      	; 0x18f6 <dtoa_prf+0x206>
    18ee:	09 30       	cpi	r16, 0x09	; 9
    18f0:	18 f0       	brcs	.+6      	; 0x18f8 <dtoa_prf+0x208>
    18f2:	08 e0       	ldi	r16, 0x08	; 8
    18f4:	01 c0       	rjmp	.+2      	; 0x18f8 <dtoa_prf+0x208>
    18f6:	01 e0       	ldi	r16, 0x01	; 1
    18f8:	ab 01       	movw	r20, r22
    18fa:	77 ff       	sbrs	r23, 7
    18fc:	02 c0       	rjmp	.+4      	; 0x1902 <dtoa_prf+0x212>
    18fe:	40 e0       	ldi	r20, 0x00	; 0
    1900:	50 e0       	ldi	r21, 0x00	; 0
    1902:	fb 01       	movw	r30, r22
    1904:	e4 1b       	sub	r30, r20
    1906:	f5 0b       	sbc	r31, r21
    1908:	a1 e0       	ldi	r26, 0x01	; 1
    190a:	b0 e0       	ldi	r27, 0x00	; 0
    190c:	ac 0f       	add	r26, r28
    190e:	bd 1f       	adc	r27, r29
    1910:	ea 0f       	add	r30, r26
    1912:	fb 1f       	adc	r31, r27
    1914:	8e e2       	ldi	r24, 0x2E	; 46
    1916:	a8 2e       	mov	r10, r24
    1918:	4b 01       	movw	r8, r22
    191a:	80 1a       	sub	r8, r16
    191c:	91 08       	sbc	r9, r1
    191e:	0b 2d       	mov	r16, r11
    1920:	10 e0       	ldi	r17, 0x00	; 0
    1922:	11 95       	neg	r17
    1924:	01 95       	neg	r16
    1926:	11 09       	sbc	r17, r1
    1928:	4f 3f       	cpi	r20, 0xFF	; 255
    192a:	bf ef       	ldi	r27, 0xFF	; 255
    192c:	5b 07       	cpc	r21, r27
    192e:	21 f4       	brne	.+8      	; 0x1938 <dtoa_prf+0x248>
    1930:	d6 01       	movw	r26, r12
    1932:	ac 92       	st	X, r10
    1934:	11 96       	adiw	r26, 0x01	; 1
    1936:	6d 01       	movw	r12, r26
    1938:	64 17       	cp	r22, r20
    193a:	75 07       	cpc	r23, r21
    193c:	2c f0       	brlt	.+10     	; 0x1948 <dtoa_prf+0x258>
    193e:	84 16       	cp	r8, r20
    1940:	95 06       	cpc	r9, r21
    1942:	14 f4       	brge	.+4      	; 0x1948 <dtoa_prf+0x258>
    1944:	81 81       	ldd	r24, Z+1	; 0x01
    1946:	01 c0       	rjmp	.+2      	; 0x194a <dtoa_prf+0x25a>
    1948:	80 e3       	ldi	r24, 0x30	; 48
    194a:	41 50       	subi	r20, 0x01	; 1
    194c:	51 09       	sbc	r21, r1
    194e:	31 96       	adiw	r30, 0x01	; 1
    1950:	d6 01       	movw	r26, r12
    1952:	11 96       	adiw	r26, 0x01	; 1
    1954:	7d 01       	movw	r14, r26
    1956:	40 17       	cp	r20, r16
    1958:	51 07       	cpc	r21, r17
    195a:	24 f0       	brlt	.+8      	; 0x1964 <dtoa_prf+0x274>
    195c:	d6 01       	movw	r26, r12
    195e:	8c 93       	st	X, r24
    1960:	67 01       	movw	r12, r14
    1962:	e2 cf       	rjmp	.-60     	; 0x1928 <dtoa_prf+0x238>
    1964:	64 17       	cp	r22, r20
    1966:	75 07       	cpc	r23, r21
    1968:	39 f4       	brne	.+14     	; 0x1978 <dtoa_prf+0x288>
    196a:	96 33       	cpi	r25, 0x36	; 54
    196c:	20 f4       	brcc	.+8      	; 0x1976 <dtoa_prf+0x286>
    196e:	95 33       	cpi	r25, 0x35	; 53
    1970:	19 f4       	brne	.+6      	; 0x1978 <dtoa_prf+0x288>
    1972:	31 11       	cpse	r19, r1
    1974:	01 c0       	rjmp	.+2      	; 0x1978 <dtoa_prf+0x288>
    1976:	81 e3       	ldi	r24, 0x31	; 49
    1978:	f6 01       	movw	r30, r12
    197a:	80 83       	st	Z, r24
    197c:	f7 01       	movw	r30, r14
    197e:	82 2f       	mov	r24, r18
    1980:	90 e2       	ldi	r25, 0x20	; 32
    1982:	88 23       	and	r24, r24
    1984:	19 f0       	breq	.+6      	; 0x198c <dtoa_prf+0x29c>
    1986:	91 93       	st	Z+, r25
    1988:	81 50       	subi	r24, 0x01	; 1
    198a:	fb cf       	rjmp	.-10     	; 0x1982 <dtoa_prf+0x292>
    198c:	f7 01       	movw	r30, r14
    198e:	e2 0f       	add	r30, r18
    1990:	f1 1d       	adc	r31, r1
    1992:	10 82       	st	Z, r1
    1994:	80 e0       	ldi	r24, 0x00	; 0
    1996:	90 e0       	ldi	r25, 0x00	; 0
    1998:	29 96       	adiw	r28, 0x09	; 9
    199a:	ec e0       	ldi	r30, 0x0C	; 12
    199c:	aa c1       	rjmp	.+852    	; 0x1cf2 <__epilogue_restores__+0xc>

0000199e <__ftoa_engine>:
    199e:	28 30       	cpi	r18, 0x08	; 8
    19a0:	08 f0       	brcs	.+2      	; 0x19a4 <__ftoa_engine+0x6>
    19a2:	27 e0       	ldi	r18, 0x07	; 7
    19a4:	33 27       	eor	r19, r19
    19a6:	da 01       	movw	r26, r20
    19a8:	99 0f       	add	r25, r25
    19aa:	31 1d       	adc	r19, r1
    19ac:	87 fd       	sbrc	r24, 7
    19ae:	91 60       	ori	r25, 0x01	; 1
    19b0:	00 96       	adiw	r24, 0x00	; 0
    19b2:	61 05       	cpc	r22, r1
    19b4:	71 05       	cpc	r23, r1
    19b6:	39 f4       	brne	.+14     	; 0x19c6 <__ftoa_engine+0x28>
    19b8:	32 60       	ori	r19, 0x02	; 2
    19ba:	2e 5f       	subi	r18, 0xFE	; 254
    19bc:	3d 93       	st	X+, r19
    19be:	30 e3       	ldi	r19, 0x30	; 48
    19c0:	2a 95       	dec	r18
    19c2:	e1 f7       	brne	.-8      	; 0x19bc <__ftoa_engine+0x1e>
    19c4:	08 95       	ret
    19c6:	9f 3f       	cpi	r25, 0xFF	; 255
    19c8:	30 f0       	brcs	.+12     	; 0x19d6 <__ftoa_engine+0x38>
    19ca:	80 38       	cpi	r24, 0x80	; 128
    19cc:	71 05       	cpc	r23, r1
    19ce:	61 05       	cpc	r22, r1
    19d0:	09 f0       	breq	.+2      	; 0x19d4 <__ftoa_engine+0x36>
    19d2:	3c 5f       	subi	r19, 0xFC	; 252
    19d4:	3c 5f       	subi	r19, 0xFC	; 252
    19d6:	3d 93       	st	X+, r19
    19d8:	91 30       	cpi	r25, 0x01	; 1
    19da:	08 f0       	brcs	.+2      	; 0x19de <__ftoa_engine+0x40>
    19dc:	80 68       	ori	r24, 0x80	; 128
    19de:	91 1d       	adc	r25, r1
    19e0:	df 93       	push	r29
    19e2:	cf 93       	push	r28
    19e4:	1f 93       	push	r17
    19e6:	0f 93       	push	r16
    19e8:	ff 92       	push	r15
    19ea:	ef 92       	push	r14
    19ec:	19 2f       	mov	r17, r25
    19ee:	98 7f       	andi	r25, 0xF8	; 248
    19f0:	96 95       	lsr	r25
    19f2:	e9 2f       	mov	r30, r25
    19f4:	96 95       	lsr	r25
    19f6:	96 95       	lsr	r25
    19f8:	e9 0f       	add	r30, r25
    19fa:	ff 27       	eor	r31, r31
    19fc:	e8 59       	subi	r30, 0x98	; 152
    19fe:	fd 4f       	sbci	r31, 0xFD	; 253
    1a00:	99 27       	eor	r25, r25
    1a02:	33 27       	eor	r19, r19
    1a04:	ee 24       	eor	r14, r14
    1a06:	ff 24       	eor	r15, r15
    1a08:	a7 01       	movw	r20, r14
    1a0a:	e7 01       	movw	r28, r14
    1a0c:	05 90       	lpm	r0, Z+
    1a0e:	08 94       	sec
    1a10:	07 94       	ror	r0
    1a12:	28 f4       	brcc	.+10     	; 0x1a1e <__ftoa_engine+0x80>
    1a14:	36 0f       	add	r19, r22
    1a16:	e7 1e       	adc	r14, r23
    1a18:	f8 1e       	adc	r15, r24
    1a1a:	49 1f       	adc	r20, r25
    1a1c:	51 1d       	adc	r21, r1
    1a1e:	66 0f       	add	r22, r22
    1a20:	77 1f       	adc	r23, r23
    1a22:	88 1f       	adc	r24, r24
    1a24:	99 1f       	adc	r25, r25
    1a26:	06 94       	lsr	r0
    1a28:	a1 f7       	brne	.-24     	; 0x1a12 <__ftoa_engine+0x74>
    1a2a:	05 90       	lpm	r0, Z+
    1a2c:	07 94       	ror	r0
    1a2e:	28 f4       	brcc	.+10     	; 0x1a3a <__ftoa_engine+0x9c>
    1a30:	e7 0e       	add	r14, r23
    1a32:	f8 1e       	adc	r15, r24
    1a34:	49 1f       	adc	r20, r25
    1a36:	56 1f       	adc	r21, r22
    1a38:	c1 1d       	adc	r28, r1
    1a3a:	77 0f       	add	r23, r23
    1a3c:	88 1f       	adc	r24, r24
    1a3e:	99 1f       	adc	r25, r25
    1a40:	66 1f       	adc	r22, r22
    1a42:	06 94       	lsr	r0
    1a44:	a1 f7       	brne	.-24     	; 0x1a2e <__ftoa_engine+0x90>
    1a46:	05 90       	lpm	r0, Z+
    1a48:	07 94       	ror	r0
    1a4a:	28 f4       	brcc	.+10     	; 0x1a56 <__ftoa_engine+0xb8>
    1a4c:	f8 0e       	add	r15, r24
    1a4e:	49 1f       	adc	r20, r25
    1a50:	56 1f       	adc	r21, r22
    1a52:	c7 1f       	adc	r28, r23
    1a54:	d1 1d       	adc	r29, r1
    1a56:	88 0f       	add	r24, r24
    1a58:	99 1f       	adc	r25, r25
    1a5a:	66 1f       	adc	r22, r22
    1a5c:	77 1f       	adc	r23, r23
    1a5e:	06 94       	lsr	r0
    1a60:	a1 f7       	brne	.-24     	; 0x1a4a <__ftoa_engine+0xac>
    1a62:	05 90       	lpm	r0, Z+
    1a64:	07 94       	ror	r0
    1a66:	20 f4       	brcc	.+8      	; 0x1a70 <__ftoa_engine+0xd2>
    1a68:	49 0f       	add	r20, r25
    1a6a:	56 1f       	adc	r21, r22
    1a6c:	c7 1f       	adc	r28, r23
    1a6e:	d8 1f       	adc	r29, r24
    1a70:	99 0f       	add	r25, r25
    1a72:	66 1f       	adc	r22, r22
    1a74:	77 1f       	adc	r23, r23
    1a76:	88 1f       	adc	r24, r24
    1a78:	06 94       	lsr	r0
    1a7a:	a9 f7       	brne	.-22     	; 0x1a66 <__ftoa_engine+0xc8>
    1a7c:	84 91       	lpm	r24, Z
    1a7e:	10 95       	com	r17
    1a80:	17 70       	andi	r17, 0x07	; 7
    1a82:	41 f0       	breq	.+16     	; 0x1a94 <__ftoa_engine+0xf6>
    1a84:	d6 95       	lsr	r29
    1a86:	c7 95       	ror	r28
    1a88:	57 95       	ror	r21
    1a8a:	47 95       	ror	r20
    1a8c:	f7 94       	ror	r15
    1a8e:	e7 94       	ror	r14
    1a90:	1a 95       	dec	r17
    1a92:	c1 f7       	brne	.-16     	; 0x1a84 <__ftoa_engine+0xe6>
    1a94:	ee e0       	ldi	r30, 0x0E	; 14
    1a96:	f2 e0       	ldi	r31, 0x02	; 2
    1a98:	68 94       	set
    1a9a:	15 90       	lpm	r1, Z+
    1a9c:	15 91       	lpm	r17, Z+
    1a9e:	35 91       	lpm	r19, Z+
    1aa0:	65 91       	lpm	r22, Z+
    1aa2:	95 91       	lpm	r25, Z+
    1aa4:	05 90       	lpm	r0, Z+
    1aa6:	7f e2       	ldi	r23, 0x2F	; 47
    1aa8:	73 95       	inc	r23
    1aaa:	e1 18       	sub	r14, r1
    1aac:	f1 0a       	sbc	r15, r17
    1aae:	43 0b       	sbc	r20, r19
    1ab0:	56 0b       	sbc	r21, r22
    1ab2:	c9 0b       	sbc	r28, r25
    1ab4:	d0 09       	sbc	r29, r0
    1ab6:	c0 f7       	brcc	.-16     	; 0x1aa8 <__ftoa_engine+0x10a>
    1ab8:	e1 0c       	add	r14, r1
    1aba:	f1 1e       	adc	r15, r17
    1abc:	43 1f       	adc	r20, r19
    1abe:	56 1f       	adc	r21, r22
    1ac0:	c9 1f       	adc	r28, r25
    1ac2:	d0 1d       	adc	r29, r0
    1ac4:	7e f4       	brtc	.+30     	; 0x1ae4 <__ftoa_engine+0x146>
    1ac6:	70 33       	cpi	r23, 0x30	; 48
    1ac8:	11 f4       	brne	.+4      	; 0x1ace <__ftoa_engine+0x130>
    1aca:	8a 95       	dec	r24
    1acc:	e6 cf       	rjmp	.-52     	; 0x1a9a <__ftoa_engine+0xfc>
    1ace:	e8 94       	clt
    1ad0:	01 50       	subi	r16, 0x01	; 1
    1ad2:	30 f0       	brcs	.+12     	; 0x1ae0 <__ftoa_engine+0x142>
    1ad4:	08 0f       	add	r16, r24
    1ad6:	0a f4       	brpl	.+2      	; 0x1ada <__ftoa_engine+0x13c>
    1ad8:	00 27       	eor	r16, r16
    1ada:	02 17       	cp	r16, r18
    1adc:	08 f4       	brcc	.+2      	; 0x1ae0 <__ftoa_engine+0x142>
    1ade:	20 2f       	mov	r18, r16
    1ae0:	23 95       	inc	r18
    1ae2:	02 2f       	mov	r16, r18
    1ae4:	7a 33       	cpi	r23, 0x3A	; 58
    1ae6:	28 f0       	brcs	.+10     	; 0x1af2 <__ftoa_engine+0x154>
    1ae8:	79 e3       	ldi	r23, 0x39	; 57
    1aea:	7d 93       	st	X+, r23
    1aec:	2a 95       	dec	r18
    1aee:	e9 f7       	brne	.-6      	; 0x1aea <__ftoa_engine+0x14c>
    1af0:	10 c0       	rjmp	.+32     	; 0x1b12 <__ftoa_engine+0x174>
    1af2:	7d 93       	st	X+, r23
    1af4:	2a 95       	dec	r18
    1af6:	89 f6       	brne	.-94     	; 0x1a9a <__ftoa_engine+0xfc>
    1af8:	06 94       	lsr	r0
    1afa:	97 95       	ror	r25
    1afc:	67 95       	ror	r22
    1afe:	37 95       	ror	r19
    1b00:	17 95       	ror	r17
    1b02:	17 94       	ror	r1
    1b04:	e1 18       	sub	r14, r1
    1b06:	f1 0a       	sbc	r15, r17
    1b08:	43 0b       	sbc	r20, r19
    1b0a:	56 0b       	sbc	r21, r22
    1b0c:	c9 0b       	sbc	r28, r25
    1b0e:	d0 09       	sbc	r29, r0
    1b10:	98 f0       	brcs	.+38     	; 0x1b38 <__ftoa_engine+0x19a>
    1b12:	23 95       	inc	r18
    1b14:	7e 91       	ld	r23, -X
    1b16:	73 95       	inc	r23
    1b18:	7a 33       	cpi	r23, 0x3A	; 58
    1b1a:	08 f0       	brcs	.+2      	; 0x1b1e <__ftoa_engine+0x180>
    1b1c:	70 e3       	ldi	r23, 0x30	; 48
    1b1e:	7c 93       	st	X, r23
    1b20:	20 13       	cpse	r18, r16
    1b22:	b8 f7       	brcc	.-18     	; 0x1b12 <__ftoa_engine+0x174>
    1b24:	7e 91       	ld	r23, -X
    1b26:	70 61       	ori	r23, 0x10	; 16
    1b28:	7d 93       	st	X+, r23
    1b2a:	30 f0       	brcs	.+12     	; 0x1b38 <__ftoa_engine+0x19a>
    1b2c:	83 95       	inc	r24
    1b2e:	71 e3       	ldi	r23, 0x31	; 49
    1b30:	7d 93       	st	X+, r23
    1b32:	70 e3       	ldi	r23, 0x30	; 48
    1b34:	2a 95       	dec	r18
    1b36:	e1 f7       	brne	.-8      	; 0x1b30 <__ftoa_engine+0x192>
    1b38:	11 24       	eor	r1, r1
    1b3a:	ef 90       	pop	r14
    1b3c:	ff 90       	pop	r15
    1b3e:	0f 91       	pop	r16
    1b40:	1f 91       	pop	r17
    1b42:	cf 91       	pop	r28
    1b44:	df 91       	pop	r29
    1b46:	99 27       	eor	r25, r25
    1b48:	87 fd       	sbrc	r24, 7
    1b4a:	90 95       	com	r25
    1b4c:	08 95       	ret

00001b4e <strnlen_P>:
    1b4e:	fc 01       	movw	r30, r24
    1b50:	05 90       	lpm	r0, Z+
    1b52:	61 50       	subi	r22, 0x01	; 1
    1b54:	70 40       	sbci	r23, 0x00	; 0
    1b56:	01 10       	cpse	r0, r1
    1b58:	d8 f7       	brcc	.-10     	; 0x1b50 <strnlen_P+0x2>
    1b5a:	80 95       	com	r24
    1b5c:	90 95       	com	r25
    1b5e:	8e 0f       	add	r24, r30
    1b60:	9f 1f       	adc	r25, r31
    1b62:	08 95       	ret

00001b64 <strnlen>:
    1b64:	fc 01       	movw	r30, r24
    1b66:	61 50       	subi	r22, 0x01	; 1
    1b68:	70 40       	sbci	r23, 0x00	; 0
    1b6a:	01 90       	ld	r0, Z+
    1b6c:	01 10       	cpse	r0, r1
    1b6e:	d8 f7       	brcc	.-10     	; 0x1b66 <strnlen+0x2>
    1b70:	80 95       	com	r24
    1b72:	90 95       	com	r25
    1b74:	8e 0f       	add	r24, r30
    1b76:	9f 1f       	adc	r25, r31
    1b78:	08 95       	ret

00001b7a <fputc>:
    1b7a:	0f 93       	push	r16
    1b7c:	1f 93       	push	r17
    1b7e:	cf 93       	push	r28
    1b80:	df 93       	push	r29
    1b82:	fb 01       	movw	r30, r22
    1b84:	23 81       	ldd	r18, Z+3	; 0x03
    1b86:	21 fd       	sbrc	r18, 1
    1b88:	03 c0       	rjmp	.+6      	; 0x1b90 <fputc+0x16>
    1b8a:	8f ef       	ldi	r24, 0xFF	; 255
    1b8c:	9f ef       	ldi	r25, 0xFF	; 255
    1b8e:	2c c0       	rjmp	.+88     	; 0x1be8 <fputc+0x6e>
    1b90:	22 ff       	sbrs	r18, 2
    1b92:	16 c0       	rjmp	.+44     	; 0x1bc0 <fputc+0x46>
    1b94:	46 81       	ldd	r20, Z+6	; 0x06
    1b96:	57 81       	ldd	r21, Z+7	; 0x07
    1b98:	24 81       	ldd	r18, Z+4	; 0x04
    1b9a:	35 81       	ldd	r19, Z+5	; 0x05
    1b9c:	42 17       	cp	r20, r18
    1b9e:	53 07       	cpc	r21, r19
    1ba0:	44 f4       	brge	.+16     	; 0x1bb2 <fputc+0x38>
    1ba2:	a0 81       	ld	r26, Z
    1ba4:	b1 81       	ldd	r27, Z+1	; 0x01
    1ba6:	9d 01       	movw	r18, r26
    1ba8:	2f 5f       	subi	r18, 0xFF	; 255
    1baa:	3f 4f       	sbci	r19, 0xFF	; 255
    1bac:	31 83       	std	Z+1, r19	; 0x01
    1bae:	20 83       	st	Z, r18
    1bb0:	8c 93       	st	X, r24
    1bb2:	26 81       	ldd	r18, Z+6	; 0x06
    1bb4:	37 81       	ldd	r19, Z+7	; 0x07
    1bb6:	2f 5f       	subi	r18, 0xFF	; 255
    1bb8:	3f 4f       	sbci	r19, 0xFF	; 255
    1bba:	37 83       	std	Z+7, r19	; 0x07
    1bbc:	26 83       	std	Z+6, r18	; 0x06
    1bbe:	14 c0       	rjmp	.+40     	; 0x1be8 <fputc+0x6e>
    1bc0:	8b 01       	movw	r16, r22
    1bc2:	ec 01       	movw	r28, r24
    1bc4:	fb 01       	movw	r30, r22
    1bc6:	00 84       	ldd	r0, Z+8	; 0x08
    1bc8:	f1 85       	ldd	r31, Z+9	; 0x09
    1bca:	e0 2d       	mov	r30, r0
    1bcc:	09 95       	icall
    1bce:	89 2b       	or	r24, r25
    1bd0:	e1 f6       	brne	.-72     	; 0x1b8a <fputc+0x10>
    1bd2:	d8 01       	movw	r26, r16
    1bd4:	16 96       	adiw	r26, 0x06	; 6
    1bd6:	8d 91       	ld	r24, X+
    1bd8:	9c 91       	ld	r25, X
    1bda:	17 97       	sbiw	r26, 0x07	; 7
    1bdc:	01 96       	adiw	r24, 0x01	; 1
    1bde:	17 96       	adiw	r26, 0x07	; 7
    1be0:	9c 93       	st	X, r25
    1be2:	8e 93       	st	-X, r24
    1be4:	16 97       	sbiw	r26, 0x06	; 6
    1be6:	ce 01       	movw	r24, r28
    1be8:	df 91       	pop	r29
    1bea:	cf 91       	pop	r28
    1bec:	1f 91       	pop	r17
    1bee:	0f 91       	pop	r16
    1bf0:	08 95       	ret

00001bf2 <__ultoa_invert>:
    1bf2:	fa 01       	movw	r30, r20
    1bf4:	aa 27       	eor	r26, r26
    1bf6:	28 30       	cpi	r18, 0x08	; 8
    1bf8:	51 f1       	breq	.+84     	; 0x1c4e <__ultoa_invert+0x5c>
    1bfa:	20 31       	cpi	r18, 0x10	; 16
    1bfc:	81 f1       	breq	.+96     	; 0x1c5e <__ultoa_invert+0x6c>
    1bfe:	e8 94       	clt
    1c00:	6f 93       	push	r22
    1c02:	6e 7f       	andi	r22, 0xFE	; 254
    1c04:	6e 5f       	subi	r22, 0xFE	; 254
    1c06:	7f 4f       	sbci	r23, 0xFF	; 255
    1c08:	8f 4f       	sbci	r24, 0xFF	; 255
    1c0a:	9f 4f       	sbci	r25, 0xFF	; 255
    1c0c:	af 4f       	sbci	r26, 0xFF	; 255
    1c0e:	b1 e0       	ldi	r27, 0x01	; 1
    1c10:	3e d0       	rcall	.+124    	; 0x1c8e <__ultoa_invert+0x9c>
    1c12:	b4 e0       	ldi	r27, 0x04	; 4
    1c14:	3c d0       	rcall	.+120    	; 0x1c8e <__ultoa_invert+0x9c>
    1c16:	67 0f       	add	r22, r23
    1c18:	78 1f       	adc	r23, r24
    1c1a:	89 1f       	adc	r24, r25
    1c1c:	9a 1f       	adc	r25, r26
    1c1e:	a1 1d       	adc	r26, r1
    1c20:	68 0f       	add	r22, r24
    1c22:	79 1f       	adc	r23, r25
    1c24:	8a 1f       	adc	r24, r26
    1c26:	91 1d       	adc	r25, r1
    1c28:	a1 1d       	adc	r26, r1
    1c2a:	6a 0f       	add	r22, r26
    1c2c:	71 1d       	adc	r23, r1
    1c2e:	81 1d       	adc	r24, r1
    1c30:	91 1d       	adc	r25, r1
    1c32:	a1 1d       	adc	r26, r1
    1c34:	20 d0       	rcall	.+64     	; 0x1c76 <__ultoa_invert+0x84>
    1c36:	09 f4       	brne	.+2      	; 0x1c3a <__ultoa_invert+0x48>
    1c38:	68 94       	set
    1c3a:	3f 91       	pop	r19
    1c3c:	2a e0       	ldi	r18, 0x0A	; 10
    1c3e:	26 9f       	mul	r18, r22
    1c40:	11 24       	eor	r1, r1
    1c42:	30 19       	sub	r19, r0
    1c44:	30 5d       	subi	r19, 0xD0	; 208
    1c46:	31 93       	st	Z+, r19
    1c48:	de f6       	brtc	.-74     	; 0x1c00 <__ultoa_invert+0xe>
    1c4a:	cf 01       	movw	r24, r30
    1c4c:	08 95       	ret
    1c4e:	46 2f       	mov	r20, r22
    1c50:	47 70       	andi	r20, 0x07	; 7
    1c52:	40 5d       	subi	r20, 0xD0	; 208
    1c54:	41 93       	st	Z+, r20
    1c56:	b3 e0       	ldi	r27, 0x03	; 3
    1c58:	0f d0       	rcall	.+30     	; 0x1c78 <__ultoa_invert+0x86>
    1c5a:	c9 f7       	brne	.-14     	; 0x1c4e <__ultoa_invert+0x5c>
    1c5c:	f6 cf       	rjmp	.-20     	; 0x1c4a <__ultoa_invert+0x58>
    1c5e:	46 2f       	mov	r20, r22
    1c60:	4f 70       	andi	r20, 0x0F	; 15
    1c62:	40 5d       	subi	r20, 0xD0	; 208
    1c64:	4a 33       	cpi	r20, 0x3A	; 58
    1c66:	18 f0       	brcs	.+6      	; 0x1c6e <__ultoa_invert+0x7c>
    1c68:	49 5d       	subi	r20, 0xD9	; 217
    1c6a:	31 fd       	sbrc	r19, 1
    1c6c:	40 52       	subi	r20, 0x20	; 32
    1c6e:	41 93       	st	Z+, r20
    1c70:	02 d0       	rcall	.+4      	; 0x1c76 <__ultoa_invert+0x84>
    1c72:	a9 f7       	brne	.-22     	; 0x1c5e <__ultoa_invert+0x6c>
    1c74:	ea cf       	rjmp	.-44     	; 0x1c4a <__ultoa_invert+0x58>
    1c76:	b4 e0       	ldi	r27, 0x04	; 4
    1c78:	a6 95       	lsr	r26
    1c7a:	97 95       	ror	r25
    1c7c:	87 95       	ror	r24
    1c7e:	77 95       	ror	r23
    1c80:	67 95       	ror	r22
    1c82:	ba 95       	dec	r27
    1c84:	c9 f7       	brne	.-14     	; 0x1c78 <__ultoa_invert+0x86>
    1c86:	00 97       	sbiw	r24, 0x00	; 0
    1c88:	61 05       	cpc	r22, r1
    1c8a:	71 05       	cpc	r23, r1
    1c8c:	08 95       	ret
    1c8e:	9b 01       	movw	r18, r22
    1c90:	ac 01       	movw	r20, r24
    1c92:	0a 2e       	mov	r0, r26
    1c94:	06 94       	lsr	r0
    1c96:	57 95       	ror	r21
    1c98:	47 95       	ror	r20
    1c9a:	37 95       	ror	r19
    1c9c:	27 95       	ror	r18
    1c9e:	ba 95       	dec	r27
    1ca0:	c9 f7       	brne	.-14     	; 0x1c94 <__ultoa_invert+0xa2>
    1ca2:	62 0f       	add	r22, r18
    1ca4:	73 1f       	adc	r23, r19
    1ca6:	84 1f       	adc	r24, r20
    1ca8:	95 1f       	adc	r25, r21
    1caa:	a0 1d       	adc	r26, r0
    1cac:	08 95       	ret

00001cae <__prologue_saves__>:
    1cae:	2f 92       	push	r2
    1cb0:	3f 92       	push	r3
    1cb2:	4f 92       	push	r4
    1cb4:	5f 92       	push	r5
    1cb6:	6f 92       	push	r6
    1cb8:	7f 92       	push	r7
    1cba:	8f 92       	push	r8
    1cbc:	9f 92       	push	r9
    1cbe:	af 92       	push	r10
    1cc0:	bf 92       	push	r11
    1cc2:	cf 92       	push	r12
    1cc4:	df 92       	push	r13
    1cc6:	ef 92       	push	r14
    1cc8:	ff 92       	push	r15
    1cca:	0f 93       	push	r16
    1ccc:	1f 93       	push	r17
    1cce:	cf 93       	push	r28
    1cd0:	df 93       	push	r29
    1cd2:	cd b7       	in	r28, 0x3d	; 61
    1cd4:	de b7       	in	r29, 0x3e	; 62
    1cd6:	ca 1b       	sub	r28, r26
    1cd8:	db 0b       	sbc	r29, r27
    1cda:	0f b6       	in	r0, 0x3f	; 63
    1cdc:	f8 94       	cli
    1cde:	de bf       	out	0x3e, r29	; 62
    1ce0:	0f be       	out	0x3f, r0	; 63
    1ce2:	cd bf       	out	0x3d, r28	; 61
    1ce4:	09 94       	ijmp

00001ce6 <__epilogue_restores__>:
    1ce6:	2a 88       	ldd	r2, Y+18	; 0x12
    1ce8:	39 88       	ldd	r3, Y+17	; 0x11
    1cea:	48 88       	ldd	r4, Y+16	; 0x10
    1cec:	5f 84       	ldd	r5, Y+15	; 0x0f
    1cee:	6e 84       	ldd	r6, Y+14	; 0x0e
    1cf0:	7d 84       	ldd	r7, Y+13	; 0x0d
    1cf2:	8c 84       	ldd	r8, Y+12	; 0x0c
    1cf4:	9b 84       	ldd	r9, Y+11	; 0x0b
    1cf6:	aa 84       	ldd	r10, Y+10	; 0x0a
    1cf8:	b9 84       	ldd	r11, Y+9	; 0x09
    1cfa:	c8 84       	ldd	r12, Y+8	; 0x08
    1cfc:	df 80       	ldd	r13, Y+7	; 0x07
    1cfe:	ee 80       	ldd	r14, Y+6	; 0x06
    1d00:	fd 80       	ldd	r15, Y+5	; 0x05
    1d02:	0c 81       	ldd	r16, Y+4	; 0x04
    1d04:	1b 81       	ldd	r17, Y+3	; 0x03
    1d06:	aa 81       	ldd	r26, Y+2	; 0x02
    1d08:	b9 81       	ldd	r27, Y+1	; 0x01
    1d0a:	ce 0f       	add	r28, r30
    1d0c:	d1 1d       	adc	r29, r1
    1d0e:	0f b6       	in	r0, 0x3f	; 63
    1d10:	f8 94       	cli
    1d12:	de bf       	out	0x3e, r29	; 62
    1d14:	0f be       	out	0x3f, r0	; 63
    1d16:	cd bf       	out	0x3d, r28	; 61
    1d18:	ed 01       	movw	r28, r26
    1d1a:	08 95       	ret

00001d1c <_exit>:
    1d1c:	f8 94       	cli

00001d1e <__stop_program>:
    1d1e:	ff cf       	rjmp	.-2      	; 0x1d1e <__stop_program>
