 
****************************************
Report : area
Design : dig_tx_system
Version: O-2018.06-SP1
Date   : Wed May 14 22:01:56 2025
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32lvt_ss0p7v125c (File: /home/ICer/Projects/Si_Acad_GP/Standard_Cells/LVT/saed32lvt_ss0p7v125c.db)
    saed32rvt_ss0p7v125c (File: /home/ICer/Projects/Si_Acad_GP/Standard_Cells/RVT/saed32rvt_ss0p7v125c.db)
    saed32hvt_ss0p7v125c (File: /home/ICer/Projects/Si_Acad_GP/Standard_Cells/HVT/saed32hvt_ss0p7v125c.db)

Number of ports:                          479
Number of nets:                          2006
Number of cells:                         1490
Number of combinational cells:           1067
Number of sequential cells:               399
Number of macros/black boxes:               0
Number of buf/inv:                        198
Number of references:                      17

Combinational area:               2614.125221
Buf/Inv area:                      305.481090
Noncombinational area:            2640.047924
Macro/Black Box area:                0.000000
Net Interconnect area:             984.150641

Total cell area:                  5254.173145
Total area:                       6238.323785
1
