###############################################################################
#                                                                             #
# IAR ANSI C/C++ Compiler V6.70.2.6274/W32 for ARM      03/Nov/2019  15:52:01 #
# Copyright 1999-2013 IAR Systems AB.                                         #
#                                                                             #
#    Cpu mode     =  thumb                                                    #
#    Endian       =  little                                                   #
#    Source file  =  D:\Buyun\Progress\memristor based control\mcu            #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\lib\LPLD\HW\HW_FTM.c            #
#    Command line =  "D:\Buyun\Progress\memristor based control\mcu           #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\lib\LPLD\HW\HW_FTM.c" -D        #
#                    LPLD_K60 -lCN "D:\Buyun\Progress\memristor based         #
#                    control\mcu code\paper code\0.1ms control period\test    #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\FLASH\List\" -lB                #
#                    "D:\Buyun\Progress\memristor based control\mcu           #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\FLASH\List\" -o                 #
#                    "D:\Buyun\Progress\memristor based control\mcu           #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\FLASH\Obj\" --no_cse            #
#                    --no_unroll --no_inline --no_code_motion --no_tbaa       #
#                    --no_clustering --no_scheduling --debug --endian=little  #
#                    --cpu=Cortex-M4 -e --fpu=None --dlib_config "C:\Program  #
#                    Files (x86)\IAR Systems\Embedded Workbench               #
#                    6.5_2\arm\INC\c\DLib_Config_Normal.h" -I                 #
#                    "D:\Buyun\Progress\memristor based control\mcu           #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\..\app\" -I                     #
#                    "D:\Buyun\Progress\memristor based control\mcu           #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\..\..\..\lib\CPU\" -I           #
#                    "D:\Buyun\Progress\memristor based control\mcu           #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\..\..\..\lib\common\" -I        #
#                    "D:\Buyun\Progress\memristor based control\mcu           #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\..\..\..\lib\LPLD\" -I          #
#                    "D:\Buyun\Progress\memristor based control\mcu           #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\..\..\..\lib\LPLD\HW\" -I       #
#                    "D:\Buyun\Progress\memristor based control\mcu           #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\..\..\..\lib\LPLD\DEV\" -I      #
#                    "D:\Buyun\Progress\memristor based control\mcu           #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\..\..\..\lib\uCOS-II\Ports\"    #
#                    -I "D:\Buyun\Progress\memristor based control\mcu        #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\..\..\..\lib\uCOS-II\Source\"   #
#                    -I "D:\Buyun\Progress\memristor based control\mcu        #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\..\..\..\lib\FatFs\" -I         #
#                    "D:\Buyun\Progress\memristor based control\mcu           #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\..\..\..\lib\FatFs\option\" -I  #
#                    "D:\Buyun\Progress\memristor based control\mcu           #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\..\..\..\lib\USB\common\" -I    #
#                    "D:\Buyun\Progress\memristor based control\mcu           #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\..\..\..\lib\USB\driver\" -I    #
#                    "D:\Buyun\Progress\memristor based control\mcu           #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\..\..\..\lib\USB\descriptor\"   #
#                    -I "D:\Buyun\Progress\memristor based control\mcu        #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\..\..\..\lib\USB\class\" -Ol    #
#                    -I "C:\Program Files (x86)\IAR Systems\Embedded          #
#                    Workbench 6.5_2\arm\CMSIS\Include\" -D ARM_MATH_CM4      #
#    List file    =  D:\Buyun\Progress\memristor based control\mcu            #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\FLASH\List\HW_FTM.lst           #
#    Object file  =  D:\Buyun\Progress\memristor based control\mcu            #
#                    code\paper code\0.1ms control period\test                #
#                    code\CBY_K60_balance_DAC\project\(DMA PDB                #
#                    ADC)LPLD_DmaPdbADCx4\iar\FLASH\Obj\HW_FTM.o              #
#                                                                             #
#                                                                             #
###############################################################################

D:\Buyun\Progress\memristor based control\mcu code\paper code\0.1ms control period\test code\CBY_K60_balance_DAC\lib\LPLD\HW\HW_FTM.c
      1          /**
      2           * @file HW_FTM.c
      3           * @version 3.0[By LPLD]
      4           * @date 2013-06-18
      5           * @brief FTM底层模块相关函数
      6           *
      7           * 更改建议:不建议修改
      8           *
      9           * 版权所有:北京拉普兰德电子技术有限公司
     10           * http://www.lpld.cn
     11           * mail:support@lpld.cn
     12           *
     13           * @par
     14           * 本代码由拉普兰德[LPLD]开发并维护，并向所有使用者开放源代码。
     15           * 开发者可以随意修使用或改源代码。但本段及以上注释应予以保留。
     16           * 不得更改或删除原版权所有者姓名，二次开发者可以加注二次版权所有者。
     17           * 但应在遵守此协议的基础上，开放源代码、不得出售代码本身。
     18           * 拉普兰德不负责由于使用本代码所带来的任何事故、法律责任或相关不良影响。
     19           * 拉普兰德无义务解释、说明本代码的具体原理、功能、实现方法。
     20           * 除非拉普兰德[LPLD]授权，开发者不得将本代码用于商业产品。
     21           */
     22          #include "common.h"

   \                                 In section .text, align 2, keep-with-next
   \   static __interwork __softfp void NVIC_EnableIRQ(IRQn_Type)
   \                     NVIC_EnableIRQ: (+1)
   \   00000000   0xB240             SXTB     R0,R0            ;; SignExt  R0,R0,#+24,#+24
   \   00000002   0x0941             LSRS     R1,R0,#+5
   \   00000004   0x.... 0x....      LDR.W    R2,??DataTable10  ;; 0xe000e100
   \   00000008   0x2301             MOVS     R3,#+1
   \   0000000A   0xF010 0x001F      ANDS     R0,R0,#0x1F
   \   0000000E   0xFA13 0xF000      LSLS     R0,R3,R0
   \   00000012   0xF842 0x0021      STR      R0,[R2, R1, LSL #+2]
   \   00000016   0x4770             BX       LR               ;; return

   \                                 In section .text, align 2, keep-with-next
   \   static __interwork __softfp void NVIC_DisableIRQ(IRQn_Type)
   \                     NVIC_DisableIRQ: (+1)
   \   00000000   0xB240             SXTB     R0,R0            ;; SignExt  R0,R0,#+24,#+24
   \   00000002   0x0941             LSRS     R1,R0,#+5
   \   00000004   0x.... 0x....      LDR.W    R2,??DataTable10_1  ;; 0xe000e180
   \   00000008   0x2301             MOVS     R3,#+1
   \   0000000A   0xF010 0x001F      ANDS     R0,R0,#0x1F
   \   0000000E   0xFA13 0xF000      LSLS     R0,R3,R0
   \   00000012   0xF842 0x0021      STR      R0,[R2, R1, LSL #+2]
   \   00000016   0x4770             BX       LR               ;; return
     23          #include "HW_FTM.h"
     24          
     25          //用户自定义中断服务函数数组

   \                                 In section .bss, align 4
     26          FTM_ISR_CALLBACK FTM_ISR[3];
   \                     FTM_ISR:
   \   00000000                      DS8 12
     27          
     28          static uint8 LPLD_FTM_PWM_Init(FTM_InitTypeDef);
     29          static uint8 LPLD_FTM_IC_Init(FTM_InitTypeDef);
     30          static uint8 LPLD_FTM_QD_Init(FTM_InitTypeDef);
     31          static uint8 LPLD_FTM_DEC_Init(FTM_InitTypeDef);
     32          static uint8 LPLD_FTM_PinInit(FTM_Type *, FtmChnEnum_Type, PortPinsEnum_Type);
     33          static uint8 LPLD_FTM_PinDeinit(FTM_Type *, FtmChnEnum_Type);
     34          
     35          
     36          /*
     37           * LPLD_FTM_Init
     38           * FTM模块通用初始化，可初始化为PWM、输入捕获、正交解码、双边捕获模式
     39           *
     40           * 参数:
     41           *    ftm_init_structure--FTM初始化结构体，
     42           *                        具体定义见FTM_InitTypeDef
     43           *
     44           * 输出:
     45           *    0--配置错误
     46           *    1--配置成功
     47           */

   \                                 In section .text, align 2, keep-with-next
     48          uint8 LPLD_FTM_Init(FTM_InitTypeDef ftm_init_structure)
     49          {
   \                     LPLD_FTM_Init: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   \   00000002   0xB53E             PUSH     {R1-R5,LR}
     50            uint8 result, i;
     51            //参数检查
     52            ASSERT( ftm_init_structure.FTM_Mode & 
     53                   (FTM_MODE_PWM|FTM_MODE_IC|FTM_MODE_QD|FTM_MODE_DEC));  //判断模式选择
   \   00000004   0xF89D 0x001C      LDRB     R0,[SP, #+28]
   \   00000008   0x210F             MOVS     R1,#+15
   \   0000000A   0x4208             TST      R0,R1
   \   0000000C   0xD104             BNE.N    ??LPLD_FTM_Init_0
   \   0000000E   0x2135             MOVS     R1,#+53
   \   00000010   0x.... 0x....      LDR.W    R0,??DataTable10_2
   \   00000014   0x.... 0x....      BL       assert_failed
     54            
     55            // 使能FTM时钟模块
     56            if(ftm_init_structure.FTM_Ftmx == FTM0)
   \                     ??LPLD_FTM_Init_0: (+1)
   \   00000018   0x9806             LDR      R0,[SP, #+24]
   \   0000001A   0x.... 0x....      LDR.W    R1,??DataTable10_3  ;; 0x40038000
   \   0000001E   0x4288             CMP      R0,R1
   \   00000020   0xD117             BNE.N    ??LPLD_FTM_Init_1
     57            {
     58              i=0; 
   \   00000022   0x2500             MOVS     R5,#+0
     59              SIM->SCGC6 |= SIM_SCGC6_FTM0_MASK;
   \   00000024   0x.... 0x....      LDR.W    R0,??DataTable10_4  ;; 0x4004803c
   \   00000028   0x6800             LDR      R0,[R0, #+0]
   \   0000002A   0xF050 0x7080      ORRS     R0,R0,#0x1000000
   \   0000002E   0x.... 0x....      LDR.W    R1,??DataTable10_4  ;; 0x4004803c
   \   00000032   0x6008             STR      R0,[R1, #+0]
     60            }
     61            else if(ftm_init_structure.FTM_Ftmx == FTM1)
     62            {
     63              i=1;
     64              SIM->SCGC6 |= SIM_SCGC6_FTM1_MASK;
     65            }
     66            else if(ftm_init_structure.FTM_Ftmx == FTM2)
     67            {
     68              i=2;
     69              SIM->SCGC3 |= SIM_SCGC3_FTM2_MASK;
     70            }
     71            else
     72            {
     73              return 0;
     74            }
     75            
     76            if(ftm_init_structure.FTM_Mode & FTM_MODE_PWM)
   \                     ??LPLD_FTM_Init_2: (+1)
   \   00000034   0xF89D 0x001C      LDRB     R0,[SP, #+28]
   \   00000038   0x07C0             LSLS     R0,R0,#+31
   \   0000003A   0xD52A             BPL.N    ??LPLD_FTM_Init_3
     77            {
     78              result = LPLD_FTM_PWM_Init(ftm_init_structure);
   \   0000003C   0xA906             ADD      R1,SP,#+24
   \   0000003E   0xB084             SUB      SP,SP,#+16
   \   00000040   0x4668             MOV      R0,SP
   \   00000042   0x221C             MOVS     R2,#+28
   \   00000044   0x.... 0x....      BL       __aeabi_memcpy4
   \   00000048   0xBC0F             POP      {R0-R3}
   \   0000004A   0x.... 0x....      BL       LPLD_FTM_PWM_Init
   \   0000004E   0x0004             MOVS     R4,R0
   \   00000050   0xE04B             B.N      ??LPLD_FTM_Init_4
     79            }
   \                     ??LPLD_FTM_Init_1: (+1)
   \   00000052   0x9806             LDR      R0,[SP, #+24]
   \   00000054   0x.... 0x....      LDR.W    R1,??DataTable10_5  ;; 0x40039000
   \   00000058   0x4288             CMP      R0,R1
   \   0000005A   0xD109             BNE.N    ??LPLD_FTM_Init_5
   \   0000005C   0x2501             MOVS     R5,#+1
   \   0000005E   0x.... 0x....      LDR.W    R0,??DataTable10_4  ;; 0x4004803c
   \   00000062   0x6800             LDR      R0,[R0, #+0]
   \   00000064   0xF050 0x7000      ORRS     R0,R0,#0x2000000
   \   00000068   0x.... 0x....      LDR.W    R1,??DataTable10_4  ;; 0x4004803c
   \   0000006C   0x6008             STR      R0,[R1, #+0]
   \   0000006E   0xE7E1             B.N      ??LPLD_FTM_Init_2
   \                     ??LPLD_FTM_Init_5: (+1)
   \   00000070   0x9806             LDR      R0,[SP, #+24]
   \   00000072   0x.... 0x....      LDR.W    R1,??DataTable10_6  ;; 0x400b8000
   \   00000076   0x4288             CMP      R0,R1
   \   00000078   0xD109             BNE.N    ??LPLD_FTM_Init_6
   \   0000007A   0x2502             MOVS     R5,#+2
   \   0000007C   0x.... 0x....      LDR.W    R0,??DataTable10_7  ;; 0x40048030
   \   00000080   0x6800             LDR      R0,[R0, #+0]
   \   00000082   0xF050 0x7080      ORRS     R0,R0,#0x1000000
   \   00000086   0x.... 0x....      LDR.W    R1,??DataTable10_7  ;; 0x40048030
   \   0000008A   0x6008             STR      R0,[R1, #+0]
   \   0000008C   0xE7D2             B.N      ??LPLD_FTM_Init_2
   \                     ??LPLD_FTM_Init_6: (+1)
   \   0000008E   0x2000             MOVS     R0,#+0
   \   00000090   0xE043             B.N      ??LPLD_FTM_Init_7
     80            else if(ftm_init_structure.FTM_Mode & FTM_MODE_IC)
   \                     ??LPLD_FTM_Init_3: (+1)
   \   00000092   0xF89D 0x001C      LDRB     R0,[SP, #+28]
   \   00000096   0x0780             LSLS     R0,R0,#+30
   \   00000098   0xD50A             BPL.N    ??LPLD_FTM_Init_8
     81            {
     82              result = LPLD_FTM_IC_Init(ftm_init_structure);
   \   0000009A   0xA906             ADD      R1,SP,#+24
   \   0000009C   0xB084             SUB      SP,SP,#+16
   \   0000009E   0x4668             MOV      R0,SP
   \   000000A0   0x221C             MOVS     R2,#+28
   \   000000A2   0x.... 0x....      BL       __aeabi_memcpy4
   \   000000A6   0xBC0F             POP      {R0-R3}
   \   000000A8   0x.... 0x....      BL       LPLD_FTM_IC_Init
   \   000000AC   0x0004             MOVS     R4,R0
   \   000000AE   0xE01C             B.N      ??LPLD_FTM_Init_4
     83            }
     84            else if(ftm_init_structure.FTM_Mode & FTM_MODE_QD)
   \                     ??LPLD_FTM_Init_8: (+1)
   \   000000B0   0xF89D 0x001C      LDRB     R0,[SP, #+28]
   \   000000B4   0x0740             LSLS     R0,R0,#+29
   \   000000B6   0xD50A             BPL.N    ??LPLD_FTM_Init_9
     85            {
     86              result = LPLD_FTM_QD_Init(ftm_init_structure);
   \   000000B8   0xA906             ADD      R1,SP,#+24
   \   000000BA   0xB084             SUB      SP,SP,#+16
   \   000000BC   0x4668             MOV      R0,SP
   \   000000BE   0x221C             MOVS     R2,#+28
   \   000000C0   0x.... 0x....      BL       __aeabi_memcpy4
   \   000000C4   0xBC0F             POP      {R0-R3}
   \   000000C6   0x.... 0x....      BL       LPLD_FTM_QD_Init
   \   000000CA   0x0004             MOVS     R4,R0
   \   000000CC   0xE00D             B.N      ??LPLD_FTM_Init_4
     87            }
     88            else if(ftm_init_structure.FTM_Mode & FTM_MODE_DEC)
   \                     ??LPLD_FTM_Init_9: (+1)
   \   000000CE   0xF89D 0x001C      LDRB     R0,[SP, #+28]
   \   000000D2   0x0700             LSLS     R0,R0,#+28
   \   000000D4   0xD509             BPL.N    ??LPLD_FTM_Init_4
     89            {
     90              result = LPLD_FTM_DEC_Init(ftm_init_structure);
   \   000000D6   0xA906             ADD      R1,SP,#+24
   \   000000D8   0xB084             SUB      SP,SP,#+16
   \   000000DA   0x4668             MOV      R0,SP
   \   000000DC   0x221C             MOVS     R2,#+28
   \   000000DE   0x.... 0x....      BL       __aeabi_memcpy4
   \   000000E2   0xBC0F             POP      {R0-R3}
   \   000000E4   0x.... 0x....      BL       LPLD_FTM_DEC_Init
   \   000000E8   0x0004             MOVS     R4,R0
     91            }
     92            
     93            if(result == 1)
   \                     ??LPLD_FTM_Init_4: (+1)
   \   000000EA   0xB2E4             UXTB     R4,R4            ;; ZeroExt  R4,R4,#+24,#+24
   \   000000EC   0x2C01             CMP      R4,#+1
   \   000000EE   0xD112             BNE.N    ??LPLD_FTM_Init_10
     94            {    
     95              //判断是否开启溢出中断
     96              if(ftm_init_structure.FTM_Isr!=NULL)
   \   000000F0   0x980C             LDR      R0,[SP, #+48]
   \   000000F2   0x2800             CMP      R0,#+0
   \   000000F4   0xD00F             BEQ.N    ??LPLD_FTM_Init_10
     97              {      
     98                FTM_ISR[i] = ftm_init_structure.FTM_Isr;
   \   000000F6   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   000000F8   0x.... 0x....      LDR.W    R0,??DataTable10_8
   \   000000FC   0x990C             LDR      R1,[SP, #+48]
   \   000000FE   0xF840 0x1025      STR      R1,[R0, R5, LSL #+2]
     99                if(ftm_init_structure.FTM_ToiEnable == TRUE)
   \   00000102   0xF89D 0x002C      LDRB     R0,[SP, #+44]
   \   00000106   0x2801             CMP      R0,#+1
   \   00000108   0xD105             BNE.N    ??LPLD_FTM_Init_10
    100                {
    101                  ftm_init_structure.FTM_Ftmx->SC |= FTM_SC_TOIE_MASK;
   \   0000010A   0x9806             LDR      R0,[SP, #+24]
   \   0000010C   0x6800             LDR      R0,[R0, #+0]
   \   0000010E   0xF050 0x0040      ORRS     R0,R0,#0x40
   \   00000112   0x9906             LDR      R1,[SP, #+24]
   \   00000114   0x6008             STR      R0,[R1, #+0]
    102                }
    103              }
    104            }
    105            
    106            return result;
   \                     ??LPLD_FTM_Init_10: (+1)
   \   00000116   0x0020             MOVS     R0,R4
   \   00000118   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \                     ??LPLD_FTM_Init_7: (+1)
   \   0000011A   0xBC3E             POP      {R1-R5}
   \   0000011C   0xF85D 0xFB14      LDR      PC,[SP], #+20    ;; return
    107          }
    108          
    109          /*
    110           * LPLD_FTM_Deinit
    111           * FTM模块通用反初始化
    112           *
    113           * 参数:
    114           *    ftm_init_structure--FTM初始化结构体，
    115           *                        具体定义见FTM_InitTypeDef
    116           *
    117           * 输出:
    118           *    0--配置错误
    119           *    1--配置成功
    120           */

   \                                 In section .text, align 2, keep-with-next
    121          uint8 LPLD_FTM_Deinit(FTM_InitTypeDef ftm_init_structure)
    122          {
   \                     LPLD_FTM_Deinit: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   \   00000002   0xB5E0             PUSH     {R5-R7,LR}
    123            if(ftm_init_structure.FTM_Ftmx == FTM0)
   \   00000004   0x9804             LDR      R0,[SP, #+16]
   \   00000006   0x.... 0x....      LDR.W    R1,??DataTable10_3  ;; 0x40038000
   \   0000000A   0x4288             CMP      R0,R1
   \   0000000C   0xD113             BNE.N    ??LPLD_FTM_Deinit_0
    124            {
    125              SIM->SCGC6 &= ~SIM_SCGC6_FTM0_MASK;
   \   0000000E   0x.... 0x....      LDR.W    R0,??DataTable10_4  ;; 0x4004803c
   \   00000012   0x6800             LDR      R0,[R0, #+0]
   \   00000014   0xF030 0x7080      BICS     R0,R0,#0x1000000
   \   00000018   0x.... 0x....      LDR.W    R1,??DataTable10_4  ;; 0x4004803c
   \   0000001C   0x6008             STR      R0,[R1, #+0]
    126            }
    127            else if(ftm_init_structure.FTM_Ftmx == FTM1)
    128            {
    129              SIM->SCGC6 &= ~SIM_SCGC6_FTM1_MASK;
    130            }
    131            else if(ftm_init_structure.FTM_Ftmx == FTM2)
    132            {
    133              SIM->SCGC3 &= ~SIM_SCGC3_FTM2_MASK;
    134            }
    135            else
    136            {
    137              return 0;
    138            }
    139            
    140            return LPLD_FTM_DisableIrq(ftm_init_structure);
   \                     ??LPLD_FTM_Deinit_1: (+1)
   \   0000001E   0xA904             ADD      R1,SP,#+16
   \   00000020   0xB084             SUB      SP,SP,#+16
   \   00000022   0x4668             MOV      R0,SP
   \   00000024   0x221C             MOVS     R2,#+28
   \   00000026   0x.... 0x....      BL       __aeabi_memcpy4
   \   0000002A   0xBC0F             POP      {R0-R3}
   \   0000002C   0x.... 0x....      BL       LPLD_FTM_DisableIrq
   \                     ??LPLD_FTM_Deinit_2: (+1)
   \   00000030   0xBC0E             POP      {R1-R3}
   \   00000032   0xF85D 0xFB14      LDR      PC,[SP], #+20    ;; return
   \                     ??LPLD_FTM_Deinit_0: (+1)
   \   00000036   0x9804             LDR      R0,[SP, #+16]
   \   00000038   0x.... 0x....      LDR.W    R1,??DataTable10_5  ;; 0x40039000
   \   0000003C   0x4288             CMP      R0,R1
   \   0000003E   0xD108             BNE.N    ??LPLD_FTM_Deinit_3
   \   00000040   0x.... 0x....      LDR.W    R0,??DataTable10_4  ;; 0x4004803c
   \   00000044   0x6800             LDR      R0,[R0, #+0]
   \   00000046   0xF030 0x7000      BICS     R0,R0,#0x2000000
   \   0000004A   0x.... 0x....      LDR.W    R1,??DataTable10_4  ;; 0x4004803c
   \   0000004E   0x6008             STR      R0,[R1, #+0]
   \   00000050   0xE7E5             B.N      ??LPLD_FTM_Deinit_1
   \                     ??LPLD_FTM_Deinit_3: (+1)
   \   00000052   0x9804             LDR      R0,[SP, #+16]
   \   00000054   0x.... 0x....      LDR.W    R1,??DataTable10_6  ;; 0x400b8000
   \   00000058   0x4288             CMP      R0,R1
   \   0000005A   0xD108             BNE.N    ??LPLD_FTM_Deinit_4
   \   0000005C   0x.... 0x....      LDR.W    R0,??DataTable10_7  ;; 0x40048030
   \   00000060   0x6800             LDR      R0,[R0, #+0]
   \   00000062   0xF030 0x7080      BICS     R0,R0,#0x1000000
   \   00000066   0x.... 0x....      LDR.W    R1,??DataTable10_7  ;; 0x40048030
   \   0000006A   0x6008             STR      R0,[R1, #+0]
   \   0000006C   0xE7D7             B.N      ??LPLD_FTM_Deinit_1
   \                     ??LPLD_FTM_Deinit_4: (+1)
   \   0000006E   0x2000             MOVS     R0,#+0
   \   00000070   0xE7DE             B.N      ??LPLD_FTM_Deinit_2
    141          }
    142          
    143          /*
    144           * LPLD_FTM_PWM_Enable
    145           * FTM模块PWM模式输出使能，配置输出通道、占空比、指定对应的引脚、对齐方式
    146           *
    147           * 参数:
    148           *    ftmx--FTMx模块号
    149           *      |__FTM0          --FTM0
    150           *      |__FTM1          --FTM1
    151           *      |__FTM2          --FTM2
    152           *    chn--PWM输出通道
    153           *      |__FTM_Ch0          --FTMx通道0(FTM0\FTM1\FTM2)
    154           *      |__FTM_Ch1          --FTMx通道1(FTM0\FTM1\FTM2)
    155           *      |__FTM_Ch2          --FTMx通道2(FTM0)
    156           *      |__FTM_Ch3          --FTMx通道3(FTM0)
    157           *      |__FTM_Ch4          --FTMx通道4(FTM0)
    158           *      |__FTM_Ch5          --FTMx通道5(FTM0)
    159           *      |__FTM_Ch6          --FTMx通道6(FTM0)
    160           *      |__FTM_Ch7          --FTMx通道7(FTM0)
    161           *    duty--PWM输出占空比
    162           *      |__0~10000--占空比0.00%~100.00%
    163           *    pin--FTMx通道对应的引脚
    164           *      FTM0
    165           *       FTM_Ch0-PTA3\PTC1
    166           *       FTM_Ch1-PTA4\PTC2
    167           *       FTM_Ch2-PTA5\PTC3
    168           *       FTM_Ch3-PTA6\PTC4
    169           *       FTM_Ch4-PTA7\PTD4
    170           *       FTM_Ch5-PTA0\PTD5
    171           *       FTM_Ch6-PTA1\PTD6
    172           *       FTM_Ch7-PTA2\PTD7
    173           *      FTM1
    174           *       FTM_Ch0-PTA8\PTA12\PTB0
    175           *       FTM_Ch1-PTA9\PTA13\PTB1
    176           *      FTM2
    177           *       FTM_Ch0-PTA10\PTB18
    178           *       FTM_Ch1-PTA11\PTB19
    179           *    align--脉冲对齐方式
    180           *      |__ALIGN_LEFT    --左对齐
    181           *      |__ALIGN_RIGHT   --右对齐
    182           *
    183           * 输出:
    184           *    0--配置错误
    185           *    1--配置成功
    186           */

   \                                 In section .text, align 2, keep-with-next
    187          uint8 LPLD_FTM_PWM_Enable(FTM_Type *ftmx, FtmChnEnum_Type chn, uint32 duty, PortPinsEnum_Type pin, uint8 align)
    188          {
   \                     LPLD_FTM_PWM_Enable: (+1)
   \   00000000   0xB5F8             PUSH     {R3-R7,LR}
   \   00000002   0x0004             MOVS     R4,R0
   \   00000004   0x000D             MOVS     R5,R1
   \   00000006   0x0016             MOVS     R6,R2
   \   00000008   0x001F             MOVS     R7,R3
    189            uint32 cv;
    190            vuint32 mod;
    191            
    192            //参数检查
    193            ASSERT( duty <= 10000 );                  //判断占空比
   \   0000000A   0xF242 0x7011      MOVW     R0,#+10001
   \   0000000E   0x4286             CMP      R6,R0
   \   00000010   0xD304             BCC.N    ??LPLD_FTM_PWM_Enable_0
   \   00000012   0x21C1             MOVS     R1,#+193
   \   00000014   0x.... 0x....      LDR.W    R0,??DataTable10_2
   \   00000018   0x.... 0x....      BL       assert_failed
    194            
    195            if(!LPLD_FTM_PinInit(ftmx, chn, pin))
   \                     ??LPLD_FTM_PWM_Enable_0: (+1)
   \   0000001C   0x003A             MOVS     R2,R7
   \   0000001E   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000020   0x0029             MOVS     R1,R5
   \   00000022   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000024   0x0020             MOVS     R0,R4
   \   00000026   0x.... 0x....      BL       LPLD_FTM_PinInit
   \   0000002A   0x2800             CMP      R0,#+0
   \   0000002C   0xD101             BNE.N    ??LPLD_FTM_PWM_Enable_1
    196              return 0;
   \   0000002E   0x2000             MOVS     R0,#+0
   \   00000030   0xE01A             B.N      ??LPLD_FTM_PWM_Enable_2
   \                     ??LPLD_FTM_PWM_Enable_1: (+1)
   \   00000032   0x9806             LDR      R0,[SP, #+24]
    197            
    198            //如果是右对齐，100%-占空比
    199            if(align == ALIGN_RIGHT)
   \   00000034   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   00000036   0x2824             CMP      R0,#+36
   \   00000038   0xD102             BNE.N    ??LPLD_FTM_PWM_Enable_3
    200            {
    201              duty = 10000 - duty;
   \   0000003A   0xF242 0x7110      MOVW     R1,#+10000
   \   0000003E   0x1B8E             SUBS     R6,R1,R6
    202            }
    203            
    204            //占空比 = (CnV-CNTIN)/(MOD-CNTIN+1)
    205            mod = ftmx->MOD;
   \                     ??LPLD_FTM_PWM_Enable_3: (+1)
   \   00000040   0x68A1             LDR      R1,[R4, #+8]
   \   00000042   0x9100             STR      R1,[SP, #+0]
    206            cv = (duty*(mod-0+1)+0)/10000;
   \   00000044   0x9900             LDR      R1,[SP, #+0]
   \   00000046   0x1C49             ADDS     R1,R1,#+1
   \   00000048   0xFB01 0xF106      MUL      R1,R1,R6
   \   0000004C   0xF242 0x7210      MOVW     R2,#+10000
   \   00000050   0xFBB1 0xF1F2      UDIV     R1,R1,R2
    207            
    208            // 配置FTM通道控制寄存器 
    209            // 通道模式 MSB:MSA-1X, 通道边缘选择 左对齐 ELSB:ELSA-10
    210            // 通道模式 MSB:MSA-1X, 通道边缘选择 右对齐 ELSB:ELSA-X1
    211            ftmx->CONTROLS[chn].CnSC = align;
   \   00000054   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   00000056   0xEB14 0x02C5      ADDS     R2,R4,R5, LSL #+3
   \   0000005A   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   0000005C   0x60D0             STR      R0,[R2, #+12]
    212            // 配置FTM通道值
    213            ftmx->CONTROLS[chn].CnV  = cv;
   \   0000005E   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   00000060   0xEB14 0x00C5      ADDS     R0,R4,R5, LSL #+3
   \   00000064   0x6101             STR      R1,[R0, #+16]
    214            
    215            return 1;
   \   00000066   0x2001             MOVS     R0,#+1
   \                     ??LPLD_FTM_PWM_Enable_2: (+1)
   \   00000068   0xBDF2             POP      {R1,R4-R7,PC}    ;; return
    216          }
    217          
    218          /*
    219           * LPLD_FTM_PWM_ChangeDuty
    220           * 变更FTM模块PWM模式指定通道的输出占空比
    221           *
    222           * 参数:
    223           *    ftmx--FTMx模块号
    224           *      |__FTM0          --FTM0
    225           *      |__FTM1          --FTM1
    226           *      |__FTM2          --FTM2
    227           *    chn--PWM输出通道
    228           *      |__FTM_Ch0          --FTMx通道0(FTM0\FTM1\FTM2)
    229           *      |__FTM_Ch1          --FTMx通道1(FTM0\FTM1\FTM2)
    230           *      |__FTM_Ch2          --FTMx通道2(FTM0)
    231           *      |__FTM_Ch3          --FTMx通道3(FTM0)
    232           *      |__FTM_Ch4          --FTMx通道4(FTM0)
    233           *      |__FTM_Ch5          --FTMx通道5(FTM0)
    234           *      |__FTM_Ch6          --FTMx通道6(FTM0)
    235           *      |__FTM_Ch7          --FTMx通道7(FTM0)
    236           *    duty--PWM输出占空比
    237           *      |__0~10000--占空比0.00%~100.00%
    238           *
    239           * 输出:
    240           *    0--配置错误
    241           *    1--配置成功
    242           */

   \                                 In section .text, align 2, keep-with-next
    243          void LPLD_FTM_PWM_ChangeDuty(FTM_Type *ftmx, FtmChnEnum_Type chn, uint32 duty)
    244          {
   \                     LPLD_FTM_PWM_ChangeDuty: (+1)
   \   00000000   0xB570             PUSH     {R4-R6,LR}
   \   00000002   0xB082             SUB      SP,SP,#+8
   \   00000004   0x0004             MOVS     R4,R0
   \   00000006   0x000D             MOVS     R5,R1
   \   00000008   0x0016             MOVS     R6,R2
    245            uint32 cv;
    246            vuint32 mod;
    247            
    248            //参数检查
    249            ASSERT( duty <= 10000 );                  //判断占空比
   \   0000000A   0xF242 0x7011      MOVW     R0,#+10001
   \   0000000E   0x4286             CMP      R6,R0
   \   00000010   0xD304             BCC.N    ??LPLD_FTM_PWM_ChangeDuty_0
   \   00000012   0x21F9             MOVS     R1,#+249
   \   00000014   0x.... 0x....      LDR.W    R0,??DataTable10_2
   \   00000018   0x.... 0x....      BL       assert_failed
    250              
    251            //如果是右对齐，100%-占空比
    252            if(ftmx->CONTROLS[chn].CnSC & FTM_CnSC_ELSA_MASK)
   \                     ??LPLD_FTM_PWM_ChangeDuty_0: (+1)
   \   0000001C   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   0000001E   0xEB14 0x00C5      ADDS     R0,R4,R5, LSL #+3
   \   00000022   0x68C0             LDR      R0,[R0, #+12]
   \   00000024   0x0740             LSLS     R0,R0,#+29
   \   00000026   0xD502             BPL.N    ??LPLD_FTM_PWM_ChangeDuty_1
    253            {
    254              duty = 10000 - duty;
   \   00000028   0xF242 0x7010      MOVW     R0,#+10000
   \   0000002C   0x1B86             SUBS     R6,R0,R6
    255            }
    256            
    257            //占空比 = (CnV-CNTIN)/(MOD-CNTIN+1)
    258            mod = ftmx->MOD;
   \                     ??LPLD_FTM_PWM_ChangeDuty_1: (+1)
   \   0000002E   0x68A0             LDR      R0,[R4, #+8]
   \   00000030   0x9000             STR      R0,[SP, #+0]
    259            cv = (duty*(mod-0+1)+0)/10000;
   \   00000032   0x9800             LDR      R0,[SP, #+0]
   \   00000034   0x1C40             ADDS     R0,R0,#+1
   \   00000036   0xFB00 0xF006      MUL      R0,R0,R6
   \   0000003A   0xF242 0x7110      MOVW     R1,#+10000
   \   0000003E   0xFBB0 0xF0F1      UDIV     R0,R0,R1
    260           
    261            // 配置FTM通道值
    262            ftmx->CONTROLS[chn].CnV = cv;
   \   00000042   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   00000044   0xEB14 0x01C5      ADDS     R1,R4,R5, LSL #+3
   \   00000048   0x6108             STR      R0,[R1, #+16]
    263            
    264            //return 1;
    265          }
   \   0000004A   0xBD73             POP      {R0,R1,R4-R6,PC}  ;; return
    266          
    267          /*
    268           * LPLD_FTM_DisableChn
    269           * 禁用FTM模块指定通道的输出、输入
    270           *
    271           * 参数:
    272           *    ftmx--FTMx模块号
    273           *      |__FTM0          --FTM0
    274           *      |__FTM1          --FTM1
    275           *      |__FTM2          --FTM2
    276           *    chn--PWM输出通道
    277           *      |__FTM_Ch0          --FTMx通道0(FTM0\FTM1\FTM2)
    278           *      |__FTM_Ch1          --FTMx通道1(FTM0\FTM1\FTM2)
    279           *      |__FTM_Ch2          --FTMx通道2(FTM0)
    280           *      |__FTM_Ch3          --FTMx通道3(FTM0)
    281           *      |__FTM_Ch4          --FTMx通道4(FTM0)
    282           *      |__FTM_Ch5          --FTMx通道5(FTM0)
    283           *      |__FTM_Ch6          --FTMx通道6(FTM0)
    284           *      |__FTM_Ch7          --FTMx通道7(FTM0)
    285           *
    286           * 输出:
    287           *    0--配置错误
    288           *    1--配置成功
    289           */

   \                                 In section .text, align 2, keep-with-next
    290          uint8 LPLD_FTM_DisableChn(FTM_Type *ftmx, FtmChnEnum_Type chn)
    291          {
   \                     LPLD_FTM_DisableChn: (+1)
   \   00000000   0xB538             PUSH     {R3-R5,LR}
   \   00000002   0x0004             MOVS     R4,R0
   \   00000004   0x000D             MOVS     R5,R1
    292            LPLD_FTM_PinDeinit(ftmx, chn);
   \   00000006   0x0029             MOVS     R1,R5
   \   00000008   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000000A   0x0020             MOVS     R0,R4
   \   0000000C   0x.... 0x....      BL       LPLD_FTM_PinDeinit
    293            ftmx->CONTROLS[chn].CnSC = 0;
   \   00000010   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   00000012   0xEB14 0x00C5      ADDS     R0,R4,R5, LSL #+3
   \   00000016   0x2100             MOVS     R1,#+0
   \   00000018   0x60C1             STR      R1,[R0, #+12]
    294            ftmx->CONTROLS[chn].CnV  = 0;
   \   0000001A   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   0000001C   0xEB14 0x00C5      ADDS     R0,R4,R5, LSL #+3
   \   00000020   0x2100             MOVS     R1,#+0
   \   00000022   0x6101             STR      R1,[R0, #+16]
    295            
    296            return 1;
   \   00000024   0x2001             MOVS     R0,#+1
   \   00000026   0xBD32             POP      {R1,R4,R5,PC}    ;; return
    297          }
    298          
    299          
    300          
    301          /*
    302           * LPLD_FTM_IC_Enable
    303           * FTM模块输入捕获模式输出使能，配置输入通道、指定对应的引脚、捕获边缘
    304           *
    305           * 参数:
    306           *    ftmx--FTMx模块号
    307           *      |__FTM0          --FTM0
    308           *      |__FTM1          --FTM1
    309           *      |__FTM2          --FTM2
    310           *    chn--PWM输出通道
    311           *      |__FTM_Ch0          --FTMx通道0(FTM0\FTM1\FTM2)
    312           *      |__FTM_Ch1          --FTMx通道1(FTM0\FTM1\FTM2)
    313           *      |__FTM_Ch2          --FTMx通道2(FTM0)
    314           *      |__FTM_Ch3          --FTMx通道3(FTM0)
    315           *      |__FTM_Ch4          --FTMx通道4(FTM0)
    316           *      |__FTM_Ch5          --FTMx通道5(FTM0)
    317           *      |__FTM_Ch6          --FTMx通道6(FTM0)
    318           *      |__FTM_Ch7          --FTMx通道7(FTM0)
    319           *    pin--FTMx通道对应的引脚
    320           *      FTM0
    321           *       FTM_Ch0-PTA3\PTC1
    322           *       FTM_Ch1-PTA4\PTC2
    323           *       FTM_Ch2-PTA5\PTC3
    324           *       FTM_Ch3-PTA6\PTC4
    325           *       FTM_Ch4-PTA7\PTD4
    326           *       FTM_Ch5-PTA0\PTD5
    327           *       FTM_Ch6-PTA1\PTD6
    328           *       FTM_Ch7-PTA2\PTD7
    329           *      FTM1
    330           *       FTM_Ch0-PTA8\PTA12\PTB0
    331           *       FTM_Ch1-PTA9\PTA13\PTB1
    332           *      FTM2
    333           *       FTM_Ch0-PTA10\PTB18
    334           *       FTM_Ch1-PTA11\PTB19
    335           *    capture_edge--捕获边缘设置
    336           *      |__CAPTURE_RI    --上升沿捕获
    337           *      |__CAPTURE_FA    --下降沿捕获
    338           *      |__CAPTURE_RIFA  --上升下降沿捕获
    339           *
    340           * 输出:
    341           *    0--配置错误
    342           *    1--配置成功
    343           */

   \                                 In section .text, align 2, keep-with-next
    344          uint8 LPLD_FTM_IC_Enable(FTM_Type *ftmx, FtmChnEnum_Type chn, PortPinsEnum_Type pin, uint8 capture_edge)
    345          {
   \                     LPLD_FTM_IC_Enable: (+1)
   \   00000000   0xB570             PUSH     {R4-R6,LR}
   \   00000002   0x0004             MOVS     R4,R0
   \   00000004   0x000D             MOVS     R5,R1
   \   00000006   0x001E             MOVS     R6,R3
    346            if(!LPLD_FTM_PinInit(ftmx, chn, pin))
   \   00000008   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   0000000A   0x0029             MOVS     R1,R5
   \   0000000C   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000000E   0x0020             MOVS     R0,R4
   \   00000010   0x.... 0x....      BL       LPLD_FTM_PinInit
   \   00000014   0x2800             CMP      R0,#+0
   \   00000016   0xD101             BNE.N    ??LPLD_FTM_IC_Enable_0
    347              return 0;
   \   00000018   0x2000             MOVS     R0,#+0
   \   0000001A   0xE041             B.N      ??LPLD_FTM_IC_Enable_1
    348            
    349            ftmx->CONTROLS[chn].CnSC = 0x00;
   \                     ??LPLD_FTM_IC_Enable_0: (+1)
   \   0000001C   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   0000001E   0xEB14 0x00C5      ADDS     R0,R4,R5, LSL #+3
   \   00000022   0x2100             MOVS     R1,#+0
   \   00000024   0x60C1             STR      R1,[R0, #+12]
    350            
    351            ftmx->CONTROLS[chn].CnSC |= capture_edge;        
   \   00000026   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   00000028   0xEB14 0x00C5      ADDS     R0,R4,R5, LSL #+3
   \   0000002C   0x68C0             LDR      R0,[R0, #+12]
   \   0000002E   0xB2F6             UXTB     R6,R6            ;; ZeroExt  R6,R6,#+24,#+24
   \   00000030   0x4330             ORRS     R0,R6,R0
   \   00000032   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   00000034   0xEB14 0x01C5      ADDS     R1,R4,R5, LSL #+3
   \   00000038   0x60C8             STR      R0,[R1, #+12]
    352            
    353            ftmx->CONTROLS[chn].CnSC &= (~FTM_CnSC_CHF_MASK);
   \   0000003A   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   0000003C   0xEB14 0x00C5      ADDS     R0,R4,R5, LSL #+3
   \   00000040   0x68C0             LDR      R0,[R0, #+12]
   \   00000042   0xF030 0x0080      BICS     R0,R0,#0x80
   \   00000046   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   00000048   0xEB14 0x01C5      ADDS     R1,R4,R5, LSL #+3
   \   0000004C   0x60C8             STR      R0,[R1, #+12]
    354            ftmx->CONTROLS[chn].CnSC |= FTM_CnSC_CHIE_MASK;         //使能通道捕获输入中断
   \   0000004E   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   00000050   0xEB14 0x00C5      ADDS     R0,R4,R5, LSL #+3
   \   00000054   0x68C0             LDR      R0,[R0, #+12]
   \   00000056   0xF050 0x0040      ORRS     R0,R0,#0x40
   \   0000005A   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   0000005C   0xEB14 0x01C5      ADDS     R1,R4,R5, LSL #+3
   \   00000060   0x60C8             STR      R0,[R1, #+12]
    355            
    356            ftmx->CONTROLS[chn].CnSC &= (~FTM_CnSC_MSB_MASK);
   \   00000062   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   00000064   0xEB14 0x00C5      ADDS     R0,R4,R5, LSL #+3
   \   00000068   0x68C0             LDR      R0,[R0, #+12]
   \   0000006A   0xF030 0x0020      BICS     R0,R0,#0x20
   \   0000006E   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   00000070   0xEB14 0x01C5      ADDS     R1,R4,R5, LSL #+3
   \   00000074   0x60C8             STR      R0,[R1, #+12]
    357            ftmx->CONTROLS[chn].CnSC &= (~FTM_CnSC_MSA_MASK);       //配置成Input capture模式
   \   00000076   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   00000078   0xEB14 0x00C5      ADDS     R0,R4,R5, LSL #+3
   \   0000007C   0x68C0             LDR      R0,[R0, #+12]
   \   0000007E   0xF030 0x0010      BICS     R0,R0,#0x10
   \   00000082   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   00000084   0xEB14 0x01C5      ADDS     R1,R4,R5, LSL #+3
   \   00000088   0x60C8             STR      R0,[R1, #+12]
    358            
    359            ftmx->CONTROLS[chn].CnSC &= (~FTM_CnSC_DMA_MASK);       //关闭DMA
   \   0000008A   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   0000008C   0xEB14 0x00C5      ADDS     R0,R4,R5, LSL #+3
   \   00000090   0x68C0             LDR      R0,[R0, #+12]
   \   00000092   0x0840             LSRS     R0,R0,#+1
   \   00000094   0x0040             LSLS     R0,R0,#+1
   \   00000096   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   00000098   0xEB14 0x01C5      ADDS     R1,R4,R5, LSL #+3
   \   0000009C   0x60C8             STR      R0,[R1, #+12]
    360            
    361            return 1;
   \   0000009E   0x2001             MOVS     R0,#+1
   \                     ??LPLD_FTM_IC_Enable_1: (+1)
   \   000000A0   0xBD70             POP      {R4-R6,PC}       ;; return
    362          }
    363          
    364          /*
    365           * LPLD_FTM_IsTOF
    366           * 判断FTMx是否产生计数溢出中断标志
    367           * 
    368           * 参数:
    369           *    ftmx--FTMx模块号
    370           *      |__FTM0          --FTM0
    371           *      |__FTM1          --FTM1
    372           *      |__FTM2          --FTM2
    373           *
    374           * 输出:
    375           *    TRUE、FALSE
    376           *
    377           */

   \                                 In section .text, align 2, keep-with-next
    378          __INLINE boolean LPLD_FTM_IsTOF(FTM_Type *ftmx)
    379          {
    380            return (boolean)((ftmx->SC & FTM_SC_TOF_MASK)>>FTM_SC_TOF_SHIFT);
   \                     LPLD_FTM_IsTOF: (+1)
   \   00000000   0x6800             LDR      R0,[R0, #+0]
   \   00000002   0xF3C0 0x10C0      UBFX     R0,R0,#+7,#+1
   \   00000006   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   00000008   0x4770             BX       LR               ;; return
    381          }
    382          
    383          /*
    384           * LPLD_FTM_ClearTOF
    385           * 清除FTMx计数器溢出中断标志
    386           * 
    387           * 参数:
    388           *    ftmx--FTMx模块号
    389           *      |__FTM0          --FTM0
    390           *      |__FTM1          --FTM1
    391           *      |__FTM2          --FTM2
    392           *
    393           * 输出:
    394           *    无
    395           *
    396           */

   \                                 In section .text, align 2, keep-with-next
    397          __INLINE void LPLD_FTM_ClearTOF(FTM_Type *ftmx)
    398          {
    399            ftmx->SC = ftmx->SC & ~FTM_SC_TOF_MASK;
   \                     LPLD_FTM_ClearTOF: (+1)
   \   00000000   0x6801             LDR      R1,[R0, #+0]
   \   00000002   0xF031 0x0180      BICS     R1,R1,#0x80
   \   00000006   0x6001             STR      R1,[R0, #+0]
    400          }
   \   00000008   0x4770             BX       LR               ;; return
    401          
    402          /*
    403           * LPLD_FTM_IsCHnF
    404           * 判断通道n是否产生中断标志
    405           * 
    406           * 参数:
    407           *    ftmx--FTMx模块号
    408           *      |__FTM0          --FTM0
    409           *      |__FTM1          --FTM1
    410           *      |__FTM2          --FTM2
    411           *    chn--PWM输出通道
    412           *      |__FTM_Ch0          --FTMx通道0(FTM0\FTM1\FTM2)
    413           *      |__FTM_Ch1          --FTMx通道1(FTM0\FTM1\FTM2)
    414           *      |__FTM_Ch2          --FTMx通道2(FTM0)
    415           *      |__FTM_Ch3          --FTMx通道3(FTM0)
    416           *      |__FTM_Ch4          --FTMx通道4(FTM0)
    417           *      |__FTM_Ch5          --FTMx通道5(FTM0)
    418           *      |__FTM_Ch6          --FTMx通道6(FTM0)
    419           *      |__FTM_Ch7          --FTMx通道7(FTM0)
    420           *
    421           * 输出:
    422           *    TRUE、FALSE
    423           *
    424           */

   \                                 In section .text, align 2, keep-with-next
    425          __INLINE boolean LPLD_FTM_IsCHnF(FTM_Type *ftmx, FtmChnEnum_Type chn)
    426          {
    427            return (boolean)((ftmx->CONTROLS[chn].CnSC & FTM_CnSC_CHF_MASK)>>FTM_CnSC_CHF_SHIFT);
   \                     LPLD_FTM_IsCHnF: (+1)
   \   00000000   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000002   0xEB10 0x00C1      ADDS     R0,R0,R1, LSL #+3
   \   00000006   0x68C0             LDR      R0,[R0, #+12]
   \   00000008   0xF3C0 0x10C0      UBFX     R0,R0,#+7,#+1
   \   0000000C   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   0000000E   0x4770             BX       LR               ;; return
    428          }
    429          
    430          /*
    431           * LPLD_FTM_ClearCHnF
    432           * 清除通道n中断标志
    433           * 
    434           * 参数:
    435           *    ftmx--FTMx模块号
    436           *      |__FTM0          --FTM0
    437           *      |__FTM1          --FTM1
    438           *      |__FTM2          --FTM2
    439           *    chn--PWM输出通道
    440           *      |__FTM_Ch0          --FTMx通道0(FTM0\FTM1\FTM2)
    441           *      |__FTM_Ch1          --FTMx通道1(FTM0\FTM1\FTM2)
    442           *      |__FTM_Ch2          --FTMx通道2(FTM0)
    443           *      |__FTM_Ch3          --FTMx通道3(FTM0)
    444           *      |__FTM_Ch4          --FTMx通道4(FTM0)
    445           *      |__FTM_Ch5          --FTMx通道5(FTM0)
    446           *      |__FTM_Ch6          --FTMx通道6(FTM0)
    447           *      |__FTM_Ch7          --FTMx通道7(FTM0)
    448           *
    449           * 输出:
    450           *    无
    451           *
    452           */

   \                                 In section .text, align 2, keep-with-next
    453          __INLINE void LPLD_FTM_ClearCHnF(FTM_Type *ftmx, FtmChnEnum_Type chn)
    454          {
    455            ftmx->CONTROLS[chn].CnSC = ftmx->CONTROLS[chn].CnSC & ~FTM_CnSC_CHF_MASK;
   \                     LPLD_FTM_ClearCHnF: (+1)
   \   00000000   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000002   0xEB10 0x02C1      ADDS     R2,R0,R1, LSL #+3
   \   00000006   0x68D2             LDR      R2,[R2, #+12]
   \   00000008   0xF032 0x0280      BICS     R2,R2,#0x80
   \   0000000C   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000000E   0xEB10 0x00C1      ADDS     R0,R0,R1, LSL #+3
   \   00000012   0x60C2             STR      R2,[R0, #+12]
    456          }
   \   00000014   0x4770             BX       LR               ;; return
    457          
    458          /*
    459           * LPLD_FTM_GetChVal
    460           * 获取FTMx通道n捕获的FTMx计数值
    461           * 
    462           * 参数:
    463           *    ftmx--FTMx模块号
    464           *      |__FTM0          --FTM0
    465           *      |__FTM1          --FTM1
    466           *      |__FTM2          --FTM2
    467           *    chn--PWM输出通道
    468           *      |__FTM_Ch0          --FTMx通道0(FTM0\FTM1\FTM2)
    469           *      |__FTM_Ch1          --FTMx通道1(FTM0\FTM1\FTM2)
    470           *      |__FTM_Ch2          --FTMx通道2(FTM0)
    471           *      |__FTM_Ch3          --FTMx通道3(FTM0)
    472           *      |__FTM_Ch4          --FTMx通道4(FTM0)
    473           *      |__FTM_Ch5          --FTMx通道5(FTM0)
    474           *      |__FTM_Ch6          --FTMx通道6(FTM0)
    475           *      |__FTM_Ch7          --FTMx通道7(FTM0)
    476           *
    477           * 输出:
    478           *    0x1~0xFFFF
    479           *
    480           */

   \                                 In section .text, align 2, keep-with-next
    481          __INLINE uint16 LPLD_FTM_GetChVal(FTM_Type *ftmx, FtmChnEnum_Type chn)
    482          {
    483            return ftmx->CONTROLS[chn].CnV;    //获取相应通道捕获到的FTM计数器值
   \                     LPLD_FTM_GetChVal: (+1)
   \   00000000   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000002   0xEB10 0x00C1      ADDS     R0,R0,R1, LSL #+3
   \   00000006   0x6900             LDR      R0,[R0, #+16]
   \   00000008   0xB280             UXTH     R0,R0            ;; ZeroExt  R0,R0,#+16,#+16
   \   0000000A   0x4770             BX       LR               ;; return
    484          }
    485          
    486          /*
    487           * LPLD_FTM_GetClkDiv
    488           * 获取FTMx时钟分频系数
    489           * 
    490           * 参数:
    491           *    ftmx--FTMx模块号
    492           *      |__FTM0          --FTM0
    493           *      |__FTM1          --FTM1
    494           *      |__FTM2          --FTM2
    495           *
    496           * 输出:
    497           *    1、2、4、8、16、32、64、128
    498           *
    499           */

   \                                 In section .text, align 2, keep-with-next
    500          __INLINE uint8 LPLD_FTM_GetClkDiv(FTM_Type *ftmx)
    501          {
    502            return 1u<<((ftmx->SC & FTM_SC_PS_MASK)>>FTM_SC_PS_SHIFT);    //获得时钟分频系数
   \                     LPLD_FTM_GetClkDiv: (+1)
   \   00000000   0x2101             MOVS     R1,#+1
   \   00000002   0x6800             LDR      R0,[R0, #+0]
   \   00000004   0xF010 0x0007      ANDS     R0,R0,#0x7
   \   00000008   0xFA11 0xF000      LSLS     R0,R1,R0
   \   0000000C   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   0000000E   0x4770             BX       LR               ;; return
    503          }
    504          
    505          /*
    506           * LPLD_FTM_GetCounter
    507           * 获取FTMx计数器值
    508           * 
    509           * 参数:
    510           *    ftmx--FTMx模块号
    511           *      |__FTM0          --FTM0
    512           *      |__FTM1          --FTM1
    513           *      |__FTM2          --FTM2
    514           *
    515           * 输出:
    516           *    无
    517           *
    518           */

   \                                 In section .text, align 2, keep-with-next
    519          __INLINE uint16 LPLD_FTM_GetCounter(FTM_Type *ftmx)
    520          {
    521            //obse++;
    522            return ftmx->CNT;        //获取FTMx计数器值
   \                     LPLD_FTM_GetCounter: (+1)
   \   00000000   0x6840             LDR      R0,[R0, #+4]
   \   00000002   0xB280             UXTH     R0,R0            ;; ZeroExt  R0,R0,#+16,#+16
   \   00000004   0x4770             BX       LR               ;; return
    523          }
    524          
    525          /*
    526           * LPLD_FTM_ClearCounter
    527           * 清空FTMx计数器
    528           * 
    529           * 参数:
    530           *    ftmx--FTMx模块号
    531           *      |__FTM0          --FTM0
    532           *      |__FTM1          --FTM1
    533           *      |__FTM2          --FTM2
    534           *
    535           * 输出:
    536           *    无
    537           *
    538           */

   \                                 In section .text, align 2, keep-with-next
    539          __INLINE void LPLD_FTM_ClearCounter(FTM_Type *ftmx)
    540          {
    541            ftmx->CNT = 0;        //清空FTMx计数器值
   \                     LPLD_FTM_ClearCounter: (+1)
   \   00000000   0x2100             MOVS     R1,#+0
   \   00000002   0x6041             STR      R1,[R0, #+4]
    542          }
   \   00000004   0x4770             BX       LR               ;; return
    543          
    544          /*
    545           * LPLD_FTM_EnableIrq
    546           * 使能FTMx中断
    547           * 
    548           * 参数:
    549           *    ftm_init_structure--FTM初始化结构体，
    550           *                        具体定义见FTM_InitTypeDef
    551           *
    552           * 输出:
    553           *    0--配置错误
    554           *    1--配置成功
    555           *
    556           */

   \                                 In section .text, align 2, keep-with-next
    557          uint8 LPLD_FTM_EnableIrq(FTM_InitTypeDef ftm_init_structure)
    558          {
   \                     LPLD_FTM_EnableIrq: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   \   00000002   0xB580             PUSH     {R7,LR}
    559            uint8 i;
    560            FTM_Type *ftmx = ftm_init_structure.FTM_Ftmx;
   \   00000004   0x9802             LDR      R0,[SP, #+8]
    561            
    562            if(ftmx == FTM0)
   \   00000006   0x.... 0x....      LDR.W    R1,??DataTable10_3  ;; 0x40038000
   \   0000000A   0x4288             CMP      R0,R1
   \   0000000C   0xD108             BNE.N    ??LPLD_FTM_EnableIrq_0
    563              i=0;
   \   0000000E   0x2000             MOVS     R0,#+0
    564            else if(ftmx == FTM1)
    565              i=1;
    566            else if(ftmx == FTM2)
    567              i=2;
    568            else
    569              return 0;
    570          
    571            enable_irq((IRQn_Type)(FTM0_IRQn + i));
   \                     ??LPLD_FTM_EnableIrq_1: (+1)
   \   00000010   0x303E             ADDS     R0,R0,#+62
   \   00000012   0xB240             SXTB     R0,R0            ;; SignExt  R0,R0,#+24,#+24
   \   00000014   0x.... 0x....      BL       NVIC_EnableIRQ
    572            
    573            return 1;
   \   00000018   0x2001             MOVS     R0,#+1
   \                     ??LPLD_FTM_EnableIrq_2: (+1)
   \   0000001A   0xBC02             POP      {R1}
   \   0000001C   0xF85D 0xFB14      LDR      PC,[SP], #+20    ;; return
   \                     ??LPLD_FTM_EnableIrq_0: (+1)
   \   00000020   0x.... 0x....      LDR.W    R1,??DataTable10_5  ;; 0x40039000
   \   00000024   0x4288             CMP      R0,R1
   \   00000026   0xD101             BNE.N    ??LPLD_FTM_EnableIrq_3
   \   00000028   0x2001             MOVS     R0,#+1
   \   0000002A   0xE7F1             B.N      ??LPLD_FTM_EnableIrq_1
   \                     ??LPLD_FTM_EnableIrq_3: (+1)
   \   0000002C   0x.... 0x....      LDR.W    R1,??DataTable10_6  ;; 0x400b8000
   \   00000030   0x4288             CMP      R0,R1
   \   00000032   0xD101             BNE.N    ??LPLD_FTM_EnableIrq_4
   \   00000034   0x2002             MOVS     R0,#+2
   \   00000036   0xE7EB             B.N      ??LPLD_FTM_EnableIrq_1
   \                     ??LPLD_FTM_EnableIrq_4: (+1)
   \   00000038   0x2000             MOVS     R0,#+0
   \   0000003A   0xE7EE             B.N      ??LPLD_FTM_EnableIrq_2
    574          }
    575          
    576          /*
    577           * LPLD_FTM_DisableIrq
    578           * 禁用FTMx中断
    579           * 
    580           * 参数:
    581           *    ftm_init_structure--FTM初始化结构体，
    582           *                        具体定义见FTM_InitTypeDef
    583           *
    584           * 输出:
    585           *    0--配置错误
    586           *    1--配置成功
    587           *
    588           */

   \                                 In section .text, align 2, keep-with-next
    589          uint8 LPLD_FTM_DisableIrq(FTM_InitTypeDef ftm_init_structure)
    590          {
   \                     LPLD_FTM_DisableIrq: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   \   00000002   0xB580             PUSH     {R7,LR}
    591            uint8 i;
    592            FTM_Type *ftmx = ftm_init_structure.FTM_Ftmx;
   \   00000004   0x9802             LDR      R0,[SP, #+8]
    593            
    594            if(ftmx == FTM0)
   \   00000006   0x.... 0x....      LDR.W    R1,??DataTable10_3  ;; 0x40038000
   \   0000000A   0x4288             CMP      R0,R1
   \   0000000C   0xD108             BNE.N    ??LPLD_FTM_DisableIrq_0
    595              i=0;
   \   0000000E   0x2000             MOVS     R0,#+0
    596            else if(ftmx == FTM1)
    597              i=1;
    598            else if(ftmx == FTM2)
    599              i=2;
    600            else
    601              return 0;
    602          
    603            disable_irq((IRQn_Type)(FTM0_IRQn + i));
   \                     ??LPLD_FTM_DisableIrq_1: (+1)
   \   00000010   0x303E             ADDS     R0,R0,#+62
   \   00000012   0xB240             SXTB     R0,R0            ;; SignExt  R0,R0,#+24,#+24
   \   00000014   0x.... 0x....      BL       NVIC_DisableIRQ
    604            
    605            return 1;
   \   00000018   0x2001             MOVS     R0,#+1
   \                     ??LPLD_FTM_DisableIrq_2: (+1)
   \   0000001A   0xBC02             POP      {R1}
   \   0000001C   0xF85D 0xFB14      LDR      PC,[SP], #+20    ;; return
   \                     ??LPLD_FTM_DisableIrq_0: (+1)
   \   00000020   0x.... 0x....      LDR.W    R1,??DataTable10_5  ;; 0x40039000
   \   00000024   0x4288             CMP      R0,R1
   \   00000026   0xD101             BNE.N    ??LPLD_FTM_DisableIrq_3
   \   00000028   0x2001             MOVS     R0,#+1
   \   0000002A   0xE7F1             B.N      ??LPLD_FTM_DisableIrq_1
   \                     ??LPLD_FTM_DisableIrq_3: (+1)
   \   0000002C   0x.... 0x....      LDR.W    R1,??DataTable10_6  ;; 0x400b8000
   \   00000030   0x4288             CMP      R0,R1
   \   00000032   0xD101             BNE.N    ??LPLD_FTM_DisableIrq_4
   \   00000034   0x2002             MOVS     R0,#+2
   \   00000036   0xE7EB             B.N      ??LPLD_FTM_DisableIrq_1
   \                     ??LPLD_FTM_DisableIrq_4: (+1)
   \   00000038   0x2000             MOVS     R0,#+0
   \   0000003A   0xE7EE             B.N      ??LPLD_FTM_DisableIrq_2
    606          }
    607          
    608          /*
    609           * LPLD_FTM_QD_Enable
    610           * FTM模块正交解码模式输入使能，配置输入通道PHA和PHB
    611           *
    612           * 参数:
    613           *    ftmx--FTMx模块号
    614           *      |__FTM1          --FTM1
    615           *      |__FTM2          --FTM2
    616           *    pha--PHA输入通道引脚
    617           *      FTM1
    618           *        PTA8\PTA12\PTB0
    619           *      FTM2
    620           *        PTA10\PTB18
    621           *    phb--PHB输入通道引脚
    622           *      FTM1
    623           *        PTA9\PTA13\PTB1
    624           *      FTM2
    625           *        PTA11\PTB19
    626           *
    627           * 输出:
    628           *    0--配置错误
    629           *    1--配置成功
    630           */

   \                                 In section .text, align 2, keep-with-next
    631          uint8 LPLD_FTM_QD_Enable(FTM_Type *ftmx, PortPinsEnum_Type pha, PortPinsEnum_Type phb)
    632          {
   \                     LPLD_FTM_QD_Enable: (+1)
   \   00000000   0xB538             PUSH     {R3-R5,LR}
   \   00000002   0x0004             MOVS     R4,R0
   \   00000004   0x0015             MOVS     R5,R2
    633            if(!LPLD_FTM_PinInit(ftmx, FTM_PhA, pha))
   \   00000006   0x000A             MOVS     R2,R1
   \   00000008   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   0000000A   0x2108             MOVS     R1,#+8
   \   0000000C   0x0020             MOVS     R0,R4
   \   0000000E   0x.... 0x....      BL       LPLD_FTM_PinInit
   \   00000012   0x2800             CMP      R0,#+0
   \   00000014   0xD101             BNE.N    ??LPLD_FTM_QD_Enable_0
    634              return 0;
   \   00000016   0x2000             MOVS     R0,#+0
   \   00000018   0xE00A             B.N      ??LPLD_FTM_QD_Enable_1
    635            if(!LPLD_FTM_PinInit(ftmx, FTM_PhB, phb))
   \                     ??LPLD_FTM_QD_Enable_0: (+1)
   \   0000001A   0x002A             MOVS     R2,R5
   \   0000001C   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   0000001E   0x2109             MOVS     R1,#+9
   \   00000020   0x0020             MOVS     R0,R4
   \   00000022   0x.... 0x....      BL       LPLD_FTM_PinInit
   \   00000026   0x2800             CMP      R0,#+0
   \   00000028   0xD101             BNE.N    ??LPLD_FTM_QD_Enable_2
    636              return 0;
   \   0000002A   0x2000             MOVS     R0,#+0
   \   0000002C   0xE000             B.N      ??LPLD_FTM_QD_Enable_1
    637            
    638            return 1;
   \                     ??LPLD_FTM_QD_Enable_2: (+1)
   \   0000002E   0x2001             MOVS     R0,#+1
   \                     ??LPLD_FTM_QD_Enable_1: (+1)
   \   00000030   0xBD32             POP      {R1,R4,R5,PC}    ;; return
    639          }
    640          
    641          /*
    642           * LPLD_FTM_QD_Disable
    643           * FTM模块正交解码模式输入禁用
    644           *
    645           * 参数:
    646           *    ftmx--FTMx模块号
    647           *      |__FTM1          --FTM1
    648           *      |__FTM2          --FTM2
    649           *
    650           * 输出:
    651           *    0--配置错误
    652           *    1--配置成功
    653           */

   \                                 In section .text, align 2, keep-with-next
    654          uint8 LPLD_FTM_QD_Disable(FTM_Type *ftmx)
    655          {
   \                     LPLD_FTM_QD_Disable: (+1)
   \   00000000   0xB510             PUSH     {R4,LR}
   \   00000002   0x0004             MOVS     R4,R0
    656            if(!LPLD_FTM_PinDeinit(ftmx, FTM_PhA))
   \   00000004   0x2108             MOVS     R1,#+8
   \   00000006   0x0020             MOVS     R0,R4
   \   00000008   0x.... 0x....      BL       LPLD_FTM_PinDeinit
   \   0000000C   0x2800             CMP      R0,#+0
   \   0000000E   0xD101             BNE.N    ??LPLD_FTM_QD_Disable_0
    657              return 0;
   \   00000010   0x2000             MOVS     R0,#+0
   \   00000012   0xE008             B.N      ??LPLD_FTM_QD_Disable_1
    658            if(!LPLD_FTM_PinDeinit(ftmx, FTM_PhB))
   \                     ??LPLD_FTM_QD_Disable_0: (+1)
   \   00000014   0x2109             MOVS     R1,#+9
   \   00000016   0x0020             MOVS     R0,R4
   \   00000018   0x.... 0x....      BL       LPLD_FTM_PinDeinit
   \   0000001C   0x2800             CMP      R0,#+0
   \   0000001E   0xD101             BNE.N    ??LPLD_FTM_QD_Disable_2
    659              return 0;
   \   00000020   0x2000             MOVS     R0,#+0
   \   00000022   0xE000             B.N      ??LPLD_FTM_QD_Disable_1
    660            
    661            return 1;
   \                     ??LPLD_FTM_QD_Disable_2: (+1)
   \   00000024   0x2001             MOVS     R0,#+1
   \                     ??LPLD_FTM_QD_Disable_1: (+1)
   \   00000026   0xBD10             POP      {R4,PC}          ;; return
    662          }
    663          
    664          /*
    665           * LPLD_FTM_PWM_Init
    666           * FTM模块PWM模式初始化，内部调用
    667           */

   \                                 In section .text, align 2, keep-with-next
    668          static uint8 LPLD_FTM_PWM_Init(FTM_InitTypeDef ftm_init_structure)
    669          {
   \                     LPLD_FTM_PWM_Init: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   \   00000002   0xE92D 0x41F0      PUSH     {R4-R8,LR}
    670            uint32 bus_clk_hz;
    671            uint32 mod, mod2;
    672            uint8 ps;
    673            uint32 freq = ftm_init_structure.FTM_PwmFreq;
   \   00000006   0x9C08             LDR      R4,[SP, #+32]
    674            uint32 dt_en = ftm_init_structure.FTM_PwmDeadtimeCfg;
   \   00000008   0x9D09             LDR      R5,[SP, #+36]
    675            uint8 dt_div = ftm_init_structure.FTM_PwmDeadtimeDiv;
   \   0000000A   0xF89D 0x6028      LDRB     R6,[SP, #+40]
    676            uint8 dt_val = ftm_init_structure.FTM_PwmDeadtimeVal;
   \   0000000E   0xF89D 0x7029      LDRB     R7,[SP, #+41]
    677            FTM_Type *ftmx = ftm_init_structure.FTM_Ftmx;
   \   00000012   0xF8DD 0x8018      LDR      R8,[SP, #+24]
    678            
    679            //参数检查
    680            ASSERT( freq );                  //判断频率
   \   00000016   0x2C00             CMP      R4,#+0
   \   00000018   0xD105             BNE.N    ??LPLD_FTM_PWM_Init_0
   \   0000001A   0xF44F 0x712A      MOV      R1,#+680
   \   0000001E   0x.... 0x....      LDR.W    R0,??DataTable10_2
   \   00000022   0x.... 0x....      BL       assert_failed
    681            ASSERT( dt_val<=63 );            //判断死区插入值
   \                     ??LPLD_FTM_PWM_Init_0: (+1)
   \   00000026   0xB2FF             UXTB     R7,R7            ;; ZeroExt  R7,R7,#+24,#+24
   \   00000028   0x2F40             CMP      R7,#+64
   \   0000002A   0xDB05             BLT.N    ??LPLD_FTM_PWM_Init_1
   \   0000002C   0xF240 0x21A9      MOVW     R1,#+681
   \   00000030   0x.... 0x....      LDR.W    R0,??DataTable10_2
   \   00000034   0x.... 0x....      BL       assert_failed
    682            
    683            bus_clk_hz = g_bus_clock;
   \                     ??LPLD_FTM_PWM_Init_1: (+1)
   \   00000038   0x.... 0x....      LDR.W    R0,??DataTable14
   \   0000003C   0x6800             LDR      R0,[R0, #+0]
    684            
    685            if(freq>bus_clk_hz) return 0;
   \   0000003E   0x42A0             CMP      R0,R4
   \   00000040   0xD201             BCS.N    ??LPLD_FTM_PWM_Init_2
   \   00000042   0x2000             MOVS     R0,#+0
   \   00000044   0xE06B             B.N      ??LPLD_FTM_PWM_Init_3
    686            
    687            if((mod=bus_clk_hz/(freq*128)) < 0xFFFFu)
   \                     ??LPLD_FTM_PWM_Init_2: (+1)
   \   00000046   0x2180             MOVS     R1,#+128
   \   00000048   0xFB01 0xF104      MUL      R1,R1,R4
   \   0000004C   0xFBB0 0xF3F1      UDIV     R3,R0,R1
   \   00000050   0xF64F 0x71FF      MOVW     R1,#+65535
   \   00000054   0x428B             CMP      R3,R1
   \   00000056   0xD261             BCS.N    ??LPLD_FTM_PWM_Init_4
    688            {
    689              ps = 7;
   \   00000058   0x2107             MOVS     R1,#+7
    690              mod2=mod;
   \   0000005A   0x001A             MOVS     R2,R3
    691              if((mod=bus_clk_hz/(freq*64)) < 0xFFFFu)
   \   0000005C   0x2340             MOVS     R3,#+64
   \   0000005E   0xFB03 0xF304      MUL      R3,R3,R4
   \   00000062   0xFBB0 0xF3F3      UDIV     R3,R0,R3
   \   00000066   0xF64F 0x7CFF      MOVW     R12,#+65535
   \   0000006A   0x4563             CMP      R3,R12
   \   0000006C   0xD236             BCS.N    ??LPLD_FTM_PWM_Init_5
    692              {
    693                ps = 6;  
   \   0000006E   0x2106             MOVS     R1,#+6
    694                mod2=mod;  
   \   00000070   0x001A             MOVS     R2,R3
    695                if((mod=bus_clk_hz/(freq*32)) < 0xFFFFu)
   \   00000072   0x0163             LSLS     R3,R4,#+5
   \   00000074   0xFBB0 0xF3F3      UDIV     R3,R0,R3
   \   00000078   0xF64F 0x7CFF      MOVW     R12,#+65535
   \   0000007C   0x4563             CMP      R3,R12
   \   0000007E   0xD22D             BCS.N    ??LPLD_FTM_PWM_Init_5
    696                {
    697                  ps = 5;  
   \   00000080   0x2105             MOVS     R1,#+5
    698                  mod2=mod;
   \   00000082   0x001A             MOVS     R2,R3
    699                  if((mod=bus_clk_hz/(freq*16)) < 0xFFFFu)
   \   00000084   0x0123             LSLS     R3,R4,#+4
   \   00000086   0xFBB0 0xF3F3      UDIV     R3,R0,R3
   \   0000008A   0xF64F 0x7CFF      MOVW     R12,#+65535
   \   0000008E   0x4563             CMP      R3,R12
   \   00000090   0xD224             BCS.N    ??LPLD_FTM_PWM_Init_5
    700                  {
    701                    ps = 4;  
   \   00000092   0x2104             MOVS     R1,#+4
    702                    mod2=mod;   
   \   00000094   0x001A             MOVS     R2,R3
    703                    if((mod=bus_clk_hz/(freq*8)) < 0xFFFFu)
   \   00000096   0x00E3             LSLS     R3,R4,#+3
   \   00000098   0xFBB0 0xF3F3      UDIV     R3,R0,R3
   \   0000009C   0xF64F 0x7CFF      MOVW     R12,#+65535
   \   000000A0   0x4563             CMP      R3,R12
   \   000000A2   0xD21B             BCS.N    ??LPLD_FTM_PWM_Init_5
    704                    {
    705                      ps = 3;
   \   000000A4   0x2103             MOVS     R1,#+3
    706                      mod2=mod;
   \   000000A6   0x001A             MOVS     R2,R3
    707                      if((mod=bus_clk_hz/(freq*4)) < 0xFFFFu)
   \   000000A8   0x00A3             LSLS     R3,R4,#+2
   \   000000AA   0xFBB0 0xF3F3      UDIV     R3,R0,R3
   \   000000AE   0xF64F 0x7CFF      MOVW     R12,#+65535
   \   000000B2   0x4563             CMP      R3,R12
   \   000000B4   0xD212             BCS.N    ??LPLD_FTM_PWM_Init_5
    708                      {
    709                        ps = 2;
   \   000000B6   0x2102             MOVS     R1,#+2
    710                        mod2=mod;
   \   000000B8   0x001A             MOVS     R2,R3
    711                        if((mod=bus_clk_hz/(freq*2)) < 0xFFFFu)
   \   000000BA   0x0063             LSLS     R3,R4,#+1
   \   000000BC   0xFBB0 0xF3F3      UDIV     R3,R0,R3
   \   000000C0   0xF64F 0x7CFF      MOVW     R12,#+65535
   \   000000C4   0x4563             CMP      R3,R12
   \   000000C6   0xD209             BCS.N    ??LPLD_FTM_PWM_Init_5
    712                        {
    713                          ps = 1;
   \   000000C8   0x2101             MOVS     R1,#+1
    714                          mod2=mod;
   \   000000CA   0x001A             MOVS     R2,R3
    715                          if((mod=bus_clk_hz/(freq*1)) < 0xFFFFu)
   \   000000CC   0xFBB0 0xF3F4      UDIV     R3,R0,R4
   \   000000D0   0xF64F 0x70FF      MOVW     R0,#+65535
   \   000000D4   0x4283             CMP      R3,R0
   \   000000D6   0xD201             BCS.N    ??LPLD_FTM_PWM_Init_5
    716                          {
    717                            ps = 0;
   \   000000D8   0x2100             MOVS     R1,#+0
    718                            mod2=mod;
   \   000000DA   0x001A             MOVS     R2,R3
    719                          }
    720                        }
    721                      }
    722                    }
    723                  }  
    724                }
    725              }
    726            }
    727            else
    728            {
    729              return 0;
    730            }
    731            
    732            ftmx->SC = 0;
   \                     ??LPLD_FTM_PWM_Init_5: (+1)
   \   000000DC   0x2000             MOVS     R0,#+0
   \   000000DE   0xF8C8 0x0000      STR      R0,[R8, #+0]
    733            
    734            // 设置PWM周期及占空比
    735            //    PWM周期 = (MOD-CNTIN+1)*FTM时钟周期 :
    736            // 配置FTM计数初始值
    737            ftmx->CNT = 0;
   \   000000E2   0x2000             MOVS     R0,#+0
   \   000000E4   0xF8C8 0x0004      STR      R0,[R8, #+4]
    738            ftmx->CNTIN = 0;
   \   000000E8   0x2000             MOVS     R0,#+0
   \   000000EA   0xF8C8 0x004C      STR      R0,[R8, #+76]
    739            // 配置FTM计数MOD值
    740            ftmx->MOD = mod2;
   \   000000EE   0xF8C8 0x2008      STR      R2,[R8, #+8]
    741            
    742            ftmx->DEADTIME = FTM_DEADTIME_DTPS(dt_div) | FTM_DEADTIME_DTVAL(dt_val);
   \   000000F2   0xB2F6             UXTB     R6,R6            ;; ZeroExt  R6,R6,#+24,#+24
   \   000000F4   0x01B0             LSLS     R0,R6,#+6
   \   000000F6   0xF010 0x00C0      ANDS     R0,R0,#0xC0
   \   000000FA   0xB2FF             UXTB     R7,R7            ;; ZeroExt  R7,R7,#+24,#+24
   \   000000FC   0xF017 0x023F      ANDS     R2,R7,#0x3F
   \   00000100   0x4310             ORRS     R0,R2,R0
   \   00000102   0xF8C8 0x0068      STR      R0,[R8, #+104]
    743            ftmx->COMBINE = dt_en;        //使能死区
   \   00000106   0xF8C8 0x5064      STR      R5,[R8, #+100]
    744            
    745            // 配置FTM控制寄存器
    746            // 禁用中断, 加计数模式, 时钟源:System clock（Bus Clk）, 分频系数:8
    747            // 假设SysClk = 50MHz, SC_PS=3, FTM Clk = 50MHz/2^3 = 6.25MHz
    748            ftmx->SC = FTM_SC_CLKS(1)|FTM_SC_PS(ps);
   \   0000010A   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000010C   0xF011 0x0007      ANDS     R0,R1,#0x7
   \   00000110   0xF050 0x0008      ORRS     R0,R0,#0x8
   \   00000114   0xF8C8 0x0000      STR      R0,[R8, #+0]
    749            
    750            return 1;
   \   00000118   0x2001             MOVS     R0,#+1
   \   0000011A   0xE000             B.N      ??LPLD_FTM_PWM_Init_3
   \                     ??LPLD_FTM_PWM_Init_4: (+1)
   \   0000011C   0x2000             MOVS     R0,#+0
   \                     ??LPLD_FTM_PWM_Init_3: (+1)
   \   0000011E   0xE8BD 0x01F0      POP      {R4-R8}
   \   00000122   0xF85D 0xFB14      LDR      PC,[SP], #+20    ;; return
    751          }
    752          
    753          /*
    754           * LPLD_FTM_IC_Init
    755           * FTM模块输入捕获模式初始化，内部调用
    756           */

   \                                 In section .text, align 2, keep-with-next
    757          static uint8 LPLD_FTM_IC_Init(FTM_InitTypeDef ftm_init_structure)
    758          {
   \                     LPLD_FTM_IC_Init: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   \   00000002   0xB570             PUSH     {R4-R6,LR}
    759            uint8 i;
    760            uint8 ps = ftm_init_structure.FTM_ClkDiv;
   \   00000004   0xF89D 0x5023      LDRB     R5,[SP, #+35]
    761            FTM_ISR_CALLBACK isr_func = ftm_init_structure.FTM_Isr;
   \   00000008   0x9C0A             LDR      R4,[SP, #+40]
    762            FTM_Type *ftmx = ftm_init_structure.FTM_Ftmx;
   \   0000000A   0x9E04             LDR      R6,[SP, #+16]
    763            
    764            //参数检查
    765            ASSERT( ps <= 7);             //时钟分频系数
   \   0000000C   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   0000000E   0x2D08             CMP      R5,#+8
   \   00000010   0xDB05             BLT.N    ??LPLD_FTM_IC_Init_0
   \   00000012   0xF240 0x21FD      MOVW     R1,#+765
   \   00000016   0x.... 0x....      LDR.W    R0,??DataTable10_2
   \   0000001A   0x.... 0x....      BL       assert_failed
    766            
    767            ftmx->CONF=FTM_CONF_BDMMODE(0x3);
   \                     ??LPLD_FTM_IC_Init_0: (+1)
   \   0000001E   0x20C0             MOVS     R0,#+192
   \   00000020   0xF8C6 0x0084      STR      R0,[R6, #+132]
    768            
    769            ftmx->SC = 0;
   \   00000024   0x2000             MOVS     R0,#+0
   \   00000026   0x6030             STR      R0,[R6, #+0]
    770            
    771            ftmx->CNT = 0;
   \   00000028   0x2000             MOVS     R0,#+0
   \   0000002A   0x6070             STR      R0,[R6, #+4]
    772            ftmx->CNTIN = 0;
   \   0000002C   0x2000             MOVS     R0,#+0
   \   0000002E   0x64F0             STR      R0,[R6, #+76]
    773            ftmx->MOD = 0;                           
   \   00000030   0x2000             MOVS     R0,#+0
   \   00000032   0x60B0             STR      R0,[R6, #+8]
    774            ftmx->QDCTRL = (~FTM_QDCTRL_QUADEN_MASK); //关闭正交解码
   \   00000034   0xF07F 0x0001      MVNS     R0,#+1
   \   00000038   0xF8C6 0x0080      STR      R0,[R6, #+128]
    775            ftmx->FILTER = 0x00;                      //关过虑器
   \   0000003C   0x2000             MOVS     R0,#+0
   \   0000003E   0x67B0             STR      R0,[R6, #+120]
    776            
    777            // 配置FTM控制寄存器
    778            // 将FTM Counter配置成Free Counter
    779            // 禁用中断, 加计数模式, 时钟源:System clock（Bus Clk）, 分频系数:PS
    780            // 假设SysClk = 50MHz, SC_PS=3, FTM Clk = 50MHz/2^3 = 6.25MHz
    781            ftmx->SC |= FTM_SC_CLKS(1)|FTM_SC_PS(ps);
   \   00000040   0x6830             LDR      R0,[R6, #+0]
   \   00000042   0xB2ED             UXTB     R5,R5            ;; ZeroExt  R5,R5,#+24,#+24
   \   00000044   0xF015 0x0107      ANDS     R1,R5,#0x7
   \   00000048   0xF051 0x0108      ORRS     R1,R1,#0x8
   \   0000004C   0x4308             ORRS     R0,R1,R0
   \   0000004E   0x6030             STR      R0,[R6, #+0]
    782            //ftmx->SC |= FTM_SC_TOIE_MASK;             //使能计数溢出中断
    783            ftmx->SC &= (~FTM_SC_CPWMS_MASK);         //FTM加计数
   \   00000050   0x6830             LDR      R0,[R6, #+0]
   \   00000052   0xF030 0x0020      BICS     R0,R0,#0x20
   \   00000056   0x6030             STR      R0,[R6, #+0]
    784          
    785            //设置中断函数入口地址并开启中断
    786            if(isr_func!=NULL)
   \   00000058   0x0020             MOVS     R0,R4
   \   0000005A   0x2800             CMP      R0,#+0
   \   0000005C   0xD009             BEQ.N    ??LPLD_FTM_IC_Init_1
    787            {
    788              if(ftmx == FTM0)
   \   0000005E   0x.... 0x....      LDR.W    R0,??DataTable10_3  ;; 0x40038000
   \   00000062   0x4286             CMP      R6,R0
   \   00000064   0xD109             BNE.N    ??LPLD_FTM_IC_Init_2
    789                i=0;
   \   00000066   0x2000             MOVS     R0,#+0
    790              else if(ftmx == FTM1)
    791                i=1;
    792              else if(ftmx == FTM2)
    793                i=2;
    794              else
    795                return 0;
    796              FTM_ISR[i] = isr_func;
   \                     ??LPLD_FTM_IC_Init_3: (+1)
   \   00000068   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   0000006A   0x.... 0x....      LDR.W    R1,??DataTable10_8
   \   0000006E   0xF841 0x4020      STR      R4,[R1, R0, LSL #+2]
    797            }
    798          
    799            return 1;
   \                     ??LPLD_FTM_IC_Init_1: (+1)
   \   00000072   0x2001             MOVS     R0,#+1
   \                     ??LPLD_FTM_IC_Init_4: (+1)
   \   00000074   0xBC70             POP      {R4-R6}
   \   00000076   0xF85D 0xFB14      LDR      PC,[SP], #+20    ;; return
   \                     ??LPLD_FTM_IC_Init_2: (+1)
   \   0000007A   0x.... 0x....      LDR.W    R0,??DataTable10_5  ;; 0x40039000
   \   0000007E   0x4286             CMP      R6,R0
   \   00000080   0xD101             BNE.N    ??LPLD_FTM_IC_Init_5
   \   00000082   0x2001             MOVS     R0,#+1
   \   00000084   0xE7F0             B.N      ??LPLD_FTM_IC_Init_3
   \                     ??LPLD_FTM_IC_Init_5: (+1)
   \   00000086   0x.... 0x....      LDR.W    R0,??DataTable10_6  ;; 0x400b8000
   \   0000008A   0x4286             CMP      R6,R0
   \   0000008C   0xD101             BNE.N    ??LPLD_FTM_IC_Init_6
   \   0000008E   0x2002             MOVS     R0,#+2
   \   00000090   0xE7EA             B.N      ??LPLD_FTM_IC_Init_3
   \                     ??LPLD_FTM_IC_Init_6: (+1)
   \   00000092   0x2000             MOVS     R0,#+0
   \   00000094   0xE7EE             B.N      ??LPLD_FTM_IC_Init_4
    800          }
    801          
    802          /*
    803           * LPLD_FTM_PinInit
    804           * 初始化通道n指定引脚的FTM复用功能，内部调用
    805           */

   \                                 In section .text, align 2, keep-with-next
    806          static uint8 LPLD_FTM_PinInit(FTM_Type *ftmx, FtmChnEnum_Type chn, PortPinsEnum_Type pin)
    807          { 
    808            //根据ftmx使能相应pin的ftm功能
    809            if(ftmx == FTM0)
   \                     LPLD_FTM_PinInit: (+1)
   \   00000000   0x.... 0x....      LDR.W    R3,??DataTable14_1  ;; 0x40038000
   \   00000004   0x4298             CMP      R0,R3
   \   00000006   0xF040 0x8106      BNE.W    ??LPLD_FTM_PinInit_0
    810            {
    811              switch(chn)
   \   0000000A   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000000C   0x2900             CMP      R1,#+0
   \   0000000E   0xD00F             BEQ.N    ??LPLD_FTM_PinInit_1
   \   00000010   0x2902             CMP      R1,#+2
   \   00000012   0xD04A             BEQ.N    ??LPLD_FTM_PinInit_2
   \   00000014   0xD32B             BCC.N    ??LPLD_FTM_PinInit_3
   \   00000016   0x2904             CMP      R1,#+4
   \   00000018   0xF000 0x8083      BEQ.W    ??LPLD_FTM_PinInit_4
   \   0000001C   0xD363             BCC.N    ??LPLD_FTM_PinInit_5
   \   0000001E   0x2906             CMP      R1,#+6
   \   00000020   0xF000 0x80BB      BEQ.W    ??LPLD_FTM_PinInit_6
   \   00000024   0xF0C0 0x809B      BCC.W    ??LPLD_FTM_PinInit_7
   \   00000028   0x2907             CMP      R1,#+7
   \   0000002A   0xF000 0x80D4      BEQ.W    ??LPLD_FTM_PinInit_8
   \   0000002E   0xE0F0             B.N      ??LPLD_FTM_PinInit_9
    812              {
    813              case FTM_Ch0:
    814                if(pin == PTA3)
   \                     ??LPLD_FTM_PinInit_1: (+1)
   \   00000030   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000032   0x2A03             CMP      R2,#+3
   \   00000034   0xD10B             BNE.N    ??LPLD_FTM_PinInit_10
    815                  PORTA->PCR[3] = PORTA->PCR[3] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
   \   00000036   0x.... 0x....      LDR.W    R0,??DataTable14_2  ;; 0x4004900c
   \   0000003A   0x6800             LDR      R0,[R0, #+0]
   \   0000003C   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   00000040   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   00000044   0x.... 0x....      LDR.W    R1,??DataTable14_2  ;; 0x4004900c
   \   00000048   0x6008             STR      R0,[R1, #+0]
    816                else if(pin == PTC1)
    817                  PORTC->PCR[1] = PORTC->PCR[1] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
    818                else
    819                  return 0;
    820                break;
    821              case FTM_Ch1:
    822                if(pin == PTA4)
    823                  PORTA->PCR[4] = PORTA->PCR[4] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    824                else if(pin == PTC2)
    825                  PORTC->PCR[2] = PORTC->PCR[2] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
    826                else
    827                  return 0;
    828                break;
    829              case FTM_Ch2:
    830                if(pin == PTA5)
    831                  PORTA->PCR[5] = PORTA->PCR[5] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    832                else if(pin == PTC3)
    833                  PORTC->PCR[3] = PORTC->PCR[3] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
    834                else
    835                  return 0;
    836                break;
    837              case FTM_Ch3:
    838                if(pin == PTA6)
    839                  PORTA->PCR[6] = PORTA->PCR[6] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    840                else if(pin == PTC4)
    841                  PORTC->PCR[4] = PORTC->PCR[4] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
    842                else
    843                  return 0;
    844                break;
    845              case FTM_Ch4:
    846                if(pin == PTA7)
    847                  PORTA->PCR[7] = PORTA->PCR[7] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    848                else if(pin == PTD4)
    849                  PORTD->PCR[4] = PORTD->PCR[4] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
    850                else
    851                  return 0;
    852                break;
    853              case FTM_Ch5:
    854                if(pin == PTA0)
    855                  PORTA->PCR[0] = PORTA->PCR[0] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    856                else if(pin == PTD5)
    857                  PORTD->PCR[5] = PORTD->PCR[5] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
    858                else
    859                  return 0;
    860                break;
    861              case FTM_Ch6:
    862                if(pin == PTA1)
    863                  PORTA->PCR[1] = PORTA->PCR[1] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    864                else if(pin == PTD6)
    865                  PORTD->PCR[6] = PORTD->PCR[6] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
    866                else
    867                  return 0;
    868                break;
    869              case FTM_Ch7:
    870                if(pin == PTA2)
    871                  PORTA->PCR[2] = PORTA->PCR[2] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    872                else if(pin == PTD7)
    873                  PORTD->PCR[7] = PORTD->PCR[7] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(4);
    874                else
    875                  return 0;
    876                break;
    877              default:
    878                return 0;     
    879              }
    880            }
    881            else if(ftmx == FTM1)
    882            {
    883              switch(chn)
    884              {
    885              case FTM_Ch0:
    886                if(pin == PTA8)
    887                  PORTA->PCR[8] = PORTA->PCR[8] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    888                else if(pin == PTA12)
    889                  PORTA->PCR[12] = PORTA->PCR[12] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3);
    890                else if(pin == PTB0)
    891                  PORTB->PCR[0] = PORTB->PCR[0] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3);
    892                else
    893                  return 0;
    894                break;
    895              case FTM_Ch1:
    896                if(pin == PTA9)
    897                  PORTA->PCR[9] = PORTA->PCR[9] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    898                else if(pin == PTA13)
    899                  PORTA->PCR[13] = PORTA->PCR[13] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3);
    900                else if(pin == PTB1)
    901                  PORTB->PCR[1] = PORTB->PCR[1] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3);
    902                else
    903                  return 0;
    904                break;
    905              case FTM_PhA:
    906                if(pin == PTA8)
    907                  PORTA->PCR[8] = PORTA->PCR[8] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6); 
    908                else if(pin == PTA12)
    909                  PORTA->PCR[12] = PORTA->PCR[12] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(7);
    910                else if(pin == PTB0)
    911                  PORTB->PCR[0] = PORTB->PCR[0] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6);
    912                else
    913                  return 0;
    914                break;
    915              case FTM_PhB:
    916                if(pin == PTA9)
    917                  PORTA->PCR[9] = PORTA->PCR[9] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6); 
    918                else if(pin == PTA13)
    919                  PORTA->PCR[13] = PORTA->PCR[13] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(7);
    920                else if(pin == PTB1)
    921                  PORTB->PCR[1] = PORTB->PCR[1] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6);
    922                else
    923                  return 0;
    924              default:
    925                return 0;   
    926              }
    927            }
    928            else if(ftmx == FTM2)
    929            {
    930              switch(chn)
    931              {
    932              case FTM_Ch0:
    933                if(pin == PTA10)
    934                  PORTA->PCR[10] = PORTA->PCR[10] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    935                else if(pin == PTB18)
    936                  PORTB->PCR[18] = PORTB->PCR[18] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3);
    937                else
    938                  return 0;
    939                break;
    940              case FTM_Ch1:
    941                if(pin == PTA11)
    942                  PORTA->PCR[11] = PORTA->PCR[11] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3); 
    943                else if(pin == PTB19)
    944                  PORTB->PCR[19] = PORTB->PCR[19] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(3);
    945                else
    946                  return 0;
    947                break;
    948              case FTM_PhA:
    949                if(pin == PTA10)
    950                  PORTA->PCR[10] = PORTA->PCR[10] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6); 
    951                else if(pin == PTB18)
    952                  PORTB->PCR[18] = PORTB->PCR[18] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6);
    953                else
    954                  return 0;
    955                break;
    956              case FTM_PhB:
    957                if(pin == PTA11)
    958                  PORTA->PCR[11] = PORTA->PCR[11] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6); 
    959                else if(pin == PTB19)
    960                  PORTB->PCR[19] = PORTB->PCR[19] & ~PORT_PCR_MUX_MASK | PORT_PCR_MUX(6);
    961                else
    962                  return 0;
    963                break;
    964              default:
    965                return 0;   
    966              }
    967            }
    968            else
    969            {
    970              return 0;
    971            }
    972            return 1;
   \                     ??LPLD_FTM_PinInit_11: (+1)
   \                     ??LPLD_FTM_PinInit_12: (+1)
   \   0000004A   0x2001             MOVS     R0,#+1
   \                     ??LPLD_FTM_PinInit_13: (+1)
   \   0000004C   0x4770             BX       LR               ;; return
   \                     ??LPLD_FTM_PinInit_10: (+1)
   \   0000004E   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000050   0x2A41             CMP      R2,#+65
   \   00000052   0xD10A             BNE.N    ??LPLD_FTM_PinInit_14
   \   00000054   0x.... 0x....      LDR.W    R0,??DataTable14_3  ;; 0x4004b004
   \   00000058   0x6800             LDR      R0,[R0, #+0]
   \   0000005A   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   0000005E   0xF450 0x6080      ORRS     R0,R0,#0x400
   \   00000062   0x.... 0x....      LDR.W    R1,??DataTable14_3  ;; 0x4004b004
   \   00000066   0x6008             STR      R0,[R1, #+0]
   \   00000068   0xE7EF             B.N      ??LPLD_FTM_PinInit_11
   \                     ??LPLD_FTM_PinInit_14: (+1)
   \   0000006A   0x2000             MOVS     R0,#+0
   \   0000006C   0xE7EE             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_3: (+1)
   \   0000006E   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000070   0x2A04             CMP      R2,#+4
   \   00000072   0xD10A             BNE.N    ??LPLD_FTM_PinInit_15
   \   00000074   0x.... 0x....      LDR.W    R0,??DataTable14_4  ;; 0x40049010
   \   00000078   0x6800             LDR      R0,[R0, #+0]
   \   0000007A   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   0000007E   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   00000082   0x.... 0x....      LDR.W    R1,??DataTable14_4  ;; 0x40049010
   \   00000086   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_FTM_PinInit_16: (+1)
   \   00000088   0xE7DF             B.N      ??LPLD_FTM_PinInit_12
   \                     ??LPLD_FTM_PinInit_15: (+1)
   \   0000008A   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   0000008C   0x2A42             CMP      R2,#+66
   \   0000008E   0xD10A             BNE.N    ??LPLD_FTM_PinInit_17
   \   00000090   0x.... 0x....      LDR.W    R0,??DataTable14_5  ;; 0x4004b008
   \   00000094   0x6800             LDR      R0,[R0, #+0]
   \   00000096   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   0000009A   0xF450 0x6080      ORRS     R0,R0,#0x400
   \   0000009E   0x.... 0x....      LDR.W    R1,??DataTable14_5  ;; 0x4004b008
   \   000000A2   0x6008             STR      R0,[R1, #+0]
   \   000000A4   0xE7F0             B.N      ??LPLD_FTM_PinInit_16
   \                     ??LPLD_FTM_PinInit_17: (+1)
   \   000000A6   0x2000             MOVS     R0,#+0
   \   000000A8   0xE7D0             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_2: (+1)
   \   000000AA   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   000000AC   0x2A05             CMP      R2,#+5
   \   000000AE   0xD10A             BNE.N    ??LPLD_FTM_PinInit_18
   \   000000B0   0x.... 0x....      LDR.W    R0,??DataTable14_6  ;; 0x40049014
   \   000000B4   0x6800             LDR      R0,[R0, #+0]
   \   000000B6   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   000000BA   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   000000BE   0x.... 0x....      LDR.W    R1,??DataTable14_6  ;; 0x40049014
   \   000000C2   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_FTM_PinInit_19: (+1)
   \   000000C4   0xE7C1             B.N      ??LPLD_FTM_PinInit_12
   \                     ??LPLD_FTM_PinInit_18: (+1)
   \   000000C6   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   000000C8   0x2A43             CMP      R2,#+67
   \   000000CA   0xD10A             BNE.N    ??LPLD_FTM_PinInit_20
   \   000000CC   0x.... 0x....      LDR.W    R0,??DataTable14_7  ;; 0x4004b00c
   \   000000D0   0x6800             LDR      R0,[R0, #+0]
   \   000000D2   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   000000D6   0xF450 0x6080      ORRS     R0,R0,#0x400
   \   000000DA   0x.... 0x....      LDR.W    R1,??DataTable14_7  ;; 0x4004b00c
   \   000000DE   0x6008             STR      R0,[R1, #+0]
   \   000000E0   0xE7F0             B.N      ??LPLD_FTM_PinInit_19
   \                     ??LPLD_FTM_PinInit_20: (+1)
   \   000000E2   0x2000             MOVS     R0,#+0
   \   000000E4   0xE7B2             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_5: (+1)
   \   000000E6   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   000000E8   0x2A06             CMP      R2,#+6
   \   000000EA   0xD10A             BNE.N    ??LPLD_FTM_PinInit_21
   \   000000EC   0x.... 0x....      LDR.W    R0,??DataTable14_8  ;; 0x40049018
   \   000000F0   0x6800             LDR      R0,[R0, #+0]
   \   000000F2   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   000000F6   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   000000FA   0x.... 0x....      LDR.W    R1,??DataTable14_8  ;; 0x40049018
   \   000000FE   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_FTM_PinInit_22: (+1)
   \   00000100   0xE7A3             B.N      ??LPLD_FTM_PinInit_12
   \                     ??LPLD_FTM_PinInit_21: (+1)
   \   00000102   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000104   0x2A44             CMP      R2,#+68
   \   00000106   0xD10A             BNE.N    ??LPLD_FTM_PinInit_23
   \   00000108   0x.... 0x....      LDR.W    R0,??DataTable14_9  ;; 0x4004b010
   \   0000010C   0x6800             LDR      R0,[R0, #+0]
   \   0000010E   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   00000112   0xF450 0x6080      ORRS     R0,R0,#0x400
   \   00000116   0x.... 0x....      LDR.W    R1,??DataTable14_9  ;; 0x4004b010
   \   0000011A   0x6008             STR      R0,[R1, #+0]
   \   0000011C   0xE7F0             B.N      ??LPLD_FTM_PinInit_22
   \                     ??LPLD_FTM_PinInit_23: (+1)
   \   0000011E   0x2000             MOVS     R0,#+0
   \   00000120   0xE794             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_4: (+1)
   \   00000122   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000124   0x2A07             CMP      R2,#+7
   \   00000126   0xD10A             BNE.N    ??LPLD_FTM_PinInit_24
   \   00000128   0x.... 0x....      LDR.W    R0,??DataTable14_10  ;; 0x4004901c
   \   0000012C   0x6800             LDR      R0,[R0, #+0]
   \   0000012E   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   00000132   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   00000136   0x.... 0x....      LDR.W    R1,??DataTable14_10  ;; 0x4004901c
   \   0000013A   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_FTM_PinInit_25: (+1)
   \   0000013C   0xE785             B.N      ??LPLD_FTM_PinInit_12
   \                     ??LPLD_FTM_PinInit_24: (+1)
   \   0000013E   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000140   0x2A64             CMP      R2,#+100
   \   00000142   0xD10A             BNE.N    ??LPLD_FTM_PinInit_26
   \   00000144   0x.... 0x....      LDR.W    R0,??DataTable14_11  ;; 0x4004c010
   \   00000148   0x6800             LDR      R0,[R0, #+0]
   \   0000014A   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   0000014E   0xF450 0x6080      ORRS     R0,R0,#0x400
   \   00000152   0x.... 0x....      LDR.W    R1,??DataTable14_11  ;; 0x4004c010
   \   00000156   0x6008             STR      R0,[R1, #+0]
   \   00000158   0xE7F0             B.N      ??LPLD_FTM_PinInit_25
   \                     ??LPLD_FTM_PinInit_26: (+1)
   \   0000015A   0x2000             MOVS     R0,#+0
   \   0000015C   0xE776             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_7: (+1)
   \   0000015E   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000160   0x2A00             CMP      R2,#+0
   \   00000162   0xD10A             BNE.N    ??LPLD_FTM_PinInit_27
   \   00000164   0x.... 0x....      LDR.W    R0,??DataTable14_12  ;; 0x40049000
   \   00000168   0x6800             LDR      R0,[R0, #+0]
   \   0000016A   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   0000016E   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   00000172   0x.... 0x....      LDR.W    R1,??DataTable14_12  ;; 0x40049000
   \   00000176   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_FTM_PinInit_28: (+1)
   \   00000178   0xE767             B.N      ??LPLD_FTM_PinInit_12
   \                     ??LPLD_FTM_PinInit_27: (+1)
   \   0000017A   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   0000017C   0x2A65             CMP      R2,#+101
   \   0000017E   0xD10A             BNE.N    ??LPLD_FTM_PinInit_29
   \   00000180   0x.... 0x....      LDR.W    R0,??DataTable14_13  ;; 0x4004c014
   \   00000184   0x6800             LDR      R0,[R0, #+0]
   \   00000186   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   0000018A   0xF450 0x6080      ORRS     R0,R0,#0x400
   \   0000018E   0x.... 0x....      LDR.W    R1,??DataTable14_13  ;; 0x4004c014
   \   00000192   0x6008             STR      R0,[R1, #+0]
   \   00000194   0xE7F0             B.N      ??LPLD_FTM_PinInit_28
   \                     ??LPLD_FTM_PinInit_29: (+1)
   \   00000196   0x2000             MOVS     R0,#+0
   \   00000198   0xE758             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_6: (+1)
   \   0000019A   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   0000019C   0x2A01             CMP      R2,#+1
   \   0000019E   0xD10A             BNE.N    ??LPLD_FTM_PinInit_30
   \   000001A0   0x.... 0x....      LDR.W    R0,??DataTable14_14  ;; 0x40049004
   \   000001A4   0x6800             LDR      R0,[R0, #+0]
   \   000001A6   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   000001AA   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   000001AE   0x.... 0x....      LDR.W    R1,??DataTable14_14  ;; 0x40049004
   \   000001B2   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_FTM_PinInit_31: (+1)
   \   000001B4   0xE749             B.N      ??LPLD_FTM_PinInit_12
   \                     ??LPLD_FTM_PinInit_30: (+1)
   \   000001B6   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   000001B8   0x2A66             CMP      R2,#+102
   \   000001BA   0xD10A             BNE.N    ??LPLD_FTM_PinInit_32
   \   000001BC   0x.... 0x....      LDR.W    R0,??DataTable14_15  ;; 0x4004c018
   \   000001C0   0x6800             LDR      R0,[R0, #+0]
   \   000001C2   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   000001C6   0xF450 0x6080      ORRS     R0,R0,#0x400
   \   000001CA   0x.... 0x....      LDR.W    R1,??DataTable14_15  ;; 0x4004c018
   \   000001CE   0x6008             STR      R0,[R1, #+0]
   \   000001D0   0xE7F0             B.N      ??LPLD_FTM_PinInit_31
   \                     ??LPLD_FTM_PinInit_32: (+1)
   \   000001D2   0x2000             MOVS     R0,#+0
   \   000001D4   0xE73A             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_8: (+1)
   \   000001D6   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   000001D8   0x2A02             CMP      R2,#+2
   \   000001DA   0xD10A             BNE.N    ??LPLD_FTM_PinInit_33
   \   000001DC   0x.... 0x....      LDR.W    R0,??DataTable14_16  ;; 0x40049008
   \   000001E0   0x6800             LDR      R0,[R0, #+0]
   \   000001E2   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   000001E6   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   000001EA   0x.... 0x....      LDR.W    R1,??DataTable14_16  ;; 0x40049008
   \   000001EE   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_FTM_PinInit_34: (+1)
   \   000001F0   0xE72B             B.N      ??LPLD_FTM_PinInit_12
   \                     ??LPLD_FTM_PinInit_33: (+1)
   \   000001F2   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   000001F4   0x2A67             CMP      R2,#+103
   \   000001F6   0xD10A             BNE.N    ??LPLD_FTM_PinInit_35
   \   000001F8   0x.... 0x....      LDR.W    R0,??DataTable14_17  ;; 0x4004c01c
   \   000001FC   0x6800             LDR      R0,[R0, #+0]
   \   000001FE   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   00000202   0xF450 0x6080      ORRS     R0,R0,#0x400
   \   00000206   0x.... 0x....      LDR.W    R1,??DataTable14_17  ;; 0x4004c01c
   \   0000020A   0x6008             STR      R0,[R1, #+0]
   \   0000020C   0xE7F0             B.N      ??LPLD_FTM_PinInit_34
   \                     ??LPLD_FTM_PinInit_35: (+1)
   \   0000020E   0x2000             MOVS     R0,#+0
   \   00000210   0xE71C             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_9: (+1)
   \   00000212   0x2000             MOVS     R0,#+0
   \   00000214   0xE71A             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_0: (+1)
   \   00000216   0x.... 0x....      LDR.W    R3,??DataTable14_18  ;; 0x40039000
   \   0000021A   0x4298             CMP      R0,R3
   \   0000021C   0xF040 0x80B8      BNE.W    ??LPLD_FTM_PinInit_36
   \   00000220   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   00000222   0x2900             CMP      R1,#+0
   \   00000224   0xD007             BEQ.N    ??LPLD_FTM_PinInit_37
   \   00000226   0x2901             CMP      R1,#+1
   \   00000228   0xD031             BEQ.N    ??LPLD_FTM_PinInit_38
   \   0000022A   0x2908             CMP      R1,#+8
   \   0000022C   0xD05B             BEQ.N    ??LPLD_FTM_PinInit_39
   \   0000022E   0x2909             CMP      R1,#+9
   \   00000230   0xF000 0x8083      BEQ.W    ??LPLD_FTM_PinInit_40
   \   00000234   0xE08E             B.N      ??LPLD_FTM_PinInit_41
   \                     ??LPLD_FTM_PinInit_37: (+1)
   \   00000236   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000238   0x2A08             CMP      R2,#+8
   \   0000023A   0xD10A             BNE.N    ??LPLD_FTM_PinInit_42
   \   0000023C   0x.... 0x....      LDR.W    R0,??DataTable14_19  ;; 0x40049020
   \   00000240   0x6800             LDR      R0,[R0, #+0]
   \   00000242   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   00000246   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   0000024A   0x.... 0x....      LDR.W    R1,??DataTable14_19  ;; 0x40049020
   \   0000024E   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_FTM_PinInit_43: (+1)
   \   00000250   0xE6FB             B.N      ??LPLD_FTM_PinInit_12
   \                     ??LPLD_FTM_PinInit_42: (+1)
   \   00000252   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000254   0x2A0C             CMP      R2,#+12
   \   00000256   0xD10A             BNE.N    ??LPLD_FTM_PinInit_44
   \   00000258   0x.... 0x....      LDR.W    R0,??DataTable14_20  ;; 0x40049030
   \   0000025C   0x6800             LDR      R0,[R0, #+0]
   \   0000025E   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   00000262   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   00000266   0x.... 0x....      LDR.W    R1,??DataTable14_20  ;; 0x40049030
   \   0000026A   0x6008             STR      R0,[R1, #+0]
   \   0000026C   0xE7F0             B.N      ??LPLD_FTM_PinInit_43
   \                     ??LPLD_FTM_PinInit_44: (+1)
   \   0000026E   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000270   0x2A20             CMP      R2,#+32
   \   00000272   0xD10A             BNE.N    ??LPLD_FTM_PinInit_45
   \   00000274   0x.... 0x....      LDR.W    R0,??DataTable14_21  ;; 0x4004a000
   \   00000278   0x6800             LDR      R0,[R0, #+0]
   \   0000027A   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   0000027E   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   00000282   0x.... 0x....      LDR.W    R1,??DataTable14_21  ;; 0x4004a000
   \   00000286   0x6008             STR      R0,[R1, #+0]
   \   00000288   0xE7E2             B.N      ??LPLD_FTM_PinInit_43
   \                     ??LPLD_FTM_PinInit_45: (+1)
   \   0000028A   0x2000             MOVS     R0,#+0
   \   0000028C   0xE6DE             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_38: (+1)
   \   0000028E   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000290   0x2A09             CMP      R2,#+9
   \   00000292   0xD10A             BNE.N    ??LPLD_FTM_PinInit_46
   \   00000294   0x.... 0x....      LDR.W    R0,??DataTable14_22  ;; 0x40049024
   \   00000298   0x6800             LDR      R0,[R0, #+0]
   \   0000029A   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   0000029E   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   000002A2   0x.... 0x....      LDR.W    R1,??DataTable14_22  ;; 0x40049024
   \   000002A6   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_FTM_PinInit_47: (+1)
   \   000002A8   0xE6CF             B.N      ??LPLD_FTM_PinInit_12
   \                     ??LPLD_FTM_PinInit_46: (+1)
   \   000002AA   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   000002AC   0x2A0D             CMP      R2,#+13
   \   000002AE   0xD10A             BNE.N    ??LPLD_FTM_PinInit_48
   \   000002B0   0x.... 0x....      LDR.W    R0,??DataTable14_23  ;; 0x40049034
   \   000002B4   0x6800             LDR      R0,[R0, #+0]
   \   000002B6   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   000002BA   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   000002BE   0x.... 0x....      LDR.W    R1,??DataTable14_23  ;; 0x40049034
   \   000002C2   0x6008             STR      R0,[R1, #+0]
   \   000002C4   0xE7F0             B.N      ??LPLD_FTM_PinInit_47
   \                     ??LPLD_FTM_PinInit_48: (+1)
   \   000002C6   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   000002C8   0x2A21             CMP      R2,#+33
   \   000002CA   0xD10A             BNE.N    ??LPLD_FTM_PinInit_49
   \   000002CC   0x.... 0x....      LDR.W    R0,??DataTable14_24  ;; 0x4004a004
   \   000002D0   0x6800             LDR      R0,[R0, #+0]
   \   000002D2   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   000002D6   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   000002DA   0x.... 0x....      LDR.W    R1,??DataTable14_24  ;; 0x4004a004
   \   000002DE   0x6008             STR      R0,[R1, #+0]
   \   000002E0   0xE7E2             B.N      ??LPLD_FTM_PinInit_47
   \                     ??LPLD_FTM_PinInit_49: (+1)
   \   000002E2   0x2000             MOVS     R0,#+0
   \   000002E4   0xE6B2             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_39: (+1)
   \   000002E6   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   000002E8   0x2A08             CMP      R2,#+8
   \   000002EA   0xD10A             BNE.N    ??LPLD_FTM_PinInit_50
   \   000002EC   0x.... 0x....      LDR.W    R0,??DataTable14_19  ;; 0x40049020
   \   000002F0   0x6800             LDR      R0,[R0, #+0]
   \   000002F2   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   000002F6   0xF450 0x60C0      ORRS     R0,R0,#0x600
   \   000002FA   0x.... 0x....      LDR.W    R1,??DataTable14_19  ;; 0x40049020
   \   000002FE   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_FTM_PinInit_51: (+1)
   \   00000300   0xE6A3             B.N      ??LPLD_FTM_PinInit_12
   \                     ??LPLD_FTM_PinInit_50: (+1)
   \   00000302   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000304   0x2A0C             CMP      R2,#+12
   \   00000306   0xD108             BNE.N    ??LPLD_FTM_PinInit_52
   \   00000308   0x.... 0x....      LDR.W    R0,??DataTable14_20  ;; 0x40049030
   \   0000030C   0x6800             LDR      R0,[R0, #+0]
   \   0000030E   0xF450 0x60E0      ORRS     R0,R0,#0x700
   \   00000312   0x.... 0x....      LDR.W    R1,??DataTable14_20  ;; 0x40049030
   \   00000316   0x6008             STR      R0,[R1, #+0]
   \   00000318   0xE7F2             B.N      ??LPLD_FTM_PinInit_51
   \                     ??LPLD_FTM_PinInit_52: (+1)
   \   0000031A   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   0000031C   0x2A20             CMP      R2,#+32
   \   0000031E   0xD10A             BNE.N    ??LPLD_FTM_PinInit_53
   \   00000320   0x.... 0x....      LDR.W    R0,??DataTable14_21  ;; 0x4004a000
   \   00000324   0x6800             LDR      R0,[R0, #+0]
   \   00000326   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   0000032A   0xF450 0x60C0      ORRS     R0,R0,#0x600
   \   0000032E   0x.... 0x....      LDR.W    R1,??DataTable14_21  ;; 0x4004a000
   \   00000332   0x6008             STR      R0,[R1, #+0]
   \   00000334   0xE7E4             B.N      ??LPLD_FTM_PinInit_51
   \                     ??LPLD_FTM_PinInit_53: (+1)
   \   00000336   0x2000             MOVS     R0,#+0
   \   00000338   0xE688             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_40: (+1)
   \   0000033A   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   0000033C   0x2A09             CMP      R2,#+9
   \   0000033E   0xD10B             BNE.N    ??LPLD_FTM_PinInit_54
   \   00000340   0x.... 0x....      LDR.W    R0,??DataTable14_22  ;; 0x40049024
   \   00000344   0x6800             LDR      R0,[R0, #+0]
   \   00000346   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   0000034A   0xF450 0x60C0      ORRS     R0,R0,#0x600
   \   0000034E   0x.... 0x....      LDR.W    R1,??DataTable14_22  ;; 0x40049024
   \   00000352   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_FTM_PinInit_41: (+1)
   \   00000354   0x2000             MOVS     R0,#+0
   \   00000356   0xE679             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_54: (+1)
   \   00000358   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   0000035A   0x2A0D             CMP      R2,#+13
   \   0000035C   0xD108             BNE.N    ??LPLD_FTM_PinInit_55
   \   0000035E   0x.... 0x....      LDR.W    R0,??DataTable14_23  ;; 0x40049034
   \   00000362   0x6800             LDR      R0,[R0, #+0]
   \   00000364   0xF450 0x60E0      ORRS     R0,R0,#0x700
   \   00000368   0x.... 0x....      LDR.W    R1,??DataTable14_23  ;; 0x40049034
   \   0000036C   0x6008             STR      R0,[R1, #+0]
   \   0000036E   0xE7F1             B.N      ??LPLD_FTM_PinInit_41
   \                     ??LPLD_FTM_PinInit_55: (+1)
   \   00000370   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000372   0x2A21             CMP      R2,#+33
   \   00000374   0xD10A             BNE.N    ??LPLD_FTM_PinInit_56
   \   00000376   0x.... 0x....      LDR.W    R0,??DataTable14_24  ;; 0x4004a004
   \   0000037A   0x6800             LDR      R0,[R0, #+0]
   \   0000037C   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   00000380   0xF450 0x60C0      ORRS     R0,R0,#0x600
   \   00000384   0x.... 0x....      LDR.W    R1,??DataTable14_24  ;; 0x4004a004
   \   00000388   0x6008             STR      R0,[R1, #+0]
   \   0000038A   0xE7E3             B.N      ??LPLD_FTM_PinInit_41
   \                     ??LPLD_FTM_PinInit_56: (+1)
   \   0000038C   0x2000             MOVS     R0,#+0
   \   0000038E   0xE65D             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_36: (+1)
   \   00000390   0x....             LDR.N    R3,??DataTable10_6  ;; 0x400b8000
   \   00000392   0x4298             CMP      R0,R3
   \   00000394   0xF040 0x8084      BNE.W    ??LPLD_FTM_PinInit_57
   \   00000398   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000039A   0x2900             CMP      R1,#+0
   \   0000039C   0xD006             BEQ.N    ??LPLD_FTM_PinInit_58
   \   0000039E   0x2901             CMP      R1,#+1
   \   000003A0   0xD022             BEQ.N    ??LPLD_FTM_PinInit_59
   \   000003A2   0x2908             CMP      R1,#+8
   \   000003A4   0xD03E             BEQ.N    ??LPLD_FTM_PinInit_60
   \   000003A6   0x2909             CMP      R1,#+9
   \   000003A8   0xD05A             BEQ.N    ??LPLD_FTM_PinInit_61
   \   000003AA   0xE077             B.N      ??LPLD_FTM_PinInit_62
   \                     ??LPLD_FTM_PinInit_58: (+1)
   \   000003AC   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   000003AE   0x2A0A             CMP      R2,#+10
   \   000003B0   0xD10A             BNE.N    ??LPLD_FTM_PinInit_63
   \   000003B2   0x.... 0x....      LDR.W    R0,??DataTable14_25  ;; 0x40049028
   \   000003B6   0x6800             LDR      R0,[R0, #+0]
   \   000003B8   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   000003BC   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   000003C0   0x.... 0x....      LDR.W    R1,??DataTable14_25  ;; 0x40049028
   \   000003C4   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_FTM_PinInit_64: (+1)
   \   000003C6   0xE640             B.N      ??LPLD_FTM_PinInit_12
   \                     ??LPLD_FTM_PinInit_63: (+1)
   \   000003C8   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   000003CA   0x2A32             CMP      R2,#+50
   \   000003CC   0xD10A             BNE.N    ??LPLD_FTM_PinInit_65
   \   000003CE   0x.... 0x....      LDR.W    R0,??DataTable14_26  ;; 0x4004a048
   \   000003D2   0x6800             LDR      R0,[R0, #+0]
   \   000003D4   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   000003D8   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   000003DC   0x.... 0x....      LDR.W    R1,??DataTable14_26  ;; 0x4004a048
   \   000003E0   0x6008             STR      R0,[R1, #+0]
   \   000003E2   0xE7F0             B.N      ??LPLD_FTM_PinInit_64
   \                     ??LPLD_FTM_PinInit_65: (+1)
   \   000003E4   0x2000             MOVS     R0,#+0
   \   000003E6   0xE631             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_59: (+1)
   \   000003E8   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   000003EA   0x2A0B             CMP      R2,#+11
   \   000003EC   0xD10A             BNE.N    ??LPLD_FTM_PinInit_66
   \   000003EE   0x.... 0x....      LDR.W    R0,??DataTable14_27  ;; 0x4004902c
   \   000003F2   0x6800             LDR      R0,[R0, #+0]
   \   000003F4   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   000003F8   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   000003FC   0x.... 0x....      LDR.W    R1,??DataTable14_27  ;; 0x4004902c
   \   00000400   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_FTM_PinInit_67: (+1)
   \   00000402   0xE622             B.N      ??LPLD_FTM_PinInit_12
   \                     ??LPLD_FTM_PinInit_66: (+1)
   \   00000404   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000406   0x2A33             CMP      R2,#+51
   \   00000408   0xD10A             BNE.N    ??LPLD_FTM_PinInit_68
   \   0000040A   0x.... 0x....      LDR.W    R0,??DataTable14_28  ;; 0x4004a04c
   \   0000040E   0x6800             LDR      R0,[R0, #+0]
   \   00000410   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   00000414   0xF450 0x7040      ORRS     R0,R0,#0x300
   \   00000418   0x.... 0x....      LDR.W    R1,??DataTable14_28  ;; 0x4004a04c
   \   0000041C   0x6008             STR      R0,[R1, #+0]
   \   0000041E   0xE7F0             B.N      ??LPLD_FTM_PinInit_67
   \                     ??LPLD_FTM_PinInit_68: (+1)
   \   00000420   0x2000             MOVS     R0,#+0
   \   00000422   0xE613             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_60: (+1)
   \   00000424   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000426   0x2A0A             CMP      R2,#+10
   \   00000428   0xD10A             BNE.N    ??LPLD_FTM_PinInit_69
   \   0000042A   0x.... 0x....      LDR.W    R0,??DataTable14_25  ;; 0x40049028
   \   0000042E   0x6800             LDR      R0,[R0, #+0]
   \   00000430   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   00000434   0xF450 0x60C0      ORRS     R0,R0,#0x600
   \   00000438   0x.... 0x....      LDR.W    R1,??DataTable14_25  ;; 0x40049028
   \   0000043C   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_FTM_PinInit_70: (+1)
   \   0000043E   0xE604             B.N      ??LPLD_FTM_PinInit_12
   \                     ??LPLD_FTM_PinInit_69: (+1)
   \   00000440   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000442   0x2A32             CMP      R2,#+50
   \   00000444   0xD10A             BNE.N    ??LPLD_FTM_PinInit_71
   \   00000446   0x.... 0x....      LDR.W    R0,??DataTable14_26  ;; 0x4004a048
   \   0000044A   0x6800             LDR      R0,[R0, #+0]
   \   0000044C   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   00000450   0xF450 0x60C0      ORRS     R0,R0,#0x600
   \   00000454   0x.... 0x....      LDR.W    R1,??DataTable14_26  ;; 0x4004a048
   \   00000458   0x6008             STR      R0,[R1, #+0]
   \   0000045A   0xE7F0             B.N      ??LPLD_FTM_PinInit_70
   \                     ??LPLD_FTM_PinInit_71: (+1)
   \   0000045C   0x2000             MOVS     R0,#+0
   \   0000045E   0xE5F5             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_61: (+1)
   \   00000460   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   00000462   0x2A0B             CMP      R2,#+11
   \   00000464   0xD10A             BNE.N    ??LPLD_FTM_PinInit_72
   \   00000466   0x.... 0x....      LDR.W    R0,??DataTable14_27  ;; 0x4004902c
   \   0000046A   0x6800             LDR      R0,[R0, #+0]
   \   0000046C   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   00000470   0xF450 0x60C0      ORRS     R0,R0,#0x600
   \   00000474   0x.... 0x....      LDR.W    R1,??DataTable14_27  ;; 0x4004902c
   \   00000478   0x6008             STR      R0,[R1, #+0]
   \                     ??LPLD_FTM_PinInit_73: (+1)
   \   0000047A   0xE5E6             B.N      ??LPLD_FTM_PinInit_12
   \                     ??LPLD_FTM_PinInit_72: (+1)
   \   0000047C   0xB2D2             UXTB     R2,R2            ;; ZeroExt  R2,R2,#+24,#+24
   \   0000047E   0x2A33             CMP      R2,#+51
   \   00000480   0xD10A             BNE.N    ??LPLD_FTM_PinInit_74
   \   00000482   0x.... 0x....      LDR.W    R0,??DataTable14_28  ;; 0x4004a04c
   \   00000486   0x6800             LDR      R0,[R0, #+0]
   \   00000488   0xF430 0x60E0      BICS     R0,R0,#0x700
   \   0000048C   0xF450 0x60C0      ORRS     R0,R0,#0x600
   \   00000490   0x.... 0x....      LDR.W    R1,??DataTable14_28  ;; 0x4004a04c
   \   00000494   0x6008             STR      R0,[R1, #+0]
   \   00000496   0xE7F0             B.N      ??LPLD_FTM_PinInit_73
   \                     ??LPLD_FTM_PinInit_74: (+1)
   \   00000498   0x2000             MOVS     R0,#+0
   \   0000049A   0xE5D7             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_62: (+1)
   \   0000049C   0x2000             MOVS     R0,#+0
   \   0000049E   0xE5D5             B.N      ??LPLD_FTM_PinInit_13
   \                     ??LPLD_FTM_PinInit_57: (+1)
   \   000004A0   0x2000             MOVS     R0,#+0
   \   000004A2   0xE5D3             B.N      ??LPLD_FTM_PinInit_13
    973          }
    974          
    975          /*
    976           * LPLD_FTM_PinInit
    977           * 反初始化通道n指定引脚的FTM复用功能，内部调用
    978           */

   \                                 In section .text, align 2, keep-with-next
    979          static uint8 LPLD_FTM_PinDeinit(FTM_Type *ftmx, FtmChnEnum_Type chn)
    980          {
    981            //根据ftmx禁用相应pin的ftm功能，回复到默认功能
    982            if(ftmx == FTM0)
   \                     LPLD_FTM_PinDeinit: (+1)
   \   00000000   0x.... 0x....      LDR.W    R2,??DataTable14_1  ;; 0x40038000
   \   00000004   0x4290             CMP      R0,R2
   \   00000006   0xF040 0x80CF      BNE.W    ??LPLD_FTM_PinDeinit_0
    983            {
    984              switch(chn)
   \   0000000A   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   0000000C   0x2900             CMP      R1,#+0
   \   0000000E   0xD00E             BEQ.N    ??LPLD_FTM_PinDeinit_1
   \   00000010   0x2902             CMP      R1,#+2
   \   00000012   0xD03F             BEQ.N    ??LPLD_FTM_PinDeinit_2
   \   00000014   0xD325             BCC.N    ??LPLD_FTM_PinDeinit_3
   \   00000016   0x2904             CMP      R1,#+4
   \   00000018   0xD06E             BEQ.N    ??LPLD_FTM_PinDeinit_4
   \   0000001A   0xD354             BCC.N    ??LPLD_FTM_PinDeinit_5
   \   0000001C   0x2906             CMP      R1,#+6
   \   0000001E   0xF000 0x8097      BEQ.W    ??LPLD_FTM_PinDeinit_6
   \   00000022   0xF0C0 0x8080      BCC.W    ??LPLD_FTM_PinDeinit_7
   \   00000026   0x2907             CMP      R1,#+7
   \   00000028   0xF000 0x80A7      BEQ.W    ??LPLD_FTM_PinDeinit_8
   \   0000002C   0xE0BA             B.N      ??LPLD_FTM_PinDeinit_9
    985              {
    986              case FTM_Ch0:
    987                if((PORTA->PCR[3]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   \                     ??LPLD_FTM_PinDeinit_1: (+1)
   \   0000002E   0x.... 0x....      LDR.W    R0,??DataTable14_2  ;; 0x4004900c
   \   00000032   0x6800             LDR      R0,[R0, #+0]
   \   00000034   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000038   0xF5B0 0x7F40      CMP      R0,#+768
   \   0000003C   0xD103             BNE.N    ??LPLD_FTM_PinDeinit_10
    988                  PORTA->PCR[3] = PORT_PCR_MUX(0); 
   \   0000003E   0x.... 0x....      LDR.W    R0,??DataTable14_2  ;; 0x4004900c
   \   00000042   0x2100             MOVS     R1,#+0
   \   00000044   0x6001             STR      R1,[R0, #+0]
    989                if((PORTC->PCR[1]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   \                     ??LPLD_FTM_PinDeinit_10: (+1)
   \   00000046   0x.... 0x....      LDR.W    R0,??DataTable14_3  ;; 0x4004b004
   \   0000004A   0x6800             LDR      R0,[R0, #+0]
   \   0000004C   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000050   0xF5B0 0x6F80      CMP      R0,#+1024
   \   00000054   0xD103             BNE.N    ??LPLD_FTM_PinDeinit_11
    990                  PORTC->PCR[1] = PORT_PCR_MUX(0);
   \   00000056   0x.... 0x....      LDR.W    R0,??DataTable14_3  ;; 0x4004b004
   \   0000005A   0x2100             MOVS     R1,#+0
   \   0000005C   0x6001             STR      R1,[R0, #+0]
    991                break;
    992              case FTM_Ch1:
    993                if((PORTA->PCR[4]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
    994                  PORTA->PCR[4] = PORT_PCR_MUX(0); 
    995                if((PORTC->PCR[2]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
    996                  PORTC->PCR[2] = PORT_PCR_MUX(0);
    997                break;
    998              case FTM_Ch2:
    999                if((PORTA->PCR[5]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1000                  PORTA->PCR[5] = PORT_PCR_MUX(0); 
   1001                if((PORTC->PCR[3]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1002                  PORTC->PCR[3] = PORT_PCR_MUX(0);
   1003                break;
   1004              case FTM_Ch3:
   1005                if((PORTA->PCR[6]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1006                  PORTA->PCR[6] = PORT_PCR_MUX(0); 
   1007                if((PORTC->PCR[4]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1008                  PORTC->PCR[4] = PORT_PCR_MUX(0);
   1009                break;
   1010              case FTM_Ch4:
   1011                if((PORTA->PCR[7]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1012                  PORTA->PCR[7] = PORT_PCR_MUX(0); 
   1013                if((PORTD->PCR[4]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1014                  PORTD->PCR[4] = PORT_PCR_MUX(0);
   1015                break;
   1016              case FTM_Ch5:
   1017                if((PORTA->PCR[0]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1018                  PORTA->PCR[0] = PORT_PCR_MUX(0); 
   1019                if((PORTD->PCR[5]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1020                  PORTD->PCR[5] = PORT_PCR_MUX(0);
   1021                break;
   1022              case FTM_Ch6:
   1023                if((PORTA->PCR[1]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1024                  PORTA->PCR[1] = PORT_PCR_MUX(0); 
   1025                if((PORTD->PCR[6]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1026                  PORTD->PCR[6] = PORT_PCR_MUX(0);
   1027                break;
   1028              case FTM_Ch7:
   1029                if((PORTA->PCR[2]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1030                  PORTA->PCR[2] = PORT_PCR_MUX(0); 
   1031                if((PORTD->PCR[7]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(4))
   1032                  PORTD->PCR[7] = PORT_PCR_MUX(0);      
   1033                break;
   1034              default:
   1035                return 0;     
   1036              }
   1037            }
   1038            else if(ftmx == FTM1)
   1039            {
   1040              switch(chn)
   1041              {
   1042              case FTM_Ch0:
   1043                if((PORTA->PCR[8]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1044                  PORTA->PCR[8] = PORT_PCR_MUX(0); 
   1045                if((PORTA->PCR[12]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1046                  PORTA->PCR[12] = PORT_PCR_MUX(0);
   1047                if((PORTB->PCR[0]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1048                  PORTB->PCR[0] = PORT_PCR_MUX(0);
   1049                break;
   1050              case FTM_Ch1:
   1051                if((PORTA->PCR[9]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1052                  PORTA->PCR[9] = PORT_PCR_MUX(0); 
   1053                if((PORTA->PCR[13]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1054                  PORTA->PCR[13] = PORT_PCR_MUX(0);
   1055                if((PORTB->PCR[1]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1056                  PORTB->PCR[1] = PORT_PCR_MUX(0);
   1057                break;
   1058              case FTM_PhA:
   1059                if((PORTA->PCR[8]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1060                  PORTA->PCR[8] = PORT_PCR_MUX(0); 
   1061                if((PORTA->PCR[12]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(7))
   1062                  PORTA->PCR[12] = PORT_PCR_MUX(0);
   1063                if((PORTB->PCR[0]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1064                  PORTB->PCR[0] = PORT_PCR_MUX(0);
   1065                break;
   1066              case FTM_PhB:
   1067                if((PORTA->PCR[9]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1068                  PORTA->PCR[9] = PORT_PCR_MUX(0); 
   1069                if((PORTA->PCR[13]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(7))
   1070                  PORTA->PCR[13] = PORT_PCR_MUX(0);
   1071                if((PORTB->PCR[1]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1072                  PORTB->PCR[1] = PORT_PCR_MUX(0);
   1073                break;
   1074              default:
   1075                return 0;   
   1076              }
   1077            }
   1078            else if(ftmx == FTM2)
   1079            {
   1080              switch(chn)
   1081              {
   1082              case FTM_Ch0:
   1083                if((PORTA->PCR[10]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1084                  PORTA->PCR[10] = PORT_PCR_MUX(0); 
   1085                if((PORTB->PCR[18]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1086                  PORTB->PCR[18] = PORT_PCR_MUX(0);
   1087                break;
   1088              case FTM_Ch1:
   1089                if((PORTA->PCR[11]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1090                  PORTA->PCR[11] = PORT_PCR_MUX(0); 
   1091                if((PORTB->PCR[19]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(3))
   1092                  PORTB->PCR[19] = PORT_PCR_MUX(0);
   1093                break;
   1094              case FTM_PhA:
   1095                if((PORTA->PCR[10]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1096                  PORTA->PCR[10] = PORT_PCR_MUX(0); 
   1097                if((PORTB->PCR[18]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1098                  PORTB->PCR[18] = PORT_PCR_MUX(0);
   1099                break;
   1100              case FTM_PhB:
   1101                if((PORTA->PCR[11]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1102                  PORTA->PCR[11] = PORT_PCR_MUX(0); 
   1103                if((PORTB->PCR[19]& PORT_PCR_MUX_MASK) == PORT_PCR_MUX(6))
   1104                  PORTB->PCR[19] = PORT_PCR_MUX(0);
   1105                break;
   1106              default:
   1107                return 0;   
   1108              }
   1109            }
   1110            else
   1111            {
   1112              return 0;
   1113            }
   1114            return 1;
   \                     ??LPLD_FTM_PinDeinit_11: (+1)
   \                     ??LPLD_FTM_PinDeinit_12: (+1)
   \   0000005E   0x2001             MOVS     R0,#+1
   \                     ??LPLD_FTM_PinDeinit_13: (+1)
   \   00000060   0x4770             BX       LR               ;; return
   \                     ??LPLD_FTM_PinDeinit_3: (+1)
   \   00000062   0x.... 0x....      LDR.W    R0,??DataTable14_4  ;; 0x40049010
   \   00000066   0x6800             LDR      R0,[R0, #+0]
   \   00000068   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   0000006C   0xF5B0 0x7F40      CMP      R0,#+768
   \   00000070   0xD103             BNE.N    ??LPLD_FTM_PinDeinit_14
   \   00000072   0x.... 0x....      LDR.W    R0,??DataTable14_4  ;; 0x40049010
   \   00000076   0x2100             MOVS     R1,#+0
   \   00000078   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_14: (+1)
   \   0000007A   0x.... 0x....      LDR.W    R0,??DataTable14_5  ;; 0x4004b008
   \   0000007E   0x6800             LDR      R0,[R0, #+0]
   \   00000080   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000084   0xF5B0 0x6F80      CMP      R0,#+1024
   \   00000088   0xD103             BNE.N    ??LPLD_FTM_PinDeinit_15
   \   0000008A   0x.... 0x....      LDR.W    R0,??DataTable14_5  ;; 0x4004b008
   \   0000008E   0x2100             MOVS     R1,#+0
   \   00000090   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_15: (+1)
   \   00000092   0xE7E4             B.N      ??LPLD_FTM_PinDeinit_12
   \                     ??LPLD_FTM_PinDeinit_2: (+1)
   \   00000094   0x.... 0x....      LDR.W    R0,??DataTable14_6  ;; 0x40049014
   \   00000098   0x6800             LDR      R0,[R0, #+0]
   \   0000009A   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   0000009E   0xF5B0 0x7F40      CMP      R0,#+768
   \   000000A2   0xD103             BNE.N    ??LPLD_FTM_PinDeinit_16
   \   000000A4   0x.... 0x....      LDR.W    R0,??DataTable14_6  ;; 0x40049014
   \   000000A8   0x2100             MOVS     R1,#+0
   \   000000AA   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_16: (+1)
   \   000000AC   0x.... 0x....      LDR.W    R0,??DataTable14_7  ;; 0x4004b00c
   \   000000B0   0x6800             LDR      R0,[R0, #+0]
   \   000000B2   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   000000B6   0xF5B0 0x6F80      CMP      R0,#+1024
   \   000000BA   0xD103             BNE.N    ??LPLD_FTM_PinDeinit_17
   \   000000BC   0x.... 0x....      LDR.W    R0,??DataTable14_7  ;; 0x4004b00c
   \   000000C0   0x2100             MOVS     R1,#+0
   \   000000C2   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_17: (+1)
   \   000000C4   0xE7CB             B.N      ??LPLD_FTM_PinDeinit_12
   \                     ??LPLD_FTM_PinDeinit_5: (+1)
   \   000000C6   0x.... 0x....      LDR.W    R0,??DataTable14_8  ;; 0x40049018
   \   000000CA   0x6800             LDR      R0,[R0, #+0]
   \   000000CC   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   000000D0   0xF5B0 0x7F40      CMP      R0,#+768
   \   000000D4   0xD103             BNE.N    ??LPLD_FTM_PinDeinit_18
   \   000000D6   0x.... 0x....      LDR.W    R0,??DataTable14_8  ;; 0x40049018
   \   000000DA   0x2100             MOVS     R1,#+0
   \   000000DC   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_18: (+1)
   \   000000DE   0x.... 0x....      LDR.W    R0,??DataTable14_9  ;; 0x4004b010
   \   000000E2   0x6800             LDR      R0,[R0, #+0]
   \   000000E4   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   000000E8   0xF5B0 0x6F80      CMP      R0,#+1024
   \   000000EC   0xD103             BNE.N    ??LPLD_FTM_PinDeinit_19
   \   000000EE   0x.... 0x....      LDR.W    R0,??DataTable14_9  ;; 0x4004b010
   \   000000F2   0x2100             MOVS     R1,#+0
   \   000000F4   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_19: (+1)
   \   000000F6   0xE7B2             B.N      ??LPLD_FTM_PinDeinit_12
   \                     ??LPLD_FTM_PinDeinit_4: (+1)
   \   000000F8   0x.... 0x....      LDR.W    R0,??DataTable14_10  ;; 0x4004901c
   \   000000FC   0x6800             LDR      R0,[R0, #+0]
   \   000000FE   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000102   0xF5B0 0x7F40      CMP      R0,#+768
   \   00000106   0xD103             BNE.N    ??LPLD_FTM_PinDeinit_20
   \   00000108   0x.... 0x....      LDR.W    R0,??DataTable14_10  ;; 0x4004901c
   \   0000010C   0x2100             MOVS     R1,#+0
   \   0000010E   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_20: (+1)
   \   00000110   0x....             LDR.N    R0,??DataTable14_11  ;; 0x4004c010
   \   00000112   0x6800             LDR      R0,[R0, #+0]
   \   00000114   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000118   0xF5B0 0x6F80      CMP      R0,#+1024
   \   0000011C   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_21
   \   0000011E   0x....             LDR.N    R0,??DataTable14_11  ;; 0x4004c010
   \   00000120   0x2100             MOVS     R1,#+0
   \   00000122   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_21: (+1)
   \   00000124   0xE79B             B.N      ??LPLD_FTM_PinDeinit_12
   \                     ??LPLD_FTM_PinDeinit_7: (+1)
   \   00000126   0x....             LDR.N    R0,??DataTable14_12  ;; 0x40049000
   \   00000128   0x6800             LDR      R0,[R0, #+0]
   \   0000012A   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   0000012E   0xF5B0 0x7F40      CMP      R0,#+768
   \   00000132   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_22
   \   00000134   0x....             LDR.N    R0,??DataTable14_12  ;; 0x40049000
   \   00000136   0x2100             MOVS     R1,#+0
   \   00000138   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_22: (+1)
   \   0000013A   0x....             LDR.N    R0,??DataTable14_13  ;; 0x4004c014
   \   0000013C   0x6800             LDR      R0,[R0, #+0]
   \   0000013E   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000142   0xF5B0 0x6F80      CMP      R0,#+1024
   \   00000146   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_23
   \   00000148   0x....             LDR.N    R0,??DataTable14_13  ;; 0x4004c014
   \   0000014A   0x2100             MOVS     R1,#+0
   \   0000014C   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_23: (+1)
   \   0000014E   0xE786             B.N      ??LPLD_FTM_PinDeinit_12
   \                     ??LPLD_FTM_PinDeinit_6: (+1)
   \   00000150   0x....             LDR.N    R0,??DataTable14_14  ;; 0x40049004
   \   00000152   0x6800             LDR      R0,[R0, #+0]
   \   00000154   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000158   0xF5B0 0x7F40      CMP      R0,#+768
   \   0000015C   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_24
   \   0000015E   0x....             LDR.N    R0,??DataTable14_14  ;; 0x40049004
   \   00000160   0x2100             MOVS     R1,#+0
   \   00000162   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_24: (+1)
   \   00000164   0x....             LDR.N    R0,??DataTable14_15  ;; 0x4004c018
   \   00000166   0x6800             LDR      R0,[R0, #+0]
   \   00000168   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   0000016C   0xF5B0 0x6F80      CMP      R0,#+1024
   \   00000170   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_25
   \   00000172   0x....             LDR.N    R0,??DataTable14_15  ;; 0x4004c018
   \   00000174   0x2100             MOVS     R1,#+0
   \   00000176   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_25: (+1)
   \   00000178   0xE771             B.N      ??LPLD_FTM_PinDeinit_12
   \                     ??LPLD_FTM_PinDeinit_8: (+1)
   \   0000017A   0x....             LDR.N    R0,??DataTable14_16  ;; 0x40049008
   \   0000017C   0x6800             LDR      R0,[R0, #+0]
   \   0000017E   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000182   0xF5B0 0x7F40      CMP      R0,#+768
   \   00000186   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_26
   \   00000188   0x....             LDR.N    R0,??DataTable14_16  ;; 0x40049008
   \   0000018A   0x2100             MOVS     R1,#+0
   \   0000018C   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_26: (+1)
   \   0000018E   0x....             LDR.N    R0,??DataTable14_17  ;; 0x4004c01c
   \   00000190   0x6800             LDR      R0,[R0, #+0]
   \   00000192   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000196   0xF5B0 0x6F80      CMP      R0,#+1024
   \   0000019A   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_27
   \   0000019C   0x....             LDR.N    R0,??DataTable14_17  ;; 0x4004c01c
   \   0000019E   0x2100             MOVS     R1,#+0
   \   000001A0   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_27: (+1)
   \   000001A2   0xE75C             B.N      ??LPLD_FTM_PinDeinit_12
   \                     ??LPLD_FTM_PinDeinit_9: (+1)
   \   000001A4   0x2000             MOVS     R0,#+0
   \   000001A6   0xE75B             B.N      ??LPLD_FTM_PinDeinit_13
   \                     ??LPLD_FTM_PinDeinit_0: (+1)
   \   000001A8   0x....             LDR.N    R2,??DataTable14_18  ;; 0x40039000
   \   000001AA   0x4290             CMP      R0,R2
   \   000001AC   0xF040 0x8088      BNE.W    ??LPLD_FTM_PinDeinit_28
   \   000001B0   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   000001B2   0x2900             CMP      R1,#+0
   \   000001B4   0xD006             BEQ.N    ??LPLD_FTM_PinDeinit_29
   \   000001B6   0x2901             CMP      R1,#+1
   \   000001B8   0xD023             BEQ.N    ??LPLD_FTM_PinDeinit_30
   \   000001BA   0x2908             CMP      R1,#+8
   \   000001BC   0xD040             BEQ.N    ??LPLD_FTM_PinDeinit_31
   \   000001BE   0x2909             CMP      R1,#+9
   \   000001C0   0xD05D             BEQ.N    ??LPLD_FTM_PinDeinit_32
   \   000001C2   0xE07B             B.N      ??LPLD_FTM_PinDeinit_33
   \                     ??LPLD_FTM_PinDeinit_29: (+1)
   \   000001C4   0x....             LDR.N    R0,??DataTable14_19  ;; 0x40049020
   \   000001C6   0x6800             LDR      R0,[R0, #+0]
   \   000001C8   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   000001CC   0xF5B0 0x7F40      CMP      R0,#+768
   \   000001D0   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_34
   \   000001D2   0x....             LDR.N    R0,??DataTable14_19  ;; 0x40049020
   \   000001D4   0x2100             MOVS     R1,#+0
   \   000001D6   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_34: (+1)
   \   000001D8   0x....             LDR.N    R0,??DataTable14_20  ;; 0x40049030
   \   000001DA   0x6800             LDR      R0,[R0, #+0]
   \   000001DC   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   000001E0   0xF5B0 0x7F40      CMP      R0,#+768
   \   000001E4   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_35
   \   000001E6   0x....             LDR.N    R0,??DataTable14_20  ;; 0x40049030
   \   000001E8   0x2100             MOVS     R1,#+0
   \   000001EA   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_35: (+1)
   \   000001EC   0x....             LDR.N    R0,??DataTable14_21  ;; 0x4004a000
   \   000001EE   0x6800             LDR      R0,[R0, #+0]
   \   000001F0   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   000001F4   0xF5B0 0x7F40      CMP      R0,#+768
   \   000001F8   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_36
   \   000001FA   0x....             LDR.N    R0,??DataTable14_21  ;; 0x4004a000
   \   000001FC   0x2100             MOVS     R1,#+0
   \   000001FE   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_36: (+1)
   \   00000200   0xE72D             B.N      ??LPLD_FTM_PinDeinit_12
   \                     ??LPLD_FTM_PinDeinit_30: (+1)
   \   00000202   0x....             LDR.N    R0,??DataTable14_22  ;; 0x40049024
   \   00000204   0x6800             LDR      R0,[R0, #+0]
   \   00000206   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   0000020A   0xF5B0 0x7F40      CMP      R0,#+768
   \   0000020E   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_37
   \   00000210   0x....             LDR.N    R0,??DataTable14_22  ;; 0x40049024
   \   00000212   0x2100             MOVS     R1,#+0
   \   00000214   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_37: (+1)
   \   00000216   0x....             LDR.N    R0,??DataTable14_23  ;; 0x40049034
   \   00000218   0x6800             LDR      R0,[R0, #+0]
   \   0000021A   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   0000021E   0xF5B0 0x7F40      CMP      R0,#+768
   \   00000222   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_38
   \   00000224   0x....             LDR.N    R0,??DataTable14_23  ;; 0x40049034
   \   00000226   0x2100             MOVS     R1,#+0
   \   00000228   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_38: (+1)
   \   0000022A   0x....             LDR.N    R0,??DataTable14_24  ;; 0x4004a004
   \   0000022C   0x6800             LDR      R0,[R0, #+0]
   \   0000022E   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000232   0xF5B0 0x7F40      CMP      R0,#+768
   \   00000236   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_39
   \   00000238   0x....             LDR.N    R0,??DataTable14_24  ;; 0x4004a004
   \   0000023A   0x2100             MOVS     R1,#+0
   \   0000023C   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_39: (+1)
   \   0000023E   0xE70E             B.N      ??LPLD_FTM_PinDeinit_12
   \                     ??LPLD_FTM_PinDeinit_31: (+1)
   \   00000240   0x....             LDR.N    R0,??DataTable14_19  ;; 0x40049020
   \   00000242   0x6800             LDR      R0,[R0, #+0]
   \   00000244   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000248   0xF5B0 0x6FC0      CMP      R0,#+1536
   \   0000024C   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_40
   \   0000024E   0x....             LDR.N    R0,??DataTable14_19  ;; 0x40049020
   \   00000250   0x2100             MOVS     R1,#+0
   \   00000252   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_40: (+1)
   \   00000254   0x....             LDR.N    R0,??DataTable14_20  ;; 0x40049030
   \   00000256   0x6800             LDR      R0,[R0, #+0]
   \   00000258   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   0000025C   0xF5B0 0x6FE0      CMP      R0,#+1792
   \   00000260   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_41
   \   00000262   0x....             LDR.N    R0,??DataTable14_20  ;; 0x40049030
   \   00000264   0x2100             MOVS     R1,#+0
   \   00000266   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_41: (+1)
   \   00000268   0x....             LDR.N    R0,??DataTable14_21  ;; 0x4004a000
   \   0000026A   0x6800             LDR      R0,[R0, #+0]
   \   0000026C   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000270   0xF5B0 0x6FC0      CMP      R0,#+1536
   \   00000274   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_42
   \   00000276   0x....             LDR.N    R0,??DataTable14_21  ;; 0x4004a000
   \   00000278   0x2100             MOVS     R1,#+0
   \   0000027A   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_42: (+1)
   \   0000027C   0xE6EF             B.N      ??LPLD_FTM_PinDeinit_12
   \                     ??LPLD_FTM_PinDeinit_32: (+1)
   \   0000027E   0x....             LDR.N    R0,??DataTable14_22  ;; 0x40049024
   \   00000280   0x6800             LDR      R0,[R0, #+0]
   \   00000282   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000286   0xF5B0 0x6FC0      CMP      R0,#+1536
   \   0000028A   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_43
   \   0000028C   0x....             LDR.N    R0,??DataTable14_22  ;; 0x40049024
   \   0000028E   0x2100             MOVS     R1,#+0
   \   00000290   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_43: (+1)
   \   00000292   0x....             LDR.N    R0,??DataTable14_23  ;; 0x40049034
   \   00000294   0x6800             LDR      R0,[R0, #+0]
   \   00000296   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   0000029A   0xF5B0 0x6FE0      CMP      R0,#+1792
   \   0000029E   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_44
   \   000002A0   0x....             LDR.N    R0,??DataTable14_23  ;; 0x40049034
   \   000002A2   0x2100             MOVS     R1,#+0
   \   000002A4   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_44: (+1)
   \   000002A6   0x....             LDR.N    R0,??DataTable14_24  ;; 0x4004a004
   \   000002A8   0x6800             LDR      R0,[R0, #+0]
   \   000002AA   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   000002AE   0xF5B0 0x6FC0      CMP      R0,#+1536
   \   000002B2   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_45
   \   000002B4   0x....             LDR.N    R0,??DataTable14_24  ;; 0x4004a004
   \   000002B6   0x2100             MOVS     R1,#+0
   \   000002B8   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_45: (+1)
   \   000002BA   0xE6D0             B.N      ??LPLD_FTM_PinDeinit_12
   \                     ??LPLD_FTM_PinDeinit_33: (+1)
   \   000002BC   0x2000             MOVS     R0,#+0
   \   000002BE   0xE6CF             B.N      ??LPLD_FTM_PinDeinit_13
   \                     ??LPLD_FTM_PinDeinit_28: (+1)
   \   000002C0   0x....             LDR.N    R2,??DataTable14_29  ;; 0x400b8000
   \   000002C2   0x4290             CMP      R0,R2
   \   000002C4   0xD15F             BNE.N    ??LPLD_FTM_PinDeinit_46
   \   000002C6   0xB2C9             UXTB     R1,R1            ;; ZeroExt  R1,R1,#+24,#+24
   \   000002C8   0x2900             CMP      R1,#+0
   \   000002CA   0xD006             BEQ.N    ??LPLD_FTM_PinDeinit_47
   \   000002CC   0x2901             CMP      R1,#+1
   \   000002CE   0xD019             BEQ.N    ??LPLD_FTM_PinDeinit_48
   \   000002D0   0x2908             CMP      R1,#+8
   \   000002D2   0xD02C             BEQ.N    ??LPLD_FTM_PinDeinit_49
   \   000002D4   0x2909             CMP      R1,#+9
   \   000002D6   0xD03F             BEQ.N    ??LPLD_FTM_PinDeinit_50
   \   000002D8   0xE053             B.N      ??LPLD_FTM_PinDeinit_51
   \                     ??LPLD_FTM_PinDeinit_47: (+1)
   \   000002DA   0x....             LDR.N    R0,??DataTable14_25  ;; 0x40049028
   \   000002DC   0x6800             LDR      R0,[R0, #+0]
   \   000002DE   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   000002E2   0xF5B0 0x7F40      CMP      R0,#+768
   \   000002E6   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_52
   \   000002E8   0x....             LDR.N    R0,??DataTable14_25  ;; 0x40049028
   \   000002EA   0x2100             MOVS     R1,#+0
   \   000002EC   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_52: (+1)
   \   000002EE   0x....             LDR.N    R0,??DataTable14_26  ;; 0x4004a048
   \   000002F0   0x6800             LDR      R0,[R0, #+0]
   \   000002F2   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   000002F6   0xF5B0 0x7F40      CMP      R0,#+768
   \   000002FA   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_53
   \   000002FC   0x....             LDR.N    R0,??DataTable14_26  ;; 0x4004a048
   \   000002FE   0x2100             MOVS     R1,#+0
   \   00000300   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_53: (+1)
   \   00000302   0xE6AC             B.N      ??LPLD_FTM_PinDeinit_12
   \                     ??LPLD_FTM_PinDeinit_48: (+1)
   \   00000304   0x....             LDR.N    R0,??DataTable14_27  ;; 0x4004902c
   \   00000306   0x6800             LDR      R0,[R0, #+0]
   \   00000308   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   0000030C   0xF5B0 0x7F40      CMP      R0,#+768
   \   00000310   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_54
   \   00000312   0x....             LDR.N    R0,??DataTable14_27  ;; 0x4004902c
   \   00000314   0x2100             MOVS     R1,#+0
   \   00000316   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_54: (+1)
   \   00000318   0x....             LDR.N    R0,??DataTable14_28  ;; 0x4004a04c
   \   0000031A   0x6800             LDR      R0,[R0, #+0]
   \   0000031C   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000320   0xF5B0 0x7F40      CMP      R0,#+768
   \   00000324   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_55
   \   00000326   0x....             LDR.N    R0,??DataTable14_28  ;; 0x4004a04c
   \   00000328   0x2100             MOVS     R1,#+0
   \   0000032A   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_55: (+1)
   \   0000032C   0xE697             B.N      ??LPLD_FTM_PinDeinit_12
   \                     ??LPLD_FTM_PinDeinit_49: (+1)
   \   0000032E   0x....             LDR.N    R0,??DataTable14_25  ;; 0x40049028
   \   00000330   0x6800             LDR      R0,[R0, #+0]
   \   00000332   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000336   0xF5B0 0x6FC0      CMP      R0,#+1536
   \   0000033A   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_56
   \   0000033C   0x....             LDR.N    R0,??DataTable14_25  ;; 0x40049028
   \   0000033E   0x2100             MOVS     R1,#+0
   \   00000340   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_56: (+1)
   \   00000342   0x....             LDR.N    R0,??DataTable14_26  ;; 0x4004a048
   \   00000344   0x6800             LDR      R0,[R0, #+0]
   \   00000346   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   0000034A   0xF5B0 0x6FC0      CMP      R0,#+1536
   \   0000034E   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_57
   \   00000350   0x....             LDR.N    R0,??DataTable14_26  ;; 0x4004a048
   \   00000352   0x2100             MOVS     R1,#+0
   \   00000354   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_57: (+1)
   \   00000356   0xE682             B.N      ??LPLD_FTM_PinDeinit_12
   \                     ??LPLD_FTM_PinDeinit_50: (+1)
   \   00000358   0x....             LDR.N    R0,??DataTable14_27  ;; 0x4004902c
   \   0000035A   0x6800             LDR      R0,[R0, #+0]
   \   0000035C   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000360   0xF5B0 0x6FC0      CMP      R0,#+1536
   \   00000364   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_58
   \   00000366   0x....             LDR.N    R0,??DataTable14_27  ;; 0x4004902c
   \   00000368   0x2100             MOVS     R1,#+0
   \   0000036A   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_58: (+1)
   \   0000036C   0x....             LDR.N    R0,??DataTable14_28  ;; 0x4004a04c
   \   0000036E   0x6800             LDR      R0,[R0, #+0]
   \   00000370   0xF410 0x60E0      ANDS     R0,R0,#0x700
   \   00000374   0xF5B0 0x6FC0      CMP      R0,#+1536
   \   00000378   0xD102             BNE.N    ??LPLD_FTM_PinDeinit_59
   \   0000037A   0x....             LDR.N    R0,??DataTable14_28  ;; 0x4004a04c
   \   0000037C   0x2100             MOVS     R1,#+0
   \   0000037E   0x6001             STR      R1,[R0, #+0]
   \                     ??LPLD_FTM_PinDeinit_59: (+1)
   \   00000380   0xE66D             B.N      ??LPLD_FTM_PinDeinit_12
   \                     ??LPLD_FTM_PinDeinit_51: (+1)
   \   00000382   0x2000             MOVS     R0,#+0
   \   00000384   0xE66C             B.N      ??LPLD_FTM_PinDeinit_13
   \                     ??LPLD_FTM_PinDeinit_46: (+1)
   \   00000386   0x2000             MOVS     R0,#+0
   \   00000388   0xE66A             B.N      ??LPLD_FTM_PinDeinit_13
   1115          }
   1116          
   1117          /*
   1118           * LPLD_FTM_QD_Init
   1119           * FTM模块正交解码模式初始化，内部调用
   1120           */

   \                                 In section .text, align 2, keep-with-next
   1121          static uint8 LPLD_FTM_QD_Init(FTM_InitTypeDef ftm_init_structure)
   1122          {
   \                     LPLD_FTM_QD_Init: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   1123            uint8 mode = ftm_init_structure.FTM_QdMode;
   \   00000002   0xF89D 0x0012      LDRB     R0,[SP, #+18]
   1124            FTM_Type *ftmx = ftm_init_structure.FTM_Ftmx;
   \   00000006   0x9900             LDR      R1,[SP, #+0]
   1125           
   1126            ftmx->MODE |= FTM_MODE_FTMEN_MASK;    //FTM2EN=1   
   \   00000008   0x6D4A             LDR      R2,[R1, #+84]
   \   0000000A   0xF052 0x0201      ORRS     R2,R2,#0x1
   \   0000000E   0x654A             STR      R2,[R1, #+84]
   1127            
   1128            ftmx->CNTIN = 0;//FTM0计数器初始值为0  
   \   00000010   0x2200             MOVS     R2,#+0
   \   00000012   0x64CA             STR      R2,[R1, #+76]
   1129            ftmx->CNT=0;  
   \   00000014   0x2200             MOVS     R2,#+0
   \   00000016   0x604A             STR      R2,[R1, #+4]
   1130            ftmx->MOD = 0xFFFF;//结束值  
   \   00000018   0xF64F 0x72FF      MOVW     R2,#+65535
   \   0000001C   0x608A             STR      R2,[R1, #+8]
   1131            
   1132            ftmx->QDCTRL |= mode;     //解码模式选择
   \   0000001E   0xF8D1 0x2080      LDR      R2,[R1, #+128]
   \   00000022   0xB2C0             UXTB     R0,R0            ;; ZeroExt  R0,R0,#+24,#+24
   \   00000024   0x4310             ORRS     R0,R0,R2
   \   00000026   0xF8C1 0x0080      STR      R0,[R1, #+128]
   1133            ftmx->QDCTRL |= FTM_QDCTRL_QUADEN_MASK;       //使能正交解码模式 
   \   0000002A   0xF8D1 0x0080      LDR      R0,[R1, #+128]
   \   0000002E   0xF050 0x0001      ORRS     R0,R0,#0x1
   \   00000032   0xF8C1 0x0080      STR      R0,[R1, #+128]
   1134          
   1135            return 1;
   \   00000036   0x2001             MOVS     R0,#+1
   \   00000038   0xB004             ADD      SP,SP,#+16
   \   0000003A   0x4770             BX       LR               ;; return
   1136          }
   1137          

   \                                 In section .text, align 2, keep-with-next
   1138          static uint8 LPLD_FTM_DEC_Init(FTM_InitTypeDef ftm_init_structure)
   1139          {
   \                     LPLD_FTM_DEC_Init: (+1)
   \   00000000   0xB40F             PUSH     {R0-R3}
   1140            
   1141            return 0;
   \   00000002   0x2000             MOVS     R0,#+0
   \   00000004   0xB004             ADD      SP,SP,#+16
   \   00000006   0x4770             BX       LR               ;; return
   1142          }
   1143          
   1144          /*
   1145           * FTM0--FTM1中断处理函数
   1146           * 与启动文件startup_K60.s中的中断向量表关联
   1147           * 用户无需修改，程序自动进入对应通道中断函数
   1148           */

   \                                 In section .text, align 2, keep-with-next
   1149          void FTM0_IRQHandler(void)
   1150          {
   \                     FTM0_IRQHandler: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
   1151          #if (UCOS_II > 0u)
   1152            OS_CPU_SR  cpu_sr = 0u;
   1153            OS_ENTER_CRITICAL(); //告知系统此时已经进入了中断服务子函数
   1154            OSIntEnter();
   1155            OS_EXIT_CRITICAL();
   1156          #endif
   1157            
   1158            FTM_ISR[0]();
   \   00000002   0x....             LDR.N    R0,??DataTable14_30
   \   00000004   0x6800             LDR      R0,[R0, #+0]
   \   00000006   0x4780             BLX      R0
   1159            
   1160          #if (UCOS_II > 0u)
   1161            OSIntExit();          //告知系统此时即将离开中断服务子函数
   1162          #endif
   1163          }
   \   00000008   0xBD01             POP      {R0,PC}          ;; return
   1164          

   \                                 In section .text, align 2, keep-with-next
   1165          void FTM1_IRQHandler(void)
   1166          {
   \                     FTM1_IRQHandler: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
   1167          #if (UCOS_II > 0u)
   1168            OS_CPU_SR  cpu_sr = 0u;
   1169            OS_ENTER_CRITICAL(); //告知系统此时已经进入了中断服务子函数
   1170            OSIntEnter();
   1171            OS_EXIT_CRITICAL();
   1172          #endif
   1173            
   1174            FTM_ISR[1]();
   \   00000002   0x....             LDR.N    R0,??DataTable14_30
   \   00000004   0x6840             LDR      R0,[R0, #+4]
   \   00000006   0x4780             BLX      R0
   1175            
   1176          #if (UCOS_II > 0u)
   1177            OSIntExit();          //告知系统此时即将离开中断服务子函数
   1178          #endif
   1179          }
   \   00000008   0xBD01             POP      {R0,PC}          ;; return
   1180          

   \                                 In section .text, align 2, keep-with-next
   1181          void FTM2_IRQHandler(void)
   1182          {
   \                     FTM2_IRQHandler: (+1)
   \   00000000   0xB580             PUSH     {R7,LR}
   1183          #if (UCOS_II > 0u)
   1184            OS_CPU_SR  cpu_sr = 0u;
   1185            OS_ENTER_CRITICAL(); //告知系统此时已经进入了中断服务子函数
   1186            OSIntEnter();
   1187            OS_EXIT_CRITICAL();
   1188          #endif
   1189            
   1190            FTM_ISR[2]();
   \   00000002   0x....             LDR.N    R0,??DataTable14_30
   \   00000004   0x6880             LDR      R0,[R0, #+8]
   \   00000006   0x4780             BLX      R0
   1191            
   1192          #if (UCOS_II > 0u)
   1193            OSIntExit();          //告知系统此时即将离开中断服务子函数
   1194          #endif
   1195          }
   \   00000008   0xBD01             POP      {R0,PC}          ;; return

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10:
   \   00000000   0xE000E100         DC32     0xe000e100

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_1:
   \   00000000   0xE000E180         DC32     0xe000e180

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_2:
   \   00000000   0x........         DC32     `?<Constant "D:\\\\Buyun\\\\Progress\\\\mem...">`

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_3:
   \   00000000   0x40038000         DC32     0x40038000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_4:
   \   00000000   0x4004803C         DC32     0x4004803c

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_5:
   \   00000000   0x40039000         DC32     0x40039000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_6:
   \   00000000   0x400B8000         DC32     0x400b8000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_7:
   \   00000000   0x40048030         DC32     0x40048030

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable10_8:
   \   00000000   0x........         DC32     FTM_ISR

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14:
   \   00000000   0x........         DC32     g_bus_clock

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_1:
   \   00000000   0x40038000         DC32     0x40038000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_2:
   \   00000000   0x4004900C         DC32     0x4004900c

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_3:
   \   00000000   0x4004B004         DC32     0x4004b004

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_4:
   \   00000000   0x40049010         DC32     0x40049010

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_5:
   \   00000000   0x4004B008         DC32     0x4004b008

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_6:
   \   00000000   0x40049014         DC32     0x40049014

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_7:
   \   00000000   0x4004B00C         DC32     0x4004b00c

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_8:
   \   00000000   0x40049018         DC32     0x40049018

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_9:
   \   00000000   0x4004B010         DC32     0x4004b010

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_10:
   \   00000000   0x4004901C         DC32     0x4004901c

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_11:
   \   00000000   0x4004C010         DC32     0x4004c010

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_12:
   \   00000000   0x40049000         DC32     0x40049000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_13:
   \   00000000   0x4004C014         DC32     0x4004c014

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_14:
   \   00000000   0x40049004         DC32     0x40049004

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_15:
   \   00000000   0x4004C018         DC32     0x4004c018

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_16:
   \   00000000   0x40049008         DC32     0x40049008

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_17:
   \   00000000   0x4004C01C         DC32     0x4004c01c

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_18:
   \   00000000   0x40039000         DC32     0x40039000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_19:
   \   00000000   0x40049020         DC32     0x40049020

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_20:
   \   00000000   0x40049030         DC32     0x40049030

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_21:
   \   00000000   0x4004A000         DC32     0x4004a000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_22:
   \   00000000   0x40049024         DC32     0x40049024

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_23:
   \   00000000   0x40049034         DC32     0x40049034

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_24:
   \   00000000   0x4004A004         DC32     0x4004a004

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_25:
   \   00000000   0x40049028         DC32     0x40049028

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_26:
   \   00000000   0x4004A048         DC32     0x4004a048

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_27:
   \   00000000   0x4004902C         DC32     0x4004902c

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_28:
   \   00000000   0x4004A04C         DC32     0x4004a04c

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_29:
   \   00000000   0x400B8000         DC32     0x400b8000

   \                                 In section .text, align 4, keep-with-next
   \                     ??DataTable14_30:
   \   00000000   0x........         DC32     FTM_ISR

   \                                 In section .rodata, align 4
   \                     `?<Constant "D:\\\\Buyun\\\\Progress\\\\mem...">`:
   \   00000000   0x44 0x3A          DC8 44H, 3AH, 5CH, 42H, 75H, 79H, 75H, 6EH
   \              0x5C 0x42    
   \              0x75 0x79    
   \              0x75 0x6E    
   \   00000008   0x5C 0x50          DC8 5CH, 50H, 72H, 6FH, 67H, 72H, 65H, 73H
   \              0x72 0x6F    
   \              0x67 0x72    
   \              0x65 0x73    
   \   00000010   0x73 0x5C          DC8 73H, 5CH, 6DH, 65H, 6DH, 72H, 69H, 73H
   \              0x6D 0x65    
   \              0x6D 0x72    
   \              0x69 0x73    
   \   00000018   0x74 0x6F          DC8 74H, 6FH, 72H, 20H, 62H, 61H, 73H, 65H
   \              0x72 0x20    
   \              0x62 0x61    
   \              0x73 0x65    
   \   00000020   0x64 0x20          DC8 64H, 20H, 63H, 6FH, 6EH, 74H, 72H, 6FH
   \              0x63 0x6F    
   \              0x6E 0x74    
   \              0x72 0x6F    
   \   00000028   0x6C 0x5C          DC8 6CH, 5CH, 6DH, 63H, 75H, 20H, 63H, 6FH
   \              0x6D 0x63    
   \              0x75 0x20    
   \              0x63 0x6F    
   \   00000030   0x64 0x65          DC8 64H, 65H, 5CH, 70H, 61H, 70H, 65H, 72H
   \              0x5C 0x70    
   \              0x61 0x70    
   \              0x65 0x72    
   \   00000038   0x20 0x63          DC8 20H, 63H, 6FH, 64H, 65H, 5CH, 30H, 2EH
   \              0x6F 0x64    
   \              0x65 0x5C    
   \              0x30 0x2E    
   \   00000040   0x31 0x6D          DC8 31H, 6DH, 73H, 20H, 63H, 6FH, 6EH, 74H
   \              0x73 0x20    
   \              0x63 0x6F    
   \              0x6E 0x74    
   \   00000048   0x72 0x6F          DC8 72H, 6FH, 6CH, 20H, 70H, 65H, 72H, 69H
   \              0x6C 0x20    
   \              0x70 0x65    
   \              0x72 0x69    
   \   00000050   0x6F 0x64          DC8 6FH, 64H, 5CH, 74H, 65H, 73H, 74H, 20H
   \              0x5C 0x74    
   \              0x65 0x73    
   \              0x74 0x20    
   \   00000058   0x63 0x6F          DC8 63H, 6FH, 64H, 65H, 5CH, 43H, 42H, 59H
   \              0x64 0x65    
   \              0x5C 0x43    
   \              0x42 0x59    
   \   00000060   0x5F 0x4B          DC8 5FH, 4BH, 36H, 30H, 5FH, 62H, 61H, 6CH
   \              0x36 0x30    
   \              0x5F 0x62    
   \              0x61 0x6C    
   \   00000068   0x61 0x6E          DC8 61H, 6EH, 63H, 65H, 5FH, 44H, 41H, 43H
   \              0x63 0x65    
   \              0x5F 0x44    
   \              0x41 0x43    
   \   00000070   0x5C 0x6C          DC8 5CH, 6CH, 69H, 62H, 5CH, 4CH, 50H, 4CH
   \              0x69 0x62    
   \              0x5C 0x4C    
   \              0x50 0x4C    
   \   00000078   0x44 0x5C          DC8 44H, 5CH, 48H, 57H, 5CH, 48H, 57H, 5FH
   \              0x48 0x57    
   \              0x5C 0x48    
   \              0x57 0x5F    
   \   00000080   0x46 0x54          DC8 46H, 54H, 4DH, 2EH, 63H, 0
   \              0x4D 0x2E    
   \              0x63 0x00    
   \   00000086   0x00 0x00          DC8 0, 0

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       8   FTM0_IRQHandler
         8   -- Indirect call
       8   FTM1_IRQHandler
         8   -- Indirect call
       8   FTM2_IRQHandler
         8   -- Indirect call
       0   LPLD_FTM_ClearCHnF
       0   LPLD_FTM_ClearCounter
       0   LPLD_FTM_ClearTOF
      16   LPLD_FTM_DEC_Init
      48   LPLD_FTM_Deinit
        32   -> LPLD_FTM_DisableIrq
        48   -> __aeabi_memcpy4
      16   LPLD_FTM_DisableChn
        16   -> LPLD_FTM_PinDeinit
      24   LPLD_FTM_DisableIrq
        24   -> NVIC_DisableIRQ
      24   LPLD_FTM_EnableIrq
        24   -> NVIC_EnableIRQ
       0   LPLD_FTM_GetChVal
       0   LPLD_FTM_GetClkDiv
       0   LPLD_FTM_GetCounter
      16   LPLD_FTM_IC_Enable
        16   -> LPLD_FTM_PinInit
      32   LPLD_FTM_IC_Init
        32   -> assert_failed
      56   LPLD_FTM_Init
        40   -> LPLD_FTM_DEC_Init
        40   -> LPLD_FTM_IC_Init
        40   -> LPLD_FTM_PWM_Init
        40   -> LPLD_FTM_QD_Init
        56   -> __aeabi_memcpy4
        40   -> assert_failed
       0   LPLD_FTM_IsCHnF
       0   LPLD_FTM_IsTOF
      24   LPLD_FTM_PWM_ChangeDuty
        24   -> assert_failed
      24   LPLD_FTM_PWM_Enable
        24   -> LPLD_FTM_PinInit
        24   -> assert_failed
      40   LPLD_FTM_PWM_Init
        40   -> assert_failed
       0   LPLD_FTM_PinDeinit
       0   LPLD_FTM_PinInit
       8   LPLD_FTM_QD_Disable
         8   -> LPLD_FTM_PinDeinit
      16   LPLD_FTM_QD_Enable
        16   -> LPLD_FTM_PinInit
      16   LPLD_FTM_QD_Init
       0   NVIC_DisableIRQ
       0   NVIC_EnableIRQ


   Section sizes:

   Bytes  Function/Label
   -----  --------------
     136  ?<Constant "D:\\Buyun\\Progress\\mem...">
       4  ??DataTable10
       4  ??DataTable10_1
       4  ??DataTable10_2
       4  ??DataTable10_3
       4  ??DataTable10_4
       4  ??DataTable10_5
       4  ??DataTable10_6
       4  ??DataTable10_7
       4  ??DataTable10_8
       4  ??DataTable14
       4  ??DataTable14_1
       4  ??DataTable14_10
       4  ??DataTable14_11
       4  ??DataTable14_12
       4  ??DataTable14_13
       4  ??DataTable14_14
       4  ??DataTable14_15
       4  ??DataTable14_16
       4  ??DataTable14_17
       4  ??DataTable14_18
       4  ??DataTable14_19
       4  ??DataTable14_2
       4  ??DataTable14_20
       4  ??DataTable14_21
       4  ??DataTable14_22
       4  ??DataTable14_23
       4  ??DataTable14_24
       4  ??DataTable14_25
       4  ??DataTable14_26
       4  ??DataTable14_27
       4  ??DataTable14_28
       4  ??DataTable14_29
       4  ??DataTable14_3
       4  ??DataTable14_30
       4  ??DataTable14_4
       4  ??DataTable14_5
       4  ??DataTable14_6
       4  ??DataTable14_7
       4  ??DataTable14_8
       4  ??DataTable14_9
      10  FTM0_IRQHandler
      10  FTM1_IRQHandler
      10  FTM2_IRQHandler
      12  FTM_ISR
      22  LPLD_FTM_ClearCHnF
       6  LPLD_FTM_ClearCounter
      10  LPLD_FTM_ClearTOF
       8  LPLD_FTM_DEC_Init
     114  LPLD_FTM_Deinit
      40  LPLD_FTM_DisableChn
      60  LPLD_FTM_DisableIrq
      60  LPLD_FTM_EnableIrq
      12  LPLD_FTM_GetChVal
      16  LPLD_FTM_GetClkDiv
       6  LPLD_FTM_GetCounter
     162  LPLD_FTM_IC_Enable
     150  LPLD_FTM_IC_Init
     288  LPLD_FTM_Init
      16  LPLD_FTM_IsCHnF
      10  LPLD_FTM_IsTOF
      76  LPLD_FTM_PWM_ChangeDuty
     106  LPLD_FTM_PWM_Enable
     294  LPLD_FTM_PWM_Init
     906  LPLD_FTM_PinDeinit
    1188  LPLD_FTM_PinInit
      40  LPLD_FTM_QD_Disable
      50  LPLD_FTM_QD_Enable
      60  LPLD_FTM_QD_Init
      24  NVIC_DisableIRQ
      24  NVIC_EnableIRQ

 
    12 bytes in section .bss
   136 bytes in section .rodata
 3 938 bytes in section .text
 
 3 938 bytes of CODE  memory
   136 bytes of CONST memory
    12 bytes of DATA  memory

Errors: none
Warnings: none
