$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 Q clk $end
  $var wire 1 R rst_n $end
  $var wire 1 S wr_en $end
  $var wire 16 T din_a [15:0] $end
  $var wire 16 U din_b [15:0] $end
  $var wire 1 V fifo_full $end
  $var wire 1 W acc_clr $end
  $var wire 32 X acc_out [31:0] $end
  $var wire 1 Y valid_out $end
  $scope module top_accelerator $end
   $var wire 32 Z WIDTH [31:0] $end
   $var wire 32 Z DEPTH [31:0] $end
   $var wire 1 Q clk $end
   $var wire 1 R rst_n $end
   $var wire 1 S wr_en $end
   $var wire 16 T din_a [15:0] $end
   $var wire 16 U din_b [15:0] $end
   $var wire 1 V fifo_full $end
   $var wire 1 W acc_clr $end
   $var wire 32 X acc_out [31:0] $end
   $var wire 1 Y valid_out $end
   $var wire 16 # fifo_a_out [15:0] $end
   $var wire 16 $ fifo_b_out [15:0] $end
   $var wire 1 % fifo_empty $end
   $var wire 1 & mac_en $end
   $var wire 2 ' valid_pipe [1:0] $end
   $scope module fifo_a $end
    $var wire 32 Z WIDTH [31:0] $end
    $var wire 32 Z DEPTH [31:0] $end
    $var wire 32 [ ADDR_W [31:0] $end
    $var wire 1 Q clk $end
    $var wire 1 R rst_n $end
    $var wire 1 S wr_en $end
    $var wire 16 T din [15:0] $end
    $var wire 1 V full $end
    $var wire 1 & rd_en $end
    $var wire 16 # dout [15:0] $end
    $var wire 1 % empty $end
    $var wire 16 ( mem[0] [15:0] $end
    $var wire 16 ) mem[1] [15:0] $end
    $var wire 16 * mem[2] [15:0] $end
    $var wire 16 + mem[3] [15:0] $end
    $var wire 16 , mem[4] [15:0] $end
    $var wire 16 - mem[5] [15:0] $end
    $var wire 16 . mem[6] [15:0] $end
    $var wire 16 / mem[7] [15:0] $end
    $var wire 16 0 mem[8] [15:0] $end
    $var wire 16 1 mem[9] [15:0] $end
    $var wire 16 2 mem[10] [15:0] $end
    $var wire 16 3 mem[11] [15:0] $end
    $var wire 16 4 mem[12] [15:0] $end
    $var wire 16 5 mem[13] [15:0] $end
    $var wire 16 6 mem[14] [15:0] $end
    $var wire 16 7 mem[15] [15:0] $end
    $var wire 5 8 wr_ptr [4:0] $end
    $var wire 5 9 rd_ptr [4:0] $end
   $upscope $end
   $scope module fifo_b $end
    $var wire 32 Z WIDTH [31:0] $end
    $var wire 32 Z DEPTH [31:0] $end
    $var wire 32 [ ADDR_W [31:0] $end
    $var wire 1 Q clk $end
    $var wire 1 R rst_n $end
    $var wire 1 S wr_en $end
    $var wire 16 U din [15:0] $end
    $var wire 1 : full $end
    $var wire 1 & rd_en $end
    $var wire 16 $ dout [15:0] $end
    $var wire 1 ; empty $end
    $var wire 16 < mem[0] [15:0] $end
    $var wire 16 = mem[1] [15:0] $end
    $var wire 16 > mem[2] [15:0] $end
    $var wire 16 ? mem[3] [15:0] $end
    $var wire 16 @ mem[4] [15:0] $end
    $var wire 16 A mem[5] [15:0] $end
    $var wire 16 B mem[6] [15:0] $end
    $var wire 16 C mem[7] [15:0] $end
    $var wire 16 D mem[8] [15:0] $end
    $var wire 16 E mem[9] [15:0] $end
    $var wire 16 F mem[10] [15:0] $end
    $var wire 16 G mem[11] [15:0] $end
    $var wire 16 H mem[12] [15:0] $end
    $var wire 16 I mem[13] [15:0] $end
    $var wire 16 J mem[14] [15:0] $end
    $var wire 16 K mem[15] [15:0] $end
    $var wire 5 L wr_ptr [4:0] $end
    $var wire 5 M rd_ptr [4:0] $end
   $upscope $end
   $scope module processor $end
    $var wire 32 Z WIDTH [31:0] $end
    $var wire 1 Q clk $end
    $var wire 1 R rst_n $end
    $var wire 1 & en $end
    $var wire 1 W clr $end
    $var wire 16 # a_in [15:0] $end
    $var wire 16 $ b_in [15:0] $end
    $var wire 32 X out [31:0] $end
    $var wire 32 N mult_reg [31:0] $end
    $var wire 32 O acc_reg [31:0] $end
    $var wire 32 P next_acc [31:0] $end
    $var wire 32 \ MAX_POS [31:0] $end
    $var wire 32 ] MAX_NEG [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000000 #
b0000000000000000 $
1%
0&
b00 '
b0000000000000000 (
b0000000000000000 )
b0000000000000000 *
b0000000000000000 +
b0000000000000000 ,
b0000000000000000 -
b0000000000000000 .
b0000000000000000 /
b0000000000000000 0
b0000000000000000 1
b0000000000000000 2
b0000000000000000 3
b0000000000000000 4
b0000000000000000 5
b0000000000000000 6
b0000000000000000 7
b00000 8
b00000 9
0:
1;
b0000000000000000 <
b0000000000000000 =
b0000000000000000 >
b0000000000000000 ?
b0000000000000000 @
b0000000000000000 A
b0000000000000000 B
b0000000000000000 C
b0000000000000000 D
b0000000000000000 E
b0000000000000000 F
b0000000000000000 G
b0000000000000000 H
b0000000000000000 I
b0000000000000000 J
b0000000000000000 K
b00000 L
b00000 M
b00000000000000000000000000000000 N
b00000000000000000000000000000000 O
b00000000000000000000000000000000 P
0Q
0R
0S
b0000000000000000 T
b0000000000000000 U
0V
1W
b00000000000000000000000000000000 X
0Y
b00000000000000000000000000010000 Z
b00000000000000000000000000000100 [
b01111111111111111111111111111111 \
b10000000000000000000000000000000 ]
#1
1Q
#2
0Q
1R
0W
#3
1Q
#4
0Q
1S
b0000000000001010 T
b0000000000000010 U
#5
0%
1&
b0000000000001010 (
b00001 8
0;
b0000000000000010 <
b00001 L
1Q
#6
0Q
b0000000000010100 T
b0000000000000011 U
#7
b0000000000001010 #
b0000000000000010 $
b01 '
b0000000000010100 )
b00010 8
b00001 9
b0000000000000011 =
b00010 L
b00001 M
1Q
#8
0Q
b0000000000011110 T
b0000000000000100 U
#9
b0000000000010100 #
b0000000000000011 $
b11 '
b0000000000011110 *
b00011 8
b00010 9
b0000000000000100 >
b00011 L
b00010 M
b00000000000000000000000000010100 N
b00000000000000000000000000010100 P
1Q
1Y
#10
0Q
b0000000000101000 T
b0000000000000101 U
#11
b0000000000011110 #
b0000000000000100 $
b0000000000101000 +
b00100 8
b00011 9
b0000000000000101 ?
b00100 L
b00011 M
b00000000000000000000000000111100 N
b00000000000000000000000000010100 O
b00000000000000000000000001010000 P
1Q
b00000000000000000000000000010100 X
#12
0Q
b0000000000110010 T
b0000000000000110 U
#13
b0000000000101000 #
b0000000000000101 $
b0000000000110010 ,
b00101 8
b00100 9
b0000000000000110 @
b00101 L
b00100 M
b00000000000000000000000001111000 N
b00000000000000000000000001010000 O
b00000000000000000000000011001000 P
1Q
b00000000000000000000000001010000 X
#14
0Q
0S
#15
b0000000000110010 #
b0000000000000110 $
1%
0&
b00101 9
1;
b00101 M
b00000000000000000000000011001000 N
b00000000000000000000000011001000 O
b00000000000000000000000110010000 P
1Q
b00000000000000000000000011001000 X
#16
0Q
#17
b10 '
1Q
#18
0Q
#19
b00 '
1Q
0Y
#20
0Q
#21
1Q
#22
0Q
#23
1Q
#24
0Q
#25
1Q
#26
0Q
#27
1Q
#28
0Q
#29
1Q
#30
0Q
#31
1Q
#32
0Q
#33
1Q
#34
0Q
#35
1Q
#36
0Q
#37
1Q
#38
0Q
#39
1Q
#40
0Q
#41
1Q
#42
0Q
#43
1Q
