Running: D:\ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/New Folder/full_adder/full_isim_beh.exe -prj D:/New Folder/full_adder/full_beh.prj work.full 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "D:/New Folder/full_adder/xor_door.vhd" into library work
Parsing VHDL file "D:/New Folder/full_adder/or_door.vhd" into library work
Parsing VHDL file "D:/New Folder/full_adder/and_door.vhd" into library work
Parsing VHDL file "D:/New Folder/full_adder/full_adder.vhd" into library work
Parsing VHDL file "D:/New Folder/full_adder/full.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160024 KB
Fuse CPU Usage: 155 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity xor_door [xor_door_default]
Compiling architecture behavioral of entity and_door [and_door_default]
Compiling architecture behavioral of entity or_door [or_door_default]
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavior of entity full
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable D:/New Folder/full_adder/full_isim_beh.exe
Fuse Memory Usage: 173584 KB
Fuse CPU Usage: 265 ms
