####main code#### 
module inverter (a,y);
input a;
output y;
assign y =~a;
endmodule

####test bench#####


module inverter_tb();
reg a; 
wire y;
inverter inverter_ins (a, y);
initial
begin
$dumpfile("p1.v");
$dumpvars;
a=0;
#10 a=1;
#10 a=0;
#10 a=1;
end
endmodule

