C:/Users/06214/Documents/GitHub/SKKU_CNN/counter_tb.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/counter_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module COUNTER_TB

Top level modules:
	COUNTER_TB

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/single_port_ram.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/single_port_ram.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module single_port_ram

Top level modules:
	single_port_ram

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/ReLU_tb.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/ReLU_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ReLU_tb

Top level modules:
	ReLU_tb

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/pe.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/pe.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PE

Top level modules:
	PE

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/mem_test.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/mem_test.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MEM_TEST
-- Compiling module ARR_MEM
-- Compiling module MEM_TEST_TB

Top level modules:
	MEM_TEST
	ARR_MEM
	MEM_TEST_TB

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/pooling_2_tb.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/pooling_2_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pooling_2_tb

Top level modules:
	pooling_2_tb

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/FC_SINGLE_LAYER.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/FC_SINGLE_LAYER.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FC_SINGLE_LAYER

Top level modules:
	FC_SINGLE_LAYER

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/weight.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/weight.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module WEIGHT

Top level modules:
	WEIGHT

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/pooling.v {0 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/pooling.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module POOLING
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/pooling.v(23): (vlog-2730) Undefined variable: 'reset_n'.
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/pooling.v(35): (vlog-2730) Undefined variable: 'en_reg'.
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/pooling.v(37): (vlog-2730) Undefined variable: 'conv_out'.
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/pooling.v(48): (vlog-2730) Undefined variable: 'en_pooling'.
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/pooling.v(75): (vlog-2730) Undefined variable: 'en_pooling'.

} {4.0 9.0} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/counter.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module COUNTER

Top level modules:
	COUNTER

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/ReLU.v {0 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/ReLU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/ReLU.v(1): (vlog-2155) Global declarations are illegal in Verilog 2001 syntax.

} {3.0 4.0} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/ram1.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/ram1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ram1

Top level modules:
	ram1

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/fixed_mult.v {0 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/fixed_mult.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/fixed_mult.v(1): (vlog-2155) Global declarations are illegal in Verilog 2001 syntax.

} {3.0 4.0} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/two_to_one_mux_16_bit.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/two_to_one_mux_16_bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module two_to_one_mux_16_bit

Top level modules:
	two_to_one_mux_16_bit

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/tb_SIGMOID_APPROX.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/tb_SIGMOID_APPROX.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SIGMOID_APPROX_tb

Top level modules:
	SIGMOID_APPROX_tb

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/ram2.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/ram2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ram2

Top level modules:
	ram2

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/pe_tb.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/pe_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PE_TB

Top level modules:
	PE_TB

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/sa.v {0 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/sa.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SA
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/sa.v(104): (vlog-2110) Illegal reference to memory "out2_delay".
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/sa.v(104): Illegal LHS of assignment.
** Error (suppressible): C:/Users/06214/Documents/GitHub/SKKU_CNN/sa.v(104): (vlog-2997) Cannot assign a packed type 'reg[31:0]' to an unpacked type 'reg signed[15:0] $[1:2]'.
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/sa.v(106): (vlog-2110) Illegal reference to memory "in_bus".
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/sa.v(106): Illegal array access into "in_bus"
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/sa.v(106): Illegal LHS of assignment.
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/sa.v(106): Illegal array access into "in_bus"
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/sa.v(108): (vlog-2110) Illegal reference to memory "w_bus".
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/sa.v(108): Illegal array access into "w_bus"
** Warning: C:/Users/06214/Documents/GitHub/SKKU_CNN/sa.v(108): (vlog-2697) LSB 8 of part-select into 'w_bus' is out of bounds.
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/sa.v(108): Illegal LHS of assignment.
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/sa.v(108): Illegal array access into "w_bus"

} {4.0 6.0 7.0 13.0 14.0 16.0} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/FCs.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/FCs.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FCs

Top level modules:
	FCs

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/one_to_two_demux_16bit.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/one_to_two_demux_16bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module one_to_two_demux_16bit

Top level modules:
	one_to_two_demux_16bit

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/sys_array.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/sys_array.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SYS_ARRAY

Top level modules:
	SYS_ARRAY

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/unpool.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/unpool.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UNPOOLING

Top level modules:
	UNPOOLING

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/conv_top_tb.v {0 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/conv_top_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CONV_TB
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/conv_top_tb.v(41): (vlog-2730) Undefined variable: 'w_count'.
** Error: (vlog-13069) C:/Users/06214/Documents/GitHub/SKKU_CNN/conv_top_tb.v(105): near ".": syntax error, unexpected '.'.

} {4.0 6.0} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/SIGMOID_APPROX.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/SIGMOID_APPROX.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SIGMOID_APPROX_FN

Top level modules:
	SIGMOID_APPROX_FN

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/mem.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MEM

Top level modules:
	MEM

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/input.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/input.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module INPUT

Top level modules:
	INPUT

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/TOP_MODULE_FC.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/TOP_MODULE_FC.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TOP_MODULE_FC

Top level modules:
	TOP_MODULE_FC

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/conv_top.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/conv_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CONV_TOP

Top level modules:
	CONV_TOP

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/multi_one_to_two_demux.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/multi_one_to_two_demux.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module multi_one_to_two_demux

Top level modules:
	multi_one_to_two_demux

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/sys_array_tb.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/sys_array_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SYS_ARRAY_TB

Top level modules:
	SYS_ARRAY_TB

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/unpool_tb.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/unpool_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module UNPOOLING_tb

Top level modules:
	UNPOOLING_tb

} {} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/bits_required.v {0 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/bits_required.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: C:/Users/06214/Documents/GitHub/SKKU_CNN/bits_required.v(1): (vlog-2155) Global declarations are illegal in Verilog 2001 syntax.

} {3.0 4.0} {}} C:/Users/06214/Documents/GitHub/SKKU_CNN/FC_SINGLE_LAYER_tb.v {1 {vlog -work work -stats=none C:/Users/06214/Documents/GitHub/SKKU_CNN/FC_SINGLE_LAYER_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FC_SINGLE_LAYER_tb

Top level modules:
	FC_SINGLE_LAYER_tb

} {} {}}
