IS_ENABLED	,	F_23
writel_relaxed	,	F_5
bit	,	V_6
scr_lock	,	V_12
imx_src_init	,	F_19
SRC_GPR1	,	V_22
u32	,	T_1
enable	,	V_17
cpu_logical_map	,	F_12
imx_reset_controller	,	V_26
val	,	V_7
ARRAY_SIZE	,	F_2
BP_SRC_SCR_CORE1_RST	,	V_20
imx_set_cpu_arg	,	F_18
cpu	,	V_16
jump_addr	,	V_21
rcdev	,	V_2
sw_reset_idx	,	V_3
spin_unlock_irqrestore	,	F_6
readl_relaxed	,	F_4
spin_lock_irqsave	,	F_3
of_node	,	V_27
ENODEV	,	V_9
imx_set_cpu_jump	,	F_15
np	,	V_25
flags	,	V_5
src_base	,	V_8
"fsl,imx51-src"	,	L_1
device_node	,	V_24
timeout	,	V_4
BP_SRC_SCR_CORE1_ENABLE	,	V_19
BP_SRC_SCR_WARM_RESET_ENABLE	,	V_29
msecs_to_jiffies	,	F_7
reset_controller_dev	,	V_1
arg	,	V_23
of_find_compatible_node	,	F_20
spin_lock	,	F_13
time_after	,	F_9
mask	,	V_18
CONFIG_RESET_CONTROLLER	,	V_28
ETIME	,	V_15
readl	,	F_8
sw_reset_bits	,	V_10
SRC_SCR	,	V_13
spin_unlock	,	F_14
WARN_ON	,	F_22
virt_to_phys	,	F_16
EINVAL	,	V_11
imx_src_reset_module	,	F_1
imx_get_cpu_arg	,	F_17
imx_enable_cpu	,	F_11
jiffies	,	V_14
__init	,	T_2
of_iomap	,	F_21
reset_controller_register	,	F_24
cpu_relax	,	F_10
