# vsim top_opt -c -assertdebug -coverage "+UVM_TESTNAME=fifo_rand_test" "+UVM_VERBOSITY=UVM_MEDIUM" 
# Start time: 20:25:22 on May 26,2024
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.fifo_tb_top(fast)
# Loading work.rst_intf(fast__2)
# Loading work.fifo_if(fast__2)
# Loading work.fifo_top(fast)
# Loading work.fifo_memory(fast)
# Loading work.w_ptr_full(fast)
# Loading work.synchronizer(fast)
# Loading work.r_ptr_empty(fast)
# Loading work.rst_intf(fast)
# Loading work.fifo_if(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ps  Iteration: 0  Region: /fifo_tb_top/rst_driver_c File: ../../tb/rst_driver_c.svh Line: 33
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test fifo_rand_test...
# -------------------------------------------------------------------
# Name                        Type                        Size  Value
# -------------------------------------------------------------------
# uvm_test_top                fifo_rand_test              -     @480 
#   m_fifo_env                fifo_env                    -     @496 
#     m_coverage              fifo_coverage               -     @669 
#       analysis_imp          uvm_analysis_imp            -     @676 
#       read_imp              uvm_analysis_imp_read       -     @692 
#     m_fifo_r_agent          uvm_agent                   -     @546 
#       fifo_r_input_ap       uvm_analysis_port           -     @840 
#       fifo_r_output_ap      uvm_analysis_port           -     @848 
#       m_driver              uvm_driver #(REQ,RSP)       -     @817 
#         rsp_port            uvm_analysis_port           -     @832 
#         seq_item_port       uvm_seq_item_pull_port      -     @824 
#       m_monitor             uvm_monitor                 -     @701 
#         input_ap            uvm_analysis_port           -     @858 
#         output_ap           uvm_analysis_port           -     @866 
#       m_seqr                fifo_r_agent_seqr           -     @708 
#         rsp_export          uvm_analysis_export         -     @715 
#         seq_item_export     uvm_seq_item_pull_imp       -     @809 
#         arbitration_queue   array                       0     -    
#         lock_queue          array                       0     -    
#         num_last_reqs       integral                    32    'd1  
#         num_last_rsps       integral                    32    'd1  
#     m_fifo_w_agent          uvm_agent                   -     @539 
#       fifo_w_input_ap       uvm_analysis_port           -     @1019
#       fifo_w_output_ap      uvm_analysis_port           -     @1027
#       m_driver              uvm_driver #(REQ,RSP)       -     @996 
#         rsp_port            uvm_analysis_port           -     @1011
#         seq_item_port       uvm_seq_item_pull_port      -     @1003
#       m_monitor             uvm_monitor                 -     @880 
#         input_ap            uvm_analysis_port           -     @1037
#         output_ap           uvm_analysis_port           -     @1045
#       m_seqr                fifo_w_agent_seqr           -     @887 
#         rsp_export          uvm_analysis_export         -     @894 
#         seq_item_export     uvm_seq_item_pull_imp       -     @988 
#         arbitration_queue   array                       0     -    
#         lock_queue          array                       0     -    
#         num_last_reqs       integral                    32    'd1  
#         num_last_rsps       integral                    32    'd1  
#     m_scoreboard            fifo_scoreboard             -     @662 
#       axp_r_in              uvm_analysis_export         -     @1074
#       axp_r_out             uvm_analysis_export         -     @1082
#       axp_w_in              uvm_analysis_export         -     @1058
#       axp_w_out             uvm_analysis_export         -     @1066
#       cmp_r                 fifo_sb_r_comparator        -     @1104
#         axp_out             uvm_analysis_export         -     @1111
#         axp_predicted_out   uvm_analysis_export         -     @1119
#         expfifo             uvm_tlm_analysis_fifo #(T)  -     @1127
#           analysis_export   uvm_analysis_imp            -     @1166
#           get_ap            uvm_analysis_port           -     @1158
#           get_peek_export   uvm_get_peek_imp            -     @1142
#           put_ap            uvm_analysis_port           -     @1150
#           put_export        uvm_put_imp                 -     @1134
#         outfifo             uvm_tlm_analysis_fifo #(T)  -     @1174
#           analysis_export   uvm_analysis_imp            -     @1213
#           get_ap            uvm_analysis_port           -     @1205
#           get_peek_export   uvm_get_peek_imp            -     @1189
#           put_ap            uvm_analysis_port           -     @1197
#           put_export        uvm_put_imp                 -     @1181
#       cmp_w                 fifo_sb_w_comparator        -     @1097
#         axp_out             uvm_analysis_export         -     @1221
#         axp_predicted_out   uvm_analysis_export         -     @1229
#         expfifo             uvm_tlm_analysis_fifo #(T)  -     @1237
#           analysis_export   uvm_analysis_imp            -     @1276
#           get_ap            uvm_analysis_port           -     @1268
#           get_peek_export   uvm_get_peek_imp            -     @1252
#           put_ap            uvm_analysis_port           -     @1260
#           put_export        uvm_put_imp                 -     @1244
#         outfifo             uvm_tlm_analysis_fifo #(T)  -     @1284
#           analysis_export   uvm_analysis_imp            -     @1323
#           get_ap            uvm_analysis_port           -     @1315
#           get_peek_export   uvm_get_peek_imp            -     @1299
#           put_ap            uvm_analysis_port           -     @1307
#           put_export        uvm_put_imp                 -     @1291
#       prd                   fifo_sb_predictor           -     @1090
#         fifo_r_imp          uvm_analysis_imp_fifo_r     -     @1339
#         fifo_w_imp          uvm_analysis_imp_fifo_w     -     @1331
#         predicted_r_out_ap  uvm_analysis_port           -     @1355
#         predicted_w_out_ap  uvm_analysis_port           -     @1347
#     m_vseqr                 fifo_vsequencer             -     @553 
#       rsp_export            uvm_analysis_export         -     @560 
#       seq_item_export       uvm_seq_item_pull_imp       -     @654 
#       arbitration_queue     array                       0     -    
#       lock_queue            array                       0     -    
#       num_last_reqs         integral                    32    'd1  
#       num_last_rsps         integral                    32    'd1  
#   m_rst_drv                 rst_driver_c                -     @503 
#     rsp_port                uvm_analysis_port           -     @518 
#     seq_item_port           uvm_seq_item_pull_port      -     @510 
#     intf_name               string                      5     rst_i
#     reset_time_ps           integral                    32    'd260
# -------------------------------------------------------------------
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 65 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   active_reset_test
#   fifo_base_test
#   fifo_coverage
#   fifo_env
#   fifo_env_cfg
#   fifo_item
#   fifo_r_agent_seqr
#   fifo_rand_seq
#   fifo_rand_test
#   fifo_rand_vseq
#   fifo_sb_predictor
#   fifo_sb_r_comparator
#   fifo_sb_w_comparator
#   fifo_scoreboard
#   fifo_vseq_base
#   fifo_vsequencer
#   fifo_w_agent_seqr
#   idle_reset_test
#   questa_uvm_recorder
#   rst_driver_c
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO ../../tb/rst_driver_c.svh(39) @ 0: uvm_test_top.m_rst_drv [rst] Going down.
# UVM_INFO ../../tb/rst_driver_c.svh(43) @ 260000: uvm_test_top.m_rst_drv [rst] Going up.
# UVM_INFO ../../tb/test_lib/fifo_rand_test.svh(20) @ 260000: uvm_test_top [fifo_rand_test] Starting test
# UVM_INFO ../../tb/test_lib/fifo_rand_test.svh(22) @ 260000: uvm_test_top [fifo_rand_test] executing m_fifo_rand_vseq
# UVM_INFO ../../tb/seq_lib/fifo_rand_vseq.svh(25) @ 260000: uvm_test_top.m_fifo_env.m_vseqr@@m_fifo_rand_vseq [fifo_rand_vseq] executing 960 rand write ops
# UVM_INFO ../../tb/seq_lib/fifo_rand_vseq.svh(35) @ 260000: uvm_test_top.m_fifo_env.m_vseqr@@m_fifo_rand_vseq [fifo_rand_vseq] executing 572 rand read ops
# UVM_INFO ../../tb/seq_lib/fifo_rand_vseq.svh(32) @ 19480000: uvm_test_top.m_fifo_env.m_vseqr@@m_fifo_rand_vseq [fifo_rand_vseq] write sequence complete
# UVM_INFO ../../tb/seq_lib/fifo_rand_vseq.svh(42) @ 57500000: uvm_test_top.m_fifo_env.m_vseqr@@m_fifo_rand_vseq [fifo_rand_vseq] read sequence complete
# UVM_INFO ../../tb/test_lib/fifo_rand_test.svh(26) @ 57500000: uvm_test_top [fifo_rand_test] m_fifo_rand_vseq complete
# UVM_INFO ../../tb/test_lib/fifo_rand_test.svh(28) @ 57500000: uvm_test_top [fifo_rand_test] Ending test
# UVM_INFO ../../tb/fifo_checkers/fifo_sb_w_comparator.svh(170) @ 57500000: uvm_test_top.m_fifo_env.m_scoreboard.cmp_w [fifo_sb_w_comparator] finishing checks
# UVM_INFO ../../tb/fifo_checkers/fifo_sb_r_comparator.svh(180) @ 57500000: uvm_test_top.m_fifo_env.m_scoreboard.cmp_r [fifo_sb_r_comparator] finishing checks
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 57500000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../../tb/fifo_checkers/fifo_sb_r_comparator.svh(151) @ 57500000: uvm_test_top.m_fifo_env.m_scoreboard.cmp_r [fifo_sb_r_comparator] 
# 
# 
# *** READ TEST PASSED - 95 vectors ran, 95 vectors passed ***
# 
# UVM_INFO ../../tb/fifo_checkers/fifo_sb_w_comparator.svh(140) @ 57500000: uvm_test_top.m_fifo_env.m_scoreboard.cmp_w [fifo_sb_w_comparator] 
# 
# 
# *** WRITE TEST PASSED - 95 vectors ran, 95 vectors passed ***
# 
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   18
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [fifo_rand_test]     4
# [fifo_rand_vseq]     4
# [fifo_sb_r_comparator]     2
# [fifo_sb_w_comparator]     2
# [rst]     2
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 57500 ns  Iteration: 115  Instance: /fifo_tb_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
