#lang pollen

Almost everything you'll need is in the â—Šarmv8-arm[1 null]{ARMv8 Architecture Reference Manual} and â—Šcortex[1 null]{Cortex-72A Processor Technical Reference Manual}. I highly recommend downloading a copy of each PDF. Some of their contents are reproduced below.

â—Šsection[1 null]{Plan}


â—Šb{Milestone: bootstrap machine code ðŸŽ‰}
â—Šcheck[#true]{print to qemu uart}
â—Šcheck[#true]{properly setup uart, wait for write, print 'x'}
â—Šcheck[#true]{wait for read, read, print uart input}
â—Šcheck[#true]{write all to memory then dump memory in}
â—Šcheck[#true]{copy mem_in to mem_out then modify above code to print mem_out}
â—Šcheck[#true]{use bytes to indicate length of output}
â—Šcheck[#true]{routine to read a certain number of bits to memory, use it to copy machine code}
â—Šcheck[#true]{remove leading whitespace, `;` command for comments}
â—Šcheck[#true]{print raw binary}

â—Šb{Milestone: big-endian machine code}
â—Šcheck[#false]{print binary in little-endian form}
â—Šcheck[#false]{rewrite code in big-endian form}

â—Šb{Milestone: assembly functions (labeled, linked branching)}
â—Šcheck[#false]{var-length binifying}
â—Šcheck[#false]{decimal parsing (with negatives; slurp trailing whitespace)}
â—Šcheck[#false]{`JUMP`: relative branch with decimal}
â—Šcheck[#false]{`L`: function labels (read into memory tape with scheme `pos4 name \0`)}
â—Šcheck[#false]{`call`: abs-pos linking branch with label (keep track of current instruction number)}
â—Šcheck[#false]{rewrite above routines into functions}

â—Šcheck[#false]{register names}
â—Šcheck[#false]{conditional jump}

â—Šsection[1 null]{Terminology}

These are the search terms you're looking for.

â—Štable{
	â—Štr{
		â—Šth{Term}
		â—Šth{Definition}
	}
	â—Štr{
		â—Štd{cortex-72a}
		â—Štd{the processor used by the Raspberry Pi 4}
	}
	â—Štr{
		â—Štd{broadcom bcm2711}
		â—Štd{same as above, for our purposes (???)}
	}
	â—Štr{
		â—Štd{instruction encoding}
		â—Štd{the encoding for translating assembly into machine code}
	}
}

â—Šsection[1 null]{Peripherals}

Many peripherals (external io stuff) are accessible through special memory addresses. The Raspberry Pi 4's peripherals document has not yet been released, so for now we'll use the RPi 3's â—Šarmv8-arm[1 null]{BCM2835 ARM Peripherals Manual}.

â—Šsection[2 null]{UART}

â—Šsection[3 null]{External Documentation}

â—Šul{
	â—Šli{
		â—Šlink["http://infocenter.arm.com/help/topic/com.arm.doc.ddi0183g/DDI0183G_uart_pl011_r1p5_trm.pdf#page=47&zoom=auto,-29,502"]{PrimeCell UART Technical Reference Manual}
	}
	â—Šli{
		â—Šarmv8-arm[175 "110,-110,807"]{BCM2835 ARM Peripherals, Page 175}
	}
	â—Šli{
		â—Šarm-periph[177 "110,-110,280"]{UART Register addresses}, with offset â—Šmono{0xFE201000} on raspi4
	}
}






â—Šsection[3 null]{Setup Procedure}

This can be skipped on QEMU, but I recommend implementing the hardware setup procedure as promptly as possible.

For the following setup steps, use the BCM2836 Peripheral Manual's â—Šarm-periph[90 "110,-110,652"]{GPIO address section}, replacing â—Šmono{0x7E20} with â—Šmono{0xFE20} for raspi4.  Also see the manual's â—Šarm-periph[177 "110,-110,280"]{UART address section}.

â—Šol{
	â—Šli{
		disable UART using the â—Šarm-periph[185 "110,-110,325"]{UART control register}
	}
	â—Šli{
		disable GPIO pin pull up/down
	}
	â—Šli{
		delay for 150 cycles (create a loop with a countdown)
	}
	â—Šli{
		disable GPIO pin pull up/down clock 0
	}
	â—Šli{
		delay for 150 cycles
	}
	â—Šli{
		disable GPIO pin pull up/down clock 0 (yeah, again; idk why)
	}
	â—Šli{
		clear all pending interrupts using the â—Šarm-periph[192 "110,-70,735"]{UART interrupt clear register}
	}
	â—Šli{
		set baud rate to 115200 given a 3 Mhz clock (follow the PrimeCell UART Manual's â—Šlink["http://infocenter.arm.com/help/topic/com.arm.doc.ddi0183g/DDI0183G_uart_pl011_r1p5_trm.pdf#page=56&zoom=auto,-29,199"]{baud rate calculation example})
		â—Šul{
			â—Šli{
write the baud rate divisor integer (â—Šmono{BDR_I}) to the â—Šarm-periph[183 "110,-70,479"]{UART integer baud rate divisor register}
			}
			â—Šli{
				write the calculated fractional part (â—Šmono{m}) to the â—Šarm-periph[183 "110,-110,255"]{UART fractional baud rate divisor register}
			}
		}
	}
	â—Šli{
		enable FIFO and 8-bit data transmission using the â—Šarm-periph[184 "110,-70,645"]{UART line control register}
	}
	â—Šli{
		mask all interrupts using the â—Šarm-periph[188 "110,-70,603"]{interrupt mask set/clear register}
	}
	â—Šli{
		enable UART, transfer, and receive using the â—Šarm-periph[185 "110,-110,325"]{UART control register}
	}
}

â—Šsection[3 null]{Writing}

UART data can be sent by storing ASCII-encoded text in â—Šmono{0xFE201000}.

On real hardware, you'll want to first wait until the â—Šarm-periph[181 "110,-70,329"]{UART flag register} says that the transmit FIFO isn't full.

â—Šsection[3 null]{Reading}

â—Šsection[1 null]{Memory Allocation}

Efficiently allocating memory can be a beast to write in machine code, so we'll put that off until we have a higher-level language to work with. In the mean time, this is the gist of the memory scheme we'll be using on the Raspberry Pi 4: 

â—Štable{
	â—Štr{
		â—Šth{Memory Address(es)}
		â—Šth{Usage}
	}
	â—Štr{
		â—Štd{â—Šcode{0x00000-0x80000}}
		â—Štd{System stack}
	}
	â—Štr{
		â—Štd{â—Šcode{0x80000-0x300000}}
		â—Štd{Machine code}
	}
	â—Štr{
		â—Štd{â—Šcode{0x300000-0x3b3fffff}}
		â—Štd{0.99 GB of memory to be used by our machine code}
	}
}

â—Šsection[1 null]{Machine Code Overview}

â—Šsection[2 â—Šarmv8-arm[223 "auto,-4,576"]{pg 223}]{Encoding}

See the machine code tutorial.

â—Šsection[2 â—Šcortex[75 "auto,-12,749"]{pg 75}]{Registers}

These are the fastest place to store data. Most machine code instructions involve registers and moving data to/from/between them.

â—Štable{
	â—Štr{
		â—Šth{
			Register
		}
		â—Šth{Description}
	}
	â—Štr{
		â—Štd{
			â—Šcortex[90 "auto,-12,258"]{â—Šcode{MPIDR_EL1}}
		}
		â—Štd{
			This read-only identification register, among other things, provides a core identification number (â—Šarmv8-arm[2620 "110,-33,627"]{how to access})
		}
	}
	â—Štr{
		â—Štd{
			â—Šcode{r0} to â—Šcode{r15}
		}
		â—Štd{
			General-purpose registers. Because we're writing our own assembly language, feel free to use these however you want
		}
	}
	â—Štr{
		â—Štd{
			â—Šcode{r31} or â—Šcode{SP}
		}
		â—Štd{
			Depending on the instruction, this is either the stack pointer or a register that always reads zero and discards data when written
		}
	}
}


â—Šsection[2 "\"immediate\" values"]{Constants}

The aarch64 instruction encoding is 32 bits wide, so we cannot store large constants into registers in a single command. Instead, we use multiple commands to store the constant, such as â—Šmono{mov} with a bit shift followed by one or more â—Šmono{add} instructions.


â—Šsection[1 â—Šarmv8-arm[224 "auto,-4,745"]{pg 224}]{Machine Code Operations}

Every operation that you'll need should be in this document. There are plenty more operations out there, but for the purposes of this book, we'll only learn the basics. This is a tradeoff of efficiency (using the minimal number of instructions) verus simplicity.

â—Štable{
	â—Štr{
		â—Šth{Term}
		â—Šth{Definition}
	}
	â—Štr{
		â—Štd{immediate}
		â—Štd{constant}
	}
	â—Štr{
		â—Štd{â—Šcode{imm}}
		â—Štd{signed immediate}
	}
	â—Štr{
		â—Štd{â—Šcode{uimm}}
		â—Štd{unsigned immediate}
	}
}

â—Šsection[2 null]{Register Movement}

This instruction family copies into a register either a constant or the value of another register.

â—Šsection[3 â—Šarmv8-arm[226 "auto,-4,435"]{pg 226}]{From Constant}

â—Šinstr{
1 1 0 1 0 0 1 0 1 hw2 imm16 Rd5
Rd <= imm << hw*16
}

â—Šsection[3 â—Šarmv8-arm[723 "auto,-4,723"]{pg 723}]{From Register}

â—Šcodeblock{
1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Rn5 Rd5
(Rd or *SP) <= (Rn or *SP)
}

â—Šsection[3 â—Šarmv8-arm[802 null]{pg 802}]{From System Register}

â—Šcodeblock{
1 1 0 1 0 1 0 1 0 0 1 SRn16 Rt5
Rt <- SRn
}

â—Štable{
	â—Štr{
		â—Šth{System Register}
		â—Šth{SRn}
	}
	â—Štr{
		â—Štd{â—Šcortex[90 "auto,-12,258"]{â—Šcode{MPIDR_EL1}}}
		â—Štd{â—Šarmv8-arm[2620 "110,-33,627"]{â—Šcode{1100 0000 0000 0101}}}
	}
}

â—Šsection[2 â—Šarmv8-arm[270 "auto,-4,358"]{pg 270}]{Logical Operations}

Using constants in logical aarch64 operations can be â—Šlink["https://news.ycombinator.com/item?id=16272350"]{surprisingly complex}, so we'll only use logical operations between registers.

I won't explain all of these here, but know that â—Šcode{xor} is also known as â—Šcode{eor}.

â—Šcodeblock{
1 opc2 0 1 0 1 0 0 shift1 0 Rm5 uimm6 Rn5 Rd5
out = Rn # Rm
Rd <= shift ? (out >> uimm) : (out << uimm)
}

â—Štable{
	â—Štr{
		â—Šth{opc}
		â—Šth{instruction}
	}
	â—Štr{
		â—Štd{â—Šcode{00}}
		â—Štd{AND}
	}
	â—Štr{
		â—Štd{â—Šcode{01}}
		â—Štd{OR}
	}
	â—Štr{
		â—Štd{â—Šcode{10}}
		â—Štd{XOR}
	}
}

â—Šsection[3 null]{Register-based}

â—Šsection[3 null]{And, immediate}
â—Šsection[3 null]{Or}

â—Šsection[3 null]{Xor}

â—Šsection[2 null]{Arithmetic Operations}

â—Šsection[3 â—Šarmv8-arm[533 "auto,-4,733"]{pg 533}]{Add}

â—Šsection[3 â—Šarmv8-arm[531 "auto,-4,730"]{pg 531}]{Add, immediate}

â—Šcodeblock{
1 0 0 1 0 0 0 1 0 shift1 uimm12 Rn5 Rd5
Rd <= Rn + (uimm << (shift ? 12 : 0))
}

â—Štable{
	â—Štr{
		â—Štd{shift}
		â—Štd{If one, â—Šcode{uimm} is shifted 12 bits to the left}
	}
	â—Štr{
		â—Štd{uimm}
		â—Štd{Unsigned constant integer}
	}
}


â—Šsection[3 â—Šarmv8-arm[961 "auto,-4,723"]{pg 961}]{Sub}

â—Šcodeblock{
1 1 0 0 1 0 1 1 shift2 0 Rm5 uimm6 Rn5 Rd5
1 1 0 0 1 0 1 1 00 0 Rm5 000000 Rn5 Rd5
Rd <= Rn - Rm
}


â—Šsection[3 null]{Sub, immediate}

â—Šcodeblock{
1 1 0 1 0 0 0 1 0 shift1 uimm12 Rn5 Rd5
Rd <= Rn - (uimm << (shift ? 12 : 0))
}

â—Šsection[2 null]{Memory Operations}

â—Šlink["https://people.cs.clemson.edu/~rlowe/cs2310/notes/ln_arm_load_store.pdf"]{Rose Lowe cs2310 Slideshow}


â—Šsection[3 â—Šarmv8-arm[901 "auto,-4,387"]{pg ???}]{Store}

â—Šcodeblock{
1 0 1 1 1 0 0 0 0 0 0 imm9 0 0 Rn5 Rt5
*(Rn + imm) <= (Rt or SP)
}

â—Šsection[3 â—Šarmv8-arm[702 "auto,-4,295"]{pg 702}]{Store Byte}

â—Šcodeblock{
0 0 1 1 1 0 0 1 0 0 imm12 Rn5 Rt5
Rt <= *(Rn + imm)
}

â—Šdelete{

	â—Šsection[3 â—Šarmv8-arm[901 "auto,-4,655"]{pg 901}]{Store, Post-Index}

	Reads the address `Rn` from memory stores it into the address `Rt`, then updates `Rn` to `Rn + imm`.

	```
	*Rt <- *Rn
	Rn <- Rn + imm
	```
}

LOAD BYTE https://static.docs.arm.com/ddi0487/ca/DDI0487C_a_armv8_arm.pdf#page=704&zoom=auto,-4,732

â—Šsection[3 â—Šarmv8-arm[702 "auto,-4,295"]{pg 702}]{Load Byte}

â—Šcodeblock{
0 0 1 1 1 0 0 1 0 1 imm12 Rn5 Rt5
Rt <= *(Rn + imm)
}

â—Šsection[3 â—Šarmv8-arm[769 "auto,-4,731"]{pg 769}]{Load}


â—Šcodeblock{
1 1 1 1 1 0 0 0 0 1 0 imm9 0 0 Rn5 Rt5
Rt <= *(Rn + imm)
}

Reads `Rn` and stores it into the memory address `Rt + imm`.

â—Šsection[2 â—Šarmv8-arm[228 "auto,-4,723"]{pg 228}]{Branching}

This is how you'll jump around the source code, which allows us to implement functions, if statements, and more.

â—Šsection[3 â—Šarmv8-arm[233 "auto,-4,495"]{pg 233}]{Unconditional Jump}

â—Šcodeblock{
0 0 0 1 0 1 imm26
}

â—Šcode{imm} is a signed constant that specificies how many instructions forward/backwards the processor should jump.

â—Šdelete{
	CCMP immediate: https://static.docs.arm.com/ddi0487/ca/DDI0487C_a_armv8_arm.pdf#page=593&zoom=auto,-4,730
}

â—Šsection[3 â—Šarmv8-arm[594 "auto,-4,730"]{pg 594}]{Compare}

â—Šcodeblock{
1 1 1 1 1 0 1 0 0 1 0 Rm5 1 1 1 1 0 0 Rn5 0 0 0 0 0
Rn ? Rm
}

Compares Rn to Rm. Used before a conditional jump.

â—Šsection[3 â—Šarmv8-arm[228 "auto,-4,317"]{pg 228}]{Conditional Jump}

â—Šcodeblock{
0 1 0 1 0 1 0 0 imm19 0 cond4
}

â—Šcode{imm} is a signed constant that specificies how many instructions forward/backwards the processor should jump.

â—Štable{
	â—Štr{
		â—Šth{cond}
		â—Šth{â—Šlink["https://www.element14.com/community/servlet/JiveServlet/previewBody/41836-102-1-229511/ARM.Reference_Manual.pdf#page=16&zoom=auto,-61,568"]{description}}
	}
	â—Štr{
		â—Štd{â—Šcode{0000}}
		â—Štd{Equal}
	}
	â—Štr{
		â—Štd{â—Šcode{0001}}
		â—Štd{Not Equal}
	}
	â—Štr{
		â—Štd{â—Šcode{1011}}
		â—Štd{Less Than}
	}
	â—Štr{
		â—Štd{â—Šcode{1101}}
		â—Štd{Less Than or Equal}
	}
	â—Štr{
		â—Štd{â—Šcode{1100}}
		â—Štd{Greater Than}
	}
	â—Štr{
		â—Štd{â—Šcode{1010}}
		â—Štd{Greater Than or Equal}
	}
}

â—Šcode{imm} is a signed constant that specificies how many instructions forward/backwards the processor should jump.

â—Šsection[2 null]{Miscellaneous}

â—Šsection[3 â—Šarmv8-arm[1000 "auto,-4,730"]{pg 1000}]{Enter Sleep State}

â—Šcodeblock{
1101 0101 0000 0011 0010 0000 0101 1111
}

You'll want to loop this instruction.

â—Šhr{}

â—Šb{Is something confusing? Email us!}
We'd love a chance to help out and improve our documentation.
Our addresses are listed on our GitHub accounts â—Šcode{@aaronjanse} and â—Šcode{@rohantib}.