<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>sampler_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>txmit_ref_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ref_50M_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.TXMIT_REF_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.TXMIT_REF_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.TXMIT_REF_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.TXMIT_REF_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.TXMIT_REF_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.TXMIT_REF_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>sample_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sample_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.SAMPLE_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.SAMPLE_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.SAMPLE_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.SAMPLE_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.SAMPLE_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.SAMPLE_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ref_50M_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ref_50M_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.REF_50M_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.REF_50M_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.REF_50M_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.REF_50M_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.REF_50M_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.REF_50M_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_veriloginstantiationtemplate</spirit:name>
        <spirit:displayName>Verilog Instantiation Template</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_veriloginstantiationtemplate_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Sep 15 16:00:55 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:eb1e3654</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>sampler</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Sep 15 16:00:59 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:eb1e3654</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>sampler_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Sep 15 16:00:59 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:eb1e3654</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Sep 15 16:02:18 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:eb1e3654</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clkout1_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clkout1_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dataout1_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dataout1_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ref_50M_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sample_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start_sample</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>stop_sample</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_BITS&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.CHANNEL&apos;))) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>CHANNEL</spirit:name>
        <spirit:displayName>Channel</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CHANNEL">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DATA_BITS</spirit:name>
        <spirit:displayName>Data Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_BITS">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_veriloginstantiationtemplate_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sampler_0.vho</spirit:name>
        <spirit:userFileType>vhdlTemplate</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sampler_0.veo</spirit:name>
        <spirit:userFileType>verilogTemplate</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/io.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/serdes_7_to_1_diff_ddr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/n_x_serdes_7_to_1_diff_ddr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clock_generator_pll_7_to_1_diff_ddr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/rstctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/serdes_7to1_ddr_tx_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sample_compress.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/packetizer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sampler.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/signal_sync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/sampler_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sampler_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sampler_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sampler_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sampler_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sampler_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>signal sampler</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>CHANNEL</spirit:name>
      <spirit:displayName>Channel</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CHANNEL">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_BITS</spirit:name>
      <spirit:displayName>Data Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_BITS">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">sampler_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>signal sampler</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="user.org:user:sampler:1.0_ARCHIVE_LOCATION">/home/zhang/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="user.org:user:sampler:1.1_ARCHIVE_LOCATION">/home/zhang/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dedadf5_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f087a_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526ec85_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2cb82f_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40dda141_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108fdd59_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd3a21_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b601e5f_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f066cfc_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494ceebb_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@105fd085_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c29506a_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597b2cd1_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d110d9_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f91d5b3_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c06e71a_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9705bf_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32dedb66_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc8e87a_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@685d2aa0_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f9d4a_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2ba886_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf8ade5_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d329598_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@984c980_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2450e3de_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d856a3_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e96575_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a872fb1_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d89b82_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352988d6_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321734d8_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e664b8_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4069953d_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5faafb3f_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d401852_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2152de03_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@462c7b1_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef5f842_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b207ce_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7060c6f_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fefe511_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2123e4a7_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7392591d_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ada0a3_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e5b8f4_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e040a7_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6738fafb_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d416ca3_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@244cb3a8_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae1c64_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a496d55_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17046093_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40805142_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ed4f48_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b29e06_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a81b0_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793bbfef_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2604c613_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9cdf5d_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40074de7_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@392e2668_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272e87fc_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c16e0d_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54356316_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7892f5fc_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fe50ba_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d796cf_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb3b05c_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a338df5_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19aff1cc_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d4e02f_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438a7222_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3a4076_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522138c9_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fce8ed_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327c5b7b_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671319d6_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@617870fa_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d696b74_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ab9501_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b04fcb9_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d2cef1d_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a53945c_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef5f3cd_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13e290c9_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3035714e_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bcdf9c_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6af6e2_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bbd4697_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cedaa5_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a492902_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6084111_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3d0726_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ecd10a9_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5754ba66_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f444ef_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfb31de_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0a8835_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc4fb8d_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b933fbc_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29de790f_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c0c50d_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6286d723_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742df78b_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d2f81b_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3cddaa_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da06cec_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a090192_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709d8112_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6b57ce_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb7361c_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e898aa_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a4d215_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788d8999_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de8e63a_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e527ee1_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca4d343_ARCHIVE_LOCATION">/home/zhang/Projects/teaching/ThinpadNG_Artix7Test/signal_sampler</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="06aa7444"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9cf9be2a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6201063c"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="08944a1c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="01a3fbf0"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
