#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Feb 24 11:47:08 2025
# Process ID         : 24789
# Current directory  : /home/dtorres/Documents/work/PID_maze_navigator/vivado
# Command line       : vivado
# Log file           : /home/dtorres/Documents/work/PID_maze_navigator/vivado/vivado.log
# Journal file       : /home/dtorres/Documents/work/PID_maze_navigator/vivado/vivado.jou
# Running On         : dtorres-MS-7D46
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12400F
# CPU Frequency      : 800.346 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16619 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20914 MB
# Available Virtual  : 16690 MB
#-----------------------------------------------------------
start_gui
open_project /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:81]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:83]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:100]
ERROR: [VRFC 10-8530] module 'i2c_master' is ignored due to previous errors [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
ERROR: [VRFC 10-4982] syntax error near 'logic' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:11]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'logic' used in incorrect context [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:11]
ERROR: [VRFC 10-4982] syntax error near 'input' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:46]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'input' used in incorrect context [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:46]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:47]
ERROR: [VRFC 10-4982] syntax error near 'input' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:76]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'input' used in incorrect context [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:76]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:77]
ERROR: [VRFC 10-2989] 'device_address' is not declared [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:49]
ERROR: [VRFC 10-2989] 'transaction_msg' is not declared [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:51]
ERROR: [VRFC 10-2989] 'num_bytes' is not declared [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:63]
ERROR: [VRFC 10-2989] 'expected_read_msg' is not declared [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:93]
ERROR: [VRFC 10-2926] 'i2c_write' has no port called 'device_address' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:118]
ERROR: [VRFC 10-2926] 'i2c_write' has no port called 'device_address' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:149]
ERROR: [VRFC 10-2926] 'i2c_read' has no port called 'device_address' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
ERROR: [VRFC 10-8530] module 'i2c_master_tb' is ignored due to previous errors [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
ERROR: [VRFC 10-4982] syntax error near 'input' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:46]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'input' used in incorrect context [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:46]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:47]
ERROR: [VRFC 10-4982] syntax error near 'input' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:76]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'input' used in incorrect context [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:76]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:77]
ERROR: [VRFC 10-9092] illegal use of 'x' or 'z' character in a decimal number [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
ERROR: [VRFC 10-2989] 'device_address' is not declared [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:49]
ERROR: [VRFC 10-2989] 'transaction_msg' is not declared [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:51]
ERROR: [VRFC 10-2989] 'num_bytes' is not declared [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:63]
ERROR: [VRFC 10-2989] 'expected_read_msg' is not declared [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:93]
ERROR: [VRFC 10-2926] 'i2c_write' has no port called 'device_address' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:118]
ERROR: [VRFC 10-2926] 'i2c_write' has no port called 'device_address' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:149]
ERROR: [VRFC 10-2926] 'i2c_read' has no port called 'device_address' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
ERROR: [VRFC 10-8530] module 'i2c_master_tb' is ignored due to previous errors [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
ERROR: [VRFC 10-4982] syntax error near 'input' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:46]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'input' used in incorrect context [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:46]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:47]
ERROR: [VRFC 10-4982] syntax error near 'input' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:76]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'input' used in incorrect context [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:76]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:77]
ERROR: [VRFC 10-9092] illegal use of 'x' or 'z' character in a decimal number [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
ERROR: [VRFC 10-2989] 'device_address' is not declared [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:49]
ERROR: [VRFC 10-2989] 'transaction_msg' is not declared [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:51]
ERROR: [VRFC 10-2989] 'bytes_num' is not declared [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:54]
ERROR: [VRFC 10-2989] 'expected_read_msg' is not declared [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:93]
ERROR: [VRFC 10-2926] 'i2c_write' has no port called 'bytes_num' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:118]
ERROR: [VRFC 10-2926] 'i2c_write' has no port called 'bytes_num' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:149]
ERROR: [VRFC 10-2926] 'i2c_read' has no port called 'bytes_num' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
ERROR: [VRFC 10-8530] module 'i2c_master_tb' is ignored due to previous errors [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
ERROR: [VRFC 10-4982] syntax error near 'input' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:76]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'input' used in incorrect context [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:76]
ERROR: [VRFC 10-4982] syntax error near ';' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:77]
ERROR: [VRFC 10-9092] illegal use of 'x' or 'z' character in a decimal number [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
ERROR: [VRFC 10-2989] 'bytes_num' is not declared [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:54]
ERROR: [VRFC 10-2989] 'expected_read_msg' is not declared [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:93]
ERROR: [VRFC 10-2926] 'i2c_write' has no port called 'bytes_num' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:118]
ERROR: [VRFC 10-3638] port 'num_bytes' is not connected on task call 'i2c_write' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:118]
ERROR: [VRFC 10-2926] 'i2c_write' has no port called 'bytes_num' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:149]
ERROR: [VRFC 10-3638] port 'num_bytes' is not connected on task call 'i2c_write' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:149]
ERROR: [VRFC 10-2926] 'i2c_read' has no port called 'bytes_num' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
ERROR: [VRFC 10-8530] module 'i2c_master_tb' is ignored due to previous errors [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
ERROR: [VRFC 10-9092] illegal use of 'x' or 'z' character in a decimal number [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
ERROR: [VRFC 10-2926] 'i2c_write' has no port called 'bytes_num' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:118]
ERROR: [VRFC 10-3638] port 'num_bytes' is not connected on task call 'i2c_write' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:118]
ERROR: [VRFC 10-2926] 'i2c_write' has no port called 'bytes_num' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:149]
ERROR: [VRFC 10-3638] port 'num_bytes' is not connected on task call 'i2c_write' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:149]
ERROR: [VRFC 10-2926] 'i2c_read' has no port called 'bytes_num' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
ERROR: [VRFC 10-3638] port 'num_bytes' is not connected on task call 'i2c_read' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
ERROR: [VRFC 10-8530] module 'i2c_master_tb' is ignored due to previous errors [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
ERROR: [VRFC 10-9092] illegal use of 'x' or 'z' character in a decimal number [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
ERROR: [VRFC 10-8530] module 'i2c_master_tb' is ignored due to previous errors [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'scl_pin' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:28]
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'sda_pin' [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:29]
WARNING: [VRFC 10-3823] variable 'scl_pin' might have multiple concurrent drivers [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:39]
WARNING: [VRFC 10-3823] variable 'sda_pin' might have multiple concurrent drivers [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:40]
ERROR: [VRFC 10-9564] expression has 2 elements; expected 3 [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-9564] expression has 2 elements; expected 3 [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-9564] expression has 2 elements; expected 3 [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
WARNING: [VRFC 10-8497] literal value 'hA029 truncated to fit in 8 bits [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
WARNING: Simulation object /i2c_master_tb/start was not found in the design.
WARNING: Simulation object /i2c_master_tb/mode was not found in the design.
WARNING: Simulation object /i2c_master_tb/done was not found in the design.
WARNING: Simulation object /i2c_master_tb/i_i2c_master/sda_in was not found in the design.
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 8093.574 ; gain = 90.762 ; free physical = 6357 ; free virtual = 14738
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8093.574 ; gain = 98.227 ; free physical = 6357 ; free virtual = 14738
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
WARNING: [VRFC 10-8497] literal value 'hA029 truncated to fit in 8 bits [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
WARNING: Simulation object /i2c_master_tb/start was not found in the design.
WARNING: Simulation object /i2c_master_tb/mode was not found in the design.
WARNING: Simulation object /i2c_master_tb/done was not found in the design.
WARNING: Simulation object /i2c_master_tb/i_i2c_master/sda_in was not found in the design.
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8156.082 ; gain = 38.875 ; free physical = 6349 ; free virtual = 14677
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
WARNING: [VRFC 10-8497] literal value 'hA029 truncated to fit in 8 bits [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:177]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
WARNING: Simulation object /i2c_master_tb/start was not found in the design.
WARNING: Simulation object /i2c_master_tb/mode was not found in the design.
WARNING: Simulation object /i2c_master_tb/done was not found in the design.
WARNING: Simulation object /i2c_master_tb/i_i2c_master/sda_in was not found in the design.
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$finish called at time : 878972 ns : File "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" Line 207
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_master_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
save_wave_config {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$finish called at time : 878972 ns : File "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" Line 207
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_master_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$finish called at time : 878972 ns : File "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_master_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$finish called at time : 878972 ns : File "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_master_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$finish called at time : 878972 ns : File "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_master_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$finish called at time : 878972 ns : File "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_master_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$finish called at time : 878972 ns : File "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_master_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
current_wave_config {i2c_master_tb_behav.wcfg}
i2c_master_tb_behav.wcfg
add_wave {{/i2c_master_tb/i_i2c_master/scl_out_actual}} 
current_wave_config {i2c_master_tb_behav.wcfg}
i2c_master_tb_behav.wcfg
add_wave {{/i2c_master_tb/i_i2c_master/sda_out}} 
current_wave_config {i2c_master_tb_behav.wcfg}
i2c_master_tb_behav.wcfg
add_wave {{/i2c_master_tb/i_i2c_master/sda_out_actual}} 
save_wave_config {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'i2c_master_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj i2c_master_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_tb_behav -key {Behavioral:sim_1:Functional:i2c_master_tb} -tclbatch {i2c_master_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/i2c_master_tb_behav.wcfg
source i2c_master_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$finish called at time : 878972 ns : File "/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_master_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/src/i2c_master.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/dtorres/Documents/work/PID_maze_navigator/sim/i2c_master_tb.sv:]
