// Seed: 1807102398
module module_0 (
    input wire id_0,
    input uwire id_1,
    output uwire id_2,
    input uwire id_3,
    output wor id_4,
    input wand id_5
    , id_10,
    input supply1 id_6,
    input tri1 id_7,
    output supply1 id_8
);
  assign id_4 = id_5;
  always @(posedge -1) if (1) assign id_8 = id_7 - id_3;
  logic id_11 = id_0;
  assign id_10[-1] = id_1;
endmodule
module module_1 (
    input  wand id_0,
    input  tri1 id_1,
    output wire id_2,
    input  wand id_3,
    input  wire id_4,
    output tri0 id_5
);
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_1,
      id_2,
      id_3,
      id_4,
      id_4,
      id_2
  );
  parameter id_7 = 1;
  tri0 id_8 = -1'b0;
  assign id_5 = 1 ? 1 : id_7;
endmodule
