// Seed: 3080809068
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_4(
      .id_0(id_1), .id_1(id_2), .id_2(1 * id_3 - 1)
  );
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    input wor id_3,
    input tri id_4,
    output wand id_5,
    input tri id_6,
    input supply1 id_7,
    input tri1 id_8,
    input tri id_9
    , id_15,
    input tri0 id_10,
    output wand id_11,
    output wor id_12,
    output logic id_13
);
  always @(negedge id_2)
    if (1) id_13 <= 1;
    else id_15 <= 1;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
endmodule
