//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30794723
// Cuda compilation tools, release 11.6, V11.6.55
// Based on NVVM 7.0.1
//

.version 7.6
.target sm_52
.address_size 64

	// .globl	_Z9addKernelPiS_S_

.visible .entry _Z9addKernelPiS_S_(
	.param .u64 _Z9addKernelPiS_S__param_0,
	.param .u64 _Z9addKernelPiS_S__param_1,
	.param .u64 _Z9addKernelPiS_S__param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z9addKernelPiS_S__param_0];
	ld.param.u64 	%rd2, [_Z9addKernelPiS_S__param_1];
	ld.param.u64 	%rd3, [_Z9addKernelPiS_S__param_2];
	mov.u32 	%r1, %tid.x;
	setp.gt.s32 	%p1, %r1, 99;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u32 	%r2, [%rd8];
	ld.global.u32 	%r3, [%rd6];
	add.s32 	%r4, %r2, %r3;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.u32 	[%rd10], %r4;

$L__BB0_2:
	ret;

}

