Design Assistant report for readout_card
Fri Feb 16 19:27:48 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. High Violations
  5. Medium Violations
  6. Information only Violations
  7. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Fri Feb 16 19:27:48 2007 ;
; Revision Name                     ; readout_card                        ;
; Top-level Entity Name             ; readout_card                        ;
; Family                            ; Stratix                             ;
; Total Critical Violations         ; 0                                   ;
; Total High Violations             ; 457                                 ;
; Total Medium Violations           ; 4                                   ;
; Total Information only Violations ; 489                                 ;
+-----------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                                                                                                                                                   ; Setting      ; To ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                                                                                                                                    ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                                                                                                                                            ; 25           ;    ;
; Minimum number of node fan-out                                                                                                                                                                                                                                                           ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                                                                                                                                        ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                     ; On           ;    ;
; Rule C102: Logic cell should not be used to generate inverted clock                                                                                                                                                                                                                      ; On           ;    ;
; Rule C103: Input clock pin should fan out to only one set of clock gating logic                                                                                                                                                                                                          ; On           ;    ;
; Rule C104: Clock signal source should drive only input clock ports                                                                                                                                                                                                                       ; On           ;    ;
; Rule C105: Clock signal should be a global signal (Rule applies during post-fitting analysis. This rule applies during both post-fitting analysis and post-synthesis analysis if the design targets a MAX 3000 or MAX 7000 device. For more information, see the Help for the rule.)     ; On           ;    ;
; Rule C106: Clock signal source should not drive registers that are triggered by different clock edges                                                                                                                                                                                    ; On           ;    ;
; Rule R101: Combinational logic used as a reset signal should be correctly synchronized                                                                                                                                                                                                   ; Off          ;    ;
; Rule R102: External reset should be synchronized using two cascaded registers                                                                                                                                                                                                            ; Off          ;    ;
; Rule R103: External reset should be correctly synchronized                                                                                                                                                                                                                               ; Off          ;    ;
; Rule R104: The reset signal that is generated in one clock domain, is used in the other clock domain, so the asynchronous clock domains should be correctly synchronized                                                                                                                 ; Off          ;    ;
; Rule R105: The reset signal that is generated in one clock domain and is used in the other clock domain, so the asynchronous clock domains should be correctly synchronized                                                                                                              ; Off          ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                                                                                                                                         ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                                                                                                                                                 ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                                                                                                                                                 ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                                                                                                                                               ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                                                                                                                                        ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                                                                                                                                             ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                                                                                                                                               ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                                                                                                                                             ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                                                                                                                                          ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                                                                                                                                             ; On           ;    ;
; Rule A109: Combinational logic should not directly drive write enable signal of asynchronous RAM                                                                                                                                                                                         ; On           ;    ;
; Rule A110: Design should not contain asynchronous memory                                                                                                                                                                                                                                 ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                                                                                                                                                 ; On           ;    ;
; Rule S102: Synchronous port and reset port of the same register should not be driven by the same signal source                                                                                                                                                                           ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                            ; On           ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                     ; On           ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                                  ; On           ;    ;
; Rule H101: Only one VREF pin should be assigned to the HardCopy test pin in an I/O bank (Rule does not apply to all HardCopy and HardCopy Stratix devices. This rule is used to analyze a design only when the rule applies to the design's target HardCopy or HardCopy Stratix device.) ; On           ;    ;
; Rule H102: PLL clock output drives multiple clock network types (Rule does not apply to all HardCopy and HardCopy Stratix devices. This rule is used to analyze a design only when the rule applies to the design's target HardCopy or HardCopy Stratix device.)                         ; On           ;    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                              ; Name                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1            ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff                                                                                                                                                        ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                         ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2            ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "altera_internal_jtag~TCKUTAP"                                                              ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                       ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]                                                                                                                                        ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]                                                                                                                                                           ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                   ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3            ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]                                                                                                                                        ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4            ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "altera_internal_jtag~TCKUTAP"                                                              ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                       ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]                                                                                                                                                           ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                   ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5            ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "altera_internal_jtag~TCKUTAP"                                                              ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                             ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6            ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "altera_internal_jtag~TCKUTAP"                                                              ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                             ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 7            ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "altera_internal_jtag~TCKUTAP"                                                              ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                             ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 8            ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "altera_internal_jtag~TCKUTAP"                                                              ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243]                                                           ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 9            ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "altera_internal_jtag~TCKUTAP"                                                              ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244]                                                           ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 10           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_nck:auto_generated|safe_q[0]                                                                                ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 11           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]                                                                                                                                                           ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 12           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                   ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                                                                                         ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 13           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "altera_internal_jtag~TCKUTAP"                                                              ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                       ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena                                                                                                             ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[0]                                          ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[7]                                          ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[2]                                          ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[1]                                          ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[6]                                          ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[5]                                          ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[4]                                          ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[3]                                          ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[8]                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 14           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "altera_internal_jtag~TCKUTAP"                                                              ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                                                                                                                                                               ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]                                                                                                                                                           ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                   ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]                                                                                                                                                           ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable                                                                                                                                                         ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq                                                                                                                                                                         ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2]                                                                                                                                                           ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 15           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 16           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "altera_internal_jtag~TCKUTAP"                                                              ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]                                                           ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 17           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 18           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "altera_internal_jtag~TCKUTAP"                                                              ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                             ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 19           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 20           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "altera_internal_jtag~TCKUTAP"                                                              ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                             ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 21           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 22           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 23           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "altera_internal_jtag~TCKUTAP"                                                              ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                            ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 24           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 25           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "altera_internal_jtag~TCKUTAP"                                                              ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                            ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 26           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 27           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "altera_internal_jtag~TCKUTAP"                                                              ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                            ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 28           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 29           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "altera_internal_jtag~TCKUTAP"                                                              ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                            ;
;  Destination node(s) from clock "inclk"                                                                                ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 30           ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Destination node(s) from clock "altera_internal_jtag~TCKUTAP"                                                         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 31           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 32           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 33           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 34           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 35           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 36           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 37           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 38           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 39           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 40           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 41           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 42           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 43           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 44           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 45           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 46           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 47           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 48           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 49           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 50           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 51           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 52           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 53           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 54           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 55           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 56           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 57           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 58           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 59           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 60           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 61           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 62           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 63           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 64           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 65           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 66           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 67           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 68           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 69           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 70           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 71           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 72           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 73           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 74           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 75           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 76           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 77           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 78           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 79           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 80           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 81           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 82           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 83           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 84           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 85           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 86           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 87           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 88           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 89           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 90           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 91           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 92           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 93           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 94           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 95           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 96           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 97           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 98           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 99           ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 100          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 101          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 102          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 103          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 104          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 105          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 106          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 107          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 108          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 109          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 110          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 111          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 112          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 113          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 114          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 115          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 116          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 117          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 118          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 119          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 120          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 121          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 122          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 123          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 124          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 125          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 126          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 127          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 128          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 129          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 130          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 131          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 132          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 133          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 134          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 135          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 136          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 137          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 138          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 139          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 140          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 141          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 142          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 143          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 144          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 145          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 146          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 147          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 148          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 149          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 150          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 151          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 152          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 153          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 154          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 155          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 156          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 157          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 158          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 159          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 160          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 161          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 162          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 163          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 164          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 165          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 166          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 167          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 168          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 169          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 170          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 171          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 172          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 173          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 174          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 175          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 176          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 177          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 178          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 179          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 180          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 181          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 182          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 183          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 184          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 185          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 186          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 187          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 188          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 189          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 190          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 191          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 192          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 193          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 194          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 195          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 196          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 197          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 198          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 199          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 200          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 201          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 202          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 203          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 204          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 205          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 206          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 207          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 208          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 209          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 210          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 211          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 212          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 213          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 214          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 215          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 216          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 217          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 218          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 219          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 220          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 221          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 222          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 223          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 224          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 225          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 226          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 227          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 228          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 229          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 230          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 231          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 232          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 233          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 234          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 235          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 236          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 237          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 238          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 239          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 240          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 241          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 242          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 243          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 244          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 245          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 246          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 247          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 248          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 249          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 250          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 251          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 252          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 253          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 254          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 255          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 256          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 257          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 258          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 259          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 260          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 261          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 262          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 263          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 264          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 265          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 266          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 267          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 268          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 269          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 270          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 271          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 272          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 273          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 274          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 275          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 276          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 277          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 278          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 279          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 280          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 281          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 282          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 283          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 284          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 285          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 286          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 287          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 288          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 289          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 290          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 291          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 292          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 293          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 294          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 295          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 296          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 297          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 298          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 299          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 300          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 301          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 302          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 303          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 304          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 305          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 306          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 307          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 308          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 309          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 310          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 311          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 312          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 313          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 314          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 315          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 316          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 317          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 318          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 319          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 320          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 321          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 322          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 323          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 324          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 325          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 326          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 327          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 328          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 329          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 330          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 331          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 332          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 333          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 334          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 335          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 336          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 337          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 338          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 339          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 340          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 341          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 342          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 343          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 344          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 345          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 346          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 347          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 348          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 349          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 350          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 351          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 352          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 353          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 354          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 355          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 356          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 357          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 358          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 359          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 360          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 361          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 362          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 363          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 364          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 365          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 366          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 367          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 368          ;                                                                                                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 369          ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 1  ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]                                                                                                                                        ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 2  ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]                                                                                                                                                           ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 3  ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                   ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 4  ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 5  ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 6  ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 7  ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 8  ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 9  ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 10 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 11 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 12 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 13 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 14 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 15 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 16 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 17 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 18 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 19 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 20 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 21 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 22 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 23 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 24 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 25 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 26 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 27 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 28 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 29 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 30 ;                                                                                                                                                                                                                                                                  ;
;  Source node(s) from clock "inclk"                                                                                     ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"                                                        ; sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                      ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 31 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 32 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 33 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 34 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 35 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 36 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 37 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 38 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 39 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 40 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 41 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 42 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 43 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 44 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 45 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 46 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 47 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 48 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 49 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 50 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 51 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 52 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 53 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 54 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 55 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 56 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 57 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 58 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 59 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 60 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 61 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 62 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 63 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 64 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 65 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 66 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 67 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 68 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 69 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 70 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 71 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 72 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 73 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 74 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 75 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 76 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 77 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 78 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 79 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 80 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 81 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 82 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 83 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 84 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 85 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 86 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 87 ;                                                                                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 88 ;                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                          ; Name                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C104: Clock signal source should drive only input clock ports                                                                                                                 ; rc_pll:i_rc_pll|altpll:altpll_component|_clk3                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                                                              ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|spi_csb_o                                                   ;
;  Clock ports destination node(s) list                                                                                                                                              ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|spi_dv                                                          ;
;  Clock ports destination node(s) list                                                                                                                                              ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|spi_dv                                                      ;
;  Clock ports destination node(s) list                                                                                                                                              ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|start_delayed                                               ;
;  Clock ports destination node(s) list                                                                                                                                              ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|spi_csb_o                                                   ;
;  Clock ports destination node(s) list                                                                                                                                              ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|spi_dv                                                          ;
;  Clock ports destination node(s) list                                                                                                                                              ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|spi_dv                                                      ;
;  Clock ports destination node(s) list                                                                                                                                              ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|spi_csb_o                                                   ;
;  Clock ports destination node(s) list                                                                                                                                              ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|spi_dv                                                          ;
;  Clock ports destination node(s) list                                                                                                                                              ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|spi_dv                                                      ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; dac_clk~248                                                                                                                                                                       ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; dac_clk~249                                                                                                                                                                       ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; dac_clk~250                                                                                                                                                                       ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; dac_clk~251                                                                                                                                                                       ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; dac_clk~252                                                                                                                                                                       ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; dac_clk~253                                                                                                                                                                       ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; dac_clk~254                                                                                                                                                                       ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; dac_clk~255                                                                                                                                                                       ;
; Rule C106: Clock signal source should not drive registers that are triggered by different clock edges                                                                              ; rc_pll:i_rc_pll|altpll:altpll_component|_clk0                                                                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                            ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[13]                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                            ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|latch_dac_dat~3                                                                                   ;
;  Positive edge destination node(s) list                                                                                                                                            ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[13]                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                            ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[13]                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                            ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[13]                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                            ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[13]                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                            ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[13]                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                            ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[13]                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                            ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[13]                                                                                     ;
;  Positive edge destination node(s) list                                                                                                                                            ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl|wakeup_dac_clk                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                            ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a0~portb_address_reg0  ;
;  Negative edge destination node(s) list                                                                                                                                            ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a0~portb_address_reg1  ;
;  Negative edge destination node(s) list                                                                                                                                            ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a0~portb_address_reg2  ;
;  Negative edge destination node(s) list                                                                                                                                            ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a0~portb_address_reg3  ;
;  Negative edge destination node(s) list                                                                                                                                            ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a18~portb_address_reg0 ;
;  Negative edge destination node(s) list                                                                                                                                            ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a18~portb_address_reg1 ;
;  Negative edge destination node(s) list                                                                                                                                            ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a18~portb_address_reg2 ;
;  Negative edge destination node(s) list                                                                                                                                            ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a18~portb_address_reg3 ;
; Rule C106: Clock signal source should not drive registers that are triggered by different clock edges                                                                              ; altera_internal_jtag~TCKUTAP                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                            ; sld_hub:sld_hub_inst|hub_tdo~698                                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                            ; sld_hub:sld_hub_inst|hub_tdo~699                                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                            ; sld_hub:sld_hub_inst|hub_tdo~696                                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                            ; sld_hub:sld_hub_inst|hub_tdo~697                                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                            ; sld_hub:sld_hub_inst|hub_tdo~700                                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                            ; sld_hub:sld_hub_inst|hub_tdo~695                                                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                                                            ; sld_hub:sld_hub_inst|hub_tdo~701                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                                                                                                            ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                           ;
;  Negative edge destination node(s) list                                                                                                                                            ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                         ;
;  Negative edge destination node(s) list                                                                                                                                            ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                       ;
;  Negative edge destination node(s) list                                                                                                                                            ; sld_signaltap:auto_signaltap_0|bypass_reg_out                                                                                                                                     ;
;  Negative edge destination node(s) list                                                                                                                                            ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]                                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                                                            ; sld_hub:sld_hub_inst|CLR_SIGNAL                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                            ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                           ;
;  Negative edge destination node(s) list                                                                                                                                            ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]                                                                                                           ;
;  Negative edge destination node(s) list                                                                                                                                            ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                           ;
;  Negative edge destination node(s) list                                                                                                                                            ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                     ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 1 ;                                                                                                                                                                                   ;
;  Source node(s) from clock "inclk" - (Bus)                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff                                                            ;
;  Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP" - (Bus)                                                                                                            ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                          ; Fan-Out ;
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|latch_dac_dat~3                                                                                                               ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst                                                                                                                                                                                                           ; 12863   ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Selector11~15                                                                                                                                                     ; 113     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser|output_slow~3                                                   ; 169     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser|output_slow~3                                                       ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.setup                                                                                                                     ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Selector2~63                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|write_nread                                                                                                         ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux35~279                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|dat_o[4]~616                                                                                                                                                   ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|dat_o[0]~613                                                                                                                                                   ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|dat_o[1]~614                                                                                                                                                   ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|reg:hdr0|reg_o[11]~1311                                                                                                                                                                   ; 205     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|dat_o[2]~615                                                                                                                                                   ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|us_timer:wdt|Equal0~65                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~97_DUP_REG_107                                                                                                                             ; 124     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux38~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~93_DUP_REG_105                                                                                                                             ; 281     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|Selector3~25                                                                                                                                                                              ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|cmd_valid~1048                                                                                                                                              ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|pres_state.fetch                                                                                                                                                                          ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.done                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~97                                                                                                                                         ; 106     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux31~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|LessThan0~416                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|current_state.got_sync~41                                                                                                                                   ; 119     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|enable_counters                                                                                                                                             ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|reg:hdr1|reg_o[21]                                                                                                                                                                        ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|binary_counter:addr_gen|count[2]                                                                                                                               ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|current_state.start_raw                                                                                                                                 ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[38][4]~_DUP_COMB                                                                                                      ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|current_state.read_data                                                                                                                                 ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_wren~28                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][22]~_DUP_COMB                                                                                                     ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|dat_o[3]~618                                                                                                                                                   ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|dat_o[5]~617                                                                                                                                                   ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|dat_o[6]~620                                                                                                                                                   ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|dat_o[7]~619                                                                                                                                                   ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_wren~22                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|reg:hdr1|reg_o[22]                                                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|reg:hdr1|reg_o[18]~240                                                                                                                                                                    ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|reg:hdr1|reg_o[19]                                                                                                                                                                        ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|reg:hdr1|reg_o[20]                                                                                                                                                                        ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[16]~_DUP_COMB                                                                                                                                ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[17]~_DUP_COMB                                                                                                                                ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[20]~_DUP_COMB                                                                                                                                ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[21]~_DUP_COMB                                                                                                                                ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux34~276                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_on                                                                                                                              ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_hold                                                                                                                            ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_on~30                                                                                                                           ; 454     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|initialize_window_o                                                                                                                                         ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_hold~26                                                                                                                         ; 455     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux27~285                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|reg:hdr1|reg_o[16]                                                                                                                                                                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[18]~_DUP_COMB                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|feedback_delay_wren~38                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|reg:hdr1|reg_o[17]                                                                                                                                                                        ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[28]~_DUP_COMB                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux30~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux39~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[2]~637                                                                                                                                                  ; 108     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[0]~_DUP_COMB                                                                                                                    ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[0]~633                                                                                                                                                  ; 214     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux8~279                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[31]~_DUP_COMB                                                                                                                                ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|reg:hdr1|reg_o[18]~241                                                                                                                                                                    ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|i_gen_ack~78                                                                                                  ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71                                                                                                                                                    ; 110     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72                                                                                                                                                    ; 111     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73                                                                                                                                                    ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux42~273                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[3]~628                                                                                                                                                  ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux22~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux25~278                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux18~279                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[7]~631                                                                                                                                                  ; 145     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux21~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|i_gen_ack~49                                                                                                                    ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[3]~638                                                                                                                                                  ; 179     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[1]~636                                                                                                                                                  ; 161     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][20]~_DUP_COMB_104928                                                                                              ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[24][4]~_DUP_COMB                                                                                                      ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[23]~_DUP_COMB                                                                                                                                ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux48~278                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|current_state.wb_ack_now                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|Equal1~526                                                                                                                                                  ; 279     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux44~279                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][31]~_DUP_COMB                                                                                                     ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Equal0~438                                                                                                                ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Equal0~437                                                                                                                ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~86                                        ; 677     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser|output_slow                                                         ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|Equal0~106                                                                                                          ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.idle                                                                                                                                       ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux47~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux12~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux15~273                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][22]~_DUP_COMB_104930                                                                                              ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux11~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|init_window_ack_o~20                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|init_window_req_data[0]~2717                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_hold~25                                                                                                                         ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; id_thermo:i_id_thermo|valid                                                                                                                                                                                   ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[22]~_DUP_COMB                                                                                                                                ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|\i_gen_ack:count[31]~20                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|\i_gen_ack:count[31]~20                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|\i_gen_ack:count[31]~2327                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|\i_gen_ack:count[31]~2327                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|\i_gen_ack:count[31]~2334                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[0]                                                                                                                                            ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_addr_cnt[11]~2195                                                                                                                                   ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_addr_cnt[10]~2194                                                                                                                                   ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_addr_cnt[14]~2198                                                                                                                                   ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_addr_cnt[12]~2196                                                                                                                                   ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_addr_cnt[13]~2197                                                                                                                                   ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_addr_cnt[5]~2201                                                                                                                                    ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_addr_cnt[3]~2199                                                                                                                                    ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_addr_cnt[4]~2200                                                                                                                                    ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_addr_cnt[6]~2202                                                                                                                                    ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_addr_cnt[9]~2205                                                                                                                                    ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_addr_cnt[8]~2204                                                                                                                                    ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|raw_addr_cnt[7]~2203                                                                                                                                    ; 133     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|Equal11~24524                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|current_state.wr_data_mode                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_addr_cnt[6]                                                                                                                                         ; 118     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_addr_cnt[7]                                                                                                                                         ; 118     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_addr_cnt[8]                                                                                                                                         ; 118     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_addr_cnt[3]                                                                                                                                         ; 118     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_addr_cnt[4]                                                                                                                                         ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_addr_cnt[5]                                                                                                                                         ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[1]                                                                                                                                            ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode[2]                                                                                                                                            ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|Equal11~24521                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[8]~_DUP_COMB                                                                                                                                 ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[9]~_DUP_COMB                                                                                                                                 ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[13]~_DUP_COMB                                                                                                                                ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                                       ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][0]                                                                                                                 ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][1]                                                                                                                 ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|pid_prev_reg0[0]~380                                                                                                                                              ; 209     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|initialize_window_o~69                                                                                                                                      ; 399     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca2                                                                                                                                              ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[3]~16                                  ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca1                                                                                                                                              ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca0                                                                                                                                              ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[3]~12                                  ; 164     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[0]                                                                            ; 160     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[1]                                                                            ; 160     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[2]                                                                            ; 160     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[3]                                                                            ; 160     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[4]                                                                            ; 160     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|wr_addr[5]                                                                            ; 160     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_rd_addrb_o[0]~48                                                           ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_rd_addrb_o[1]~49                                                           ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_rd_addrb_o[2]~50                                                           ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_rd_addrb_o[3]~51                                                           ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_rd_addrb_o[4]~52                                                           ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_rd_addrb_o[5]~53                                                           ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd~8                                                                            ; 274     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ctrl_rd_addr[0]                                                                       ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ctrl_rd_addr[1]                                                                       ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ctrl_rd_addr[2]                                                                       ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ctrl_rd_addr[3]                                                                       ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ctrl_rd_addr[4]                                                                       ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ctrl_rd_addr[5]                                                                       ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[2]~11                                                                    ; 284     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd                                                                              ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][1]                                                                                                                 ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][0]                                                                                                                 ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[10]~_DUP_COMB                                                                                                                                          ; 86      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.pause1                                                                                                                                              ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca4                                                                                                                                              ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca6                                                                                                                                              ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca7                                                                                                                                              ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca3                                                                                                                                              ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux9~270                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][1]                                                                                                                 ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][0]                                                                                                                 ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux10~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][0]                                                                                                                ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][1]                                                                                                                ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca5                                                                                                                                              ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|pid_prev_reg0[0]~381                                                                                                                                              ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[2]~10                                                                    ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][1]                                                                                                                ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][0]                                                                                                                ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd~9                                                                            ; 126     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][0]                                                                                                                ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][1]                                                                                                                ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux13~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][1]                                                                                                                ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][0]                                                                                                                ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux14~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][1]                                                                                                                ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][0]                                                                                                                ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; id_thermo:i_id_thermo|wb_ps.send_id                                                                                                                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77                                                                                                                                                    ; 200     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82                                                                                                                                                    ; 200     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87                                                                                                                                                    ; 200     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74                                                                                                                                                    ; 200     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75                                                                                                                                                    ; 200     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76                                                                                                                                                    ; 200     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[10]~_DUP_COMB                                                                                                                                ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[11]~_DUP_COMB                                                                                                                                ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[12]~_DUP_COMB                                                                                                                                ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux50~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux49~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux45~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux46~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux43~269                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren7~36                                                                                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux36~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux37~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux33~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux32~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux28~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux29~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux41~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux40~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux16~269                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux24~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux23~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux19~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux20~270                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux17~272                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux243~922                                                                                                                ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|Mux31~590                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|qa_bank_o~20753                                                                                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|qa_bank_o~20756                                                                                                                 ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|qa_bank_o~20758_BDD10242_BDD10243                                                                                               ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|resync_req_wren~34                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|address_on_delay_wren~21                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|fltr_rst_ack_o~20                                                                                                                                           ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|fltr_rst_req_data[10]~2429                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|sample_delay_wren~18                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|sample_num_wren~16                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_bank:i_raw_dat_bank|altsyncram:altsyncram_component|altsyncram_umk1:auto_generated|out_address_reg_b[0] ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]                                           ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~18                                      ; 988     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[10]~65                                       ; 139     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[9]~72                                        ; 175     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~11                                                                                                                                        ; 212     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]                                                                                                                                           ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[10]~64                                       ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~14                                                                                                                                        ; 156     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[2]                                                                                                                                           ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|pid_prev_reg0[0]~378                                                                                                                                              ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~111                                       ; 428     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~115                                       ; 270     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[6]                                           ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux31~789                                                     ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~98                                        ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux29~536                                                     ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~119                                       ; 451     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[0]~129                                       ; 101     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~109                                       ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]                                           ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~135                                       ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~99                                        ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~87                                        ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~85                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux63~487                                                     ; 300     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux29~542                                                     ; 200     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~104                                       ; 522     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_a_reg[15]                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~100                                       ; 401     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_a_reg[15]                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~84                                        ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_a_reg[15]                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_a_reg[15]                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd_delayed~6                                                                    ; 166     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[4]~14                                  ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_a_reg[15]                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_a_reg[15]                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd_delayed~10                                                                   ; 376     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_a_reg[15]                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_bank0_o~13                                         ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[0]~456                                                  ; 225     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[1]~457                                                  ; 123     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[2]~458                                                  ; 123     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[3]~459                                                  ; 123     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[4]~460                                                  ; 223     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[5]~461                                                  ; 123     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_bank1_o~13                                         ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|shifted_adc_coadd_en[3]~16                                    ; 165     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|shifted_adc_coadd_en[3]~17                                    ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|current_bank                                            ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|current_bank~24                                         ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]                                                                                                                                           ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.idle                                                                                                                                             ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux1~1594                                                                                                                                                     ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[14]~_DUP_COMB                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~77                                        ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~82                                        ; 167     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[1]                                                      ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[2]                                                      ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[3]                                                      ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[5]                                                      ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[30]~_DUP_COMB                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[29]~_DUP_COMB                                                                                                                                ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[27]~_DUP_COMB                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[32]~2098                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|reset_all                                                                                                                                                                      ; 482     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena~11                                                                                                                               ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector39~613                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector39~622                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|Selector27~66                                                                                                                                         ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|crc_reg[32]~1863                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter|count[0]                                                                                                       ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving~81                                                                                                                            ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter|count[1]                                                                                                       ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[24]~_DUP_COMB                                                                                                                                ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux26~288                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[15]~_DUP_COMB                                                                                                                                ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~69                                        ; 118     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|initialize_window_1row_post~8096                                                      ; 400     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[0]~15313                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|initialize_window_1row_post                                                           ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~80                                        ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[0]~15314                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~114                                       ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~67                                        ; 169     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[0]~15315                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[0]~15316                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_a_reg[15]                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[0]~15317                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[0]~15318                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ramp_update_new_o                                                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|initialize_window_ext_o~22                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|ramp_dat_ltch[0]~15319                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~108                                       ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Equal0~365                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Equal0~360                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux17~1759                                                                                                                                                    ; 108     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|current_bank~25                                         ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux0~2747                                                                                                                                                     ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~78                                                                                                                                                    ; 140     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~83                                                                                                                                                    ; 140     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|Mux31~3554                                                                                                                                                    ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~10                                                                                                                                        ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~79                                                                                                                                                    ; 139     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~84                                                                                                                                                    ; 139     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[26]~_DUP_COMB                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~80                                                                                                                                                    ; 136     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~85                                                                                                                                                    ; 130     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[0]~634                                                                                                                                                  ; 111     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[25]~_DUP_COMB                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[19]~_DUP_COMB                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][4]~_DUP_COMB                                                                                                      ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[18]~284                                       ; 329     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~81                                                                                                                                                    ; 149     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~86                                                                                                                                                    ; 142     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[28]~_DUP_COMB                                                                                                                   ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|current_bank~26                                         ; 290     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[18]~_DUP_COMB                                                                                                                   ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[9]                                           ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~93                                        ; 207     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]                                           ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[4]                                     ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[3]                                     ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca6~_DUP_COMB                                                                                                                                    ; 105     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca3~_DUP_COMB                                                                                                                                    ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]                                           ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~95                                        ; 201     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~122                                       ; 695     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~89                                        ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat~2067                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat~2056                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Equal0~360                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Equal0~365                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat~2056                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat~2067                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Equal0~360                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Equal0~365                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat~2067                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat~2056                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Equal0~360                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Equal0~365                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat~2067                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat~2056                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Equal0~360                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Equal0~365                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat~2056                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat~2067                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Equal0~360                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Equal0~365                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat~2067                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat~2056                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Equal0~365                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Equal0~360                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat~2056                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat~2067                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat~2067                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp|ramp_dat~2056                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Equal0~360                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|Equal0~365                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[4]~15                                  ; 127     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~68                                        ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_on~28                                                                                                                           ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|wtemp_reg_shift[18]~14794                                     ; 174     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|wtemp_reg_shift[18]~14735                                     ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~92                                        ; 327     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~70                                        ; 233     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~83                                        ; 240     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~126                                       ; 181     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena~12                                                                                                                               ; 100     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|WideOr13~0                                                                                                                                                        ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca4~_DUP_COMB                                                                                                                                    ; 172     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca1~_DUP_COMB                                                                                                                                    ; 175     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[44]~2082                                      ; 281     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[44]~2036                                      ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[0]~139                                       ; 174     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux32~482                                                     ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~12                                         ; 257     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~14                                         ; 153     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~15                                         ; 166     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~16                                         ; 183     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|shifted_initialize_window[4]~15                           ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|shifted_initialize_window[4]~16                           ; 160     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|current_bank~30                                         ; 210     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|shifted_initialize_window[4]                              ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|shifted_initialize_window[4]~18                           ; 149     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|shifted_initialize_window[4]~19                           ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~17                                                                             ; 163     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dispatch:i_dispatch|Selector38~334                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rc_pll:i_rc_pll|altpll:altpll_component|_clk0                                                                                                                                                                 ; 14766   ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rc_pll:i_rc_pll|altpll:altpll_component|_clk2                                                                                                                                                                 ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rc_pll:i_rc_pll|altpll:altpll_component|_clk3                                                                                                                                                                 ; 400     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TCKUTAP                                                                                                                                                                                  ; 561     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rc_pll:i_rc_pll|altpll:altpll_component|_clk0                                                                                                                                                                 ; 14766   ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rst                                                                                                                                                                                                           ; 12863   ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~18                                      ; 988     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~122                                       ; 695     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~86                                        ; 677     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TCKUTAP                                                                                                                                                                                  ; 561     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~104                                       ; 522     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_signaltap:auto_signaltap_0|reset_all                                                                                                                                                                      ; 482     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_hold~26                                                                                                                         ; 455     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_on~30                                                                                                                           ; 454     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~119                                       ; 451     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~111                                       ; 428     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~100                                       ; 401     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rc_pll:i_rc_pll|altpll:altpll_component|_clk3                                                                                                                                                                 ; 400     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|initialize_window_1row_post~8096                                                      ; 400     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; frame_timing:i_frame_timing|frame_timing_core:ftc|initialize_window_o~69                                                                                                                                      ; 399     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd_delayed~10                                                                   ; 376     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[18]~284                                       ; 329     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~92                                        ; 327     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux63~487                                                     ; 300     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|current_bank~26                                         ; 290     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[2]~11                                                                    ; 284     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~93_DUP_REG_105                                                                                                                             ; 281     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[44]~2082                                      ; 281     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; frame_timing:i_frame_timing|frame_timing_core:ftc|Equal1~526                                                                                                                                                  ; 279     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd~8                                                                            ; 274     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~115                                       ; 270     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~12                                         ; 257     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~83                                        ; 240     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~70                                        ; 233     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[0]~456                                                  ; 225     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[4]~460                                                  ; 223     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[0]~633                                                                                                                                                  ; 214     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~11                                                                                                                                        ; 212     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|current_bank~30                                         ; 210     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|pid_prev_reg0[0]~380                                                                                                                                              ; 209     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~93                                        ; 207     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|reg:hdr0|reg_o[11]~1311                                                                                                                                                                   ; 205     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~95                                        ; 201     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~77                                                                                                                                                    ; 200     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~82                                                                                                                                                    ; 200     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74                                                                                                                                                    ; 200     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75                                                                                                                                                    ; 200     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76                                                                                                                                                    ; 200     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~87                                                                                                                                                    ; 200     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux29~542                                                     ; 200     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~16                                         ; 183     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~126                                       ; 181     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dispatch:i_dispatch|dispatch_wishbone:wishbone|addr_o[3]~638                                                                                                                                                  ; 179     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[9]~72                                        ; 175     ;
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II Design Assistant
    Info: Version 6.1 Build 201 11/27/2006 SJ Full Version
    Info: Processing started: Fri Feb 16 19:24:03 2007
Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off readout_card -c readout_card
Warning: Old Design Assistant assignment is used to turn ON/OFF rule. ENABLE_DA_RULE or DISABLE_DA_RULE assignment should be used to turn ON/OFF Design Assistant rule.
    Warning: RESET_RULE_COMB_ASYNCH_RESET
    Warning: RESET_RULE_UNSYNCH_EXRESET
    Warning: RESET_RULE_IMSYNCH_EXRESET
    Warning: RESET_RULE_IMSYNCH_ASYNCH_DOMAIN
    Warning: RESET_RULE_UNSYNCH_ASYNCH_DOMAIN
Warning: Found ignored names in time group
    Info: Time group "ADC Inputs" contains invalid members or exceptions
        Info: Can't find instance name "adc8_ovr" used in timing group assignment
        Info: Can't find instance name "adc1_rdy" used in timing group assignment
        Info: Can't find instance name "adc5_rdy" used in timing group assignment
        Info: Can't find instance name "adc1_ovr" used in timing group assignment
        Info: Can't find instance name "adc4_ovr" used in timing group assignment
        Info: Can't find instance name "adc7_rdy" used in timing group assignment
        Info: Can't find instance name "adc4_rdy" used in timing group assignment
        Info: Can't find instance name "adc3_rdy" used in timing group assignment
        Info: Can't find instance name "adc6_ovr" used in timing group assignment
        Info: Can't find instance name "adc6_rdy" used in timing group assignment
        Info: Can't find instance name "adc7_ovr" used in timing group assignment
        Info: Can't find instance name "adc2_rdy" used in timing group assignment
        Info: Can't find instance name "adc5_ovr" used in timing group assignment
        Info: Can't find instance name "adc3_ovr" used in timing group assignment
        Info: Can't find instance name "adc2_ovr" used in timing group assignment
        Info: Can't find instance name "adc8_rdy" used in timing group assignment
Critical Warning: (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. Found 369 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning: Structure 1 contains 3 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff"
        Critical Warning: Destination node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]"
    Critical Warning: Structure 2 contains 5 node(s)
        Critical Warning: Source node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[5]"
        Critical Warning: Destination node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena"
    Critical Warning: Structure 3 contains 3 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]"
        Critical Warning: Destination node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
    Critical Warning: Structure 4 contains 4 node(s)
        Critical Warning: Source node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]"
        Critical Warning: Destination node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena"
    Critical Warning: Structure 5 contains 2 node(s)
        Critical Warning: Source node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]"
        Critical Warning: Destination node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff"
    Critical Warning: Structure 6 contains 2 node(s)
        Critical Warning: Source node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]"
        Critical Warning: Destination node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff"
    Critical Warning: Structure 7 contains 2 node(s)
        Critical Warning: Source node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]"
        Critical Warning: Destination node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff"
    Critical Warning: Structure 8 contains 2 node(s)
        Critical Warning: Source node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243]"
        Critical Warning: Destination node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff"
    Critical Warning: Structure 9 contains 2 node(s)
        Critical Warning: Source node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244]"
        Critical Warning: Destination node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff"
    Critical Warning: Structure 10 contains 2 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_nck:auto_generated|safe_q[0]"
        Critical Warning: Destination node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]"
    Critical Warning: Structure 11 contains 2 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]"
        Critical Warning: Destination node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]"
    Critical Warning: Structure 12 contains 3 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable"
        Critical Warning: Destination node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]"
    Critical Warning: Structure 13 contains 11 node(s)
        Critical Warning: Source node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6]"
        Critical Warning: Destination node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[0]"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[7]"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[2]"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[1]"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[6]"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[5]"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[4]"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[3]"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_4ii:auto_generated|safe_q[8]"
    Critical Warning: Structure 14 contains 8 node(s)
        Critical Warning: Source node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]"
        Critical Warning: Destination node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2]"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena"
    Critical Warning: Structure 15 contains 3 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff"
        Critical Warning: Destination node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
    Critical Warning: Structure 16 contains 2 node(s)
        Critical Warning: Source node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]"
        Critical Warning: Destination node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff"
    Critical Warning: Structure 17 contains 3 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff"
        Critical Warning: Destination node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
    Critical Warning: Structure 18 contains 2 node(s)
        Critical Warning: Source node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]"
        Critical Warning: Destination node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff"
    Critical Warning: Structure 19 contains 3 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff"
        Critical Warning: Destination node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
    Critical Warning: Structure 20 contains 2 node(s)
        Critical Warning: Source node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]"
        Critical Warning: Destination node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff"
    Critical Warning: Structure 21 contains 3 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff"
        Critical Warning: Destination node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
    Critical Warning: Structure 22 contains 3 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff"
        Critical Warning: Destination node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
    Critical Warning: Structure 23 contains 2 node(s)
        Critical Warning: Source node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]"
        Critical Warning: Destination node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff"
    Critical Warning: Structure 24 contains 3 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff"
        Critical Warning: Destination node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
    Critical Warning: Structure 25 contains 2 node(s)
        Critical Warning: Source node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]"
        Critical Warning: Destination node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff"
    Critical Warning: Structure 26 contains 3 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff"
        Critical Warning: Destination node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
    Critical Warning: Structure 27 contains 2 node(s)
        Critical Warning: Source node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]"
        Critical Warning: Destination node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff"
    Critical Warning: Structure 28 contains 3 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff"
        Critical Warning: Destination node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
    Critical Warning: Structure 29 contains 2 node(s)
        Critical Warning: Source node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]"
        Critical Warning: Destination node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff"
    Critical Warning: Structure 30 contains 3 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff"
        Critical Warning: Destination node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning: (High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. Found 88 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning: Structure 1 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 2 contains 3 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[0]"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]"
    Critical Warning: Structure 3 contains 3 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]"
    Critical Warning: Structure 4 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 5 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 6 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 7 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 8 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 9 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 10 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 11 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 12 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 13 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 14 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 15 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 16 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 17 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 18 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 19 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 20 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 21 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 22 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 23 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 24 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 25 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 26 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 27 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 28 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 29 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Critical Warning: Structure 30 contains 5 node(s)
        Critical Warning: Source node(s) from clock "inclk"
            Critical Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff"
        Critical Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]"
            Critical Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]"
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Warning: (Medium) Rule C104: Clock signal source should drive only input clock ports. Found 1 nodes related to this rule.
    Warning: Node  "rc_pll:i_rc_pll|altpll:altpll_component|_clk3"
        Warning: Clock ports destination node(s) list
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|spi_csb_o"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|spi_dv"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|spi_dv"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|start_delayed"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|spi_csb_o"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|spi_dv"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|spi_dv"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|spi_csb_o"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|spi_dv"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|spi_dv"
            Info: Truncated list of Design Assistant detail messages to 10 messages. (Total 391 messages)
        Warning: Non-clock ports destination node(s) list
            Warning: Node  "dac_clk~248"
            Warning: Node  "dac_clk~249"
            Warning: Node  "dac_clk~250"
            Warning: Node  "dac_clk~251"
            Warning: Node  "dac_clk~252"
            Warning: Node  "dac_clk~253"
            Warning: Node  "dac_clk~254"
            Warning: Node  "dac_clk~255"
Warning: (Medium) Rule C106: Clock signal source should not drive registers that are triggered by different clock edges. Found 2 node(s) related to this rule.
    Warning: Node  "rc_pll:i_rc_pll|altpll:altpll_component|_clk0"
        Warning: Positive edge destination node(s) list
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[13]"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|latch_dac_dat~3"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[13]"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[13]"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[13]"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[13]"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[13]"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[13]"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[13]"
            Warning: Node  "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl|wakeup_dac_clk"
            Info: Truncated list of Design Assistant detail messages to 10 messages. (Total 35873 messages)
        Warning: Negative edge destination node(s) list
            Warning: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a0~portb_address_reg0"
            Warning: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a0~portb_address_reg1"
            Warning: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a0~portb_address_reg2"
            Warning: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a0~portb_address_reg3"
            Warning: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a18~portb_address_reg0"
            Warning: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a18~portb_address_reg1"
            Warning: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a18~portb_address_reg2"
            Warning: Node  "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated|ram_block1a18~portb_address_reg3"
    Warning: Node  "altera_internal_jtag~TCKUTAP"
        Warning: Positive edge destination node(s) list
            Warning: Node  "sld_hub:sld_hub_inst|hub_tdo~698"
            Warning: Node  "sld_hub:sld_hub_inst|hub_tdo~699"
            Warning: Node  "sld_hub:sld_hub_inst|hub_tdo~696"
            Warning: Node  "sld_hub:sld_hub_inst|hub_tdo~697"
            Warning: Node  "sld_hub:sld_hub_inst|hub_tdo~700"
            Warning: Node  "sld_hub:sld_hub_inst|hub_tdo~695"
            Warning: Node  "sld_hub:sld_hub_inst|hub_tdo~701"
        Warning: Negative edge destination node(s) list
            Warning: Node  "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]"
            Warning: Node  "sld_hub:sld_hub_inst|jtag_debug_mode_usr1"
            Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]"
            Warning: Node  "sld_signaltap:auto_signaltap_0|bypass_reg_out"
            Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]"
            Warning: Node  "sld_hub:sld_hub_inst|CLR_SIGNAL"
            Warning: Node  "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]"
            Warning: Node  "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]"
            Warning: Node  "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]"
            Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]"
            Info: Truncated list of Design Assistant detail messages to 10 messages. (Total 634 messages)
Warning: (Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. Found 1 asynchronous clock domain interface structure(s) related to this rule.
    Warning: Structure 1 contains 4 node(s)
        Warning: Source node(s) from clock "inclk"
            Warning: Node  "sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff (Bus)"
        Warning: Synchronizer node(s) from clock "altera_internal_jtag~TCKUTAP"
            Warning: Node  "sld_hub:sld_hub_inst|sld_dffex:IRSR|Q (Bus)"
Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. Found 439 node(s) with highest fan-out.
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|latch_dac_dat~3" has 100 fan-out(s)
    Info: Node "rst" has 12863 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|Selector11~15" has 113 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser|output_slow~3" has 169 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser|output_slow~3" has 36 fan-out(s)
    Info: Node "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.setup" has 35 fan-out(s)
    Info: Node "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Selector2~63" has 34 fan-out(s)
    Info: Node "dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|write_nread" has 46 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux35~279" has 32 fan-out(s)
    Info: Node "dispatch:i_dispatch|dispatch_wishbone:wishbone|dat_o[4]~616" has 99 fan-out(s)
    Info: Node "dispatch:i_dispatch|dispatch_wishbone:wishbone|dat_o[0]~613" has 99 fan-out(s)
    Info: Node "dispatch:i_dispatch|dispatch_wishbone:wishbone|dat_o[1]~614" has 99 fan-out(s)
    Info: Node "dispatch:i_dispatch|reg:hdr0|reg_o[11]~1311" has 205 fan-out(s)
    Info: Node "dispatch:i_dispatch|dispatch_wishbone:wishbone|dat_o[2]~615" has 99 fan-out(s)
    Info: Node "dispatch:i_dispatch|dispatch_wishbone:wishbone|us_timer:wdt|Equal0~65" has 33 fan-out(s)
    Info: Node "dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~97_DUP_REG_107" has 124 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux38~270" has 32 fan-out(s)
    Info: Node "dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~93_DUP_REG_105" has 281 fan-out(s)
    Info: Node "dispatch:i_dispatch|Selector3~25" has 36 fan-out(s)
    Info: Node "dispatch:i_dispatch|dispatch_cmd_receive:receiver|cmd_valid~1048" has 43 fan-out(s)
    Info: Node "dispatch:i_dispatch|pres_state.fetch" has 67 fan-out(s)
    Info: Node "dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.done" has 46 fan-out(s)
    Info: Node "dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~97" has 106 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|Mux31~270" has 32 fan-out(s)
    Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|LessThan0~416" has 32 fan-out(s)
    Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|current_state.got_sync~41" has 119 fan-out(s)
    Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|enable_counters" has 65 fan-out(s)
    Info: Node "dispatch:i_dispatch|reg:hdr1|reg_o[21]" has 55 fan-out(s)
    Info: Node "dispatch:i_dispatch|dispatch_wishbone:wishbone|binary_counter:addr_gen|count[2]" has 117 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|current_state.start_raw" has 44 fan-out(s)
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. Found 50 node(s) with highest fan-out.
    Info: Node "rc_pll:i_rc_pll|altpll:altpll_component|_clk0" has 14766 fan-out(s)
    Info: Node "rst" has 12863 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o~18" has 988 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]~122" has 695 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~86" has 677 fan-out(s)
    Info: Node "altera_internal_jtag~TCKUTAP" has 561 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~104" has 522 fan-out(s)
    Info: Node "sld_signaltap:auto_signaltap_0|reset_all" has 482 fan-out(s)
    Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_hold~26" has 455 fan-out(s)
    Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|current_init_win_state.init_on~30" has 454 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~119" has 451 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]~111" has 428 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]~100" has 401 fan-out(s)
    Info: Node "rc_pll:i_rc_pll|altpll:altpll_component|_clk3" has 400 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|initialize_window_1row_post~8096" has 400 fan-out(s)
    Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|initialize_window_o~69" has 399 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd_delayed~10" has 376 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[18]~284" has 329 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]~92" has 327 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|Mux63~487" has 300 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|current_bank~26" has 290 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[2]~11" has 284 fan-out(s)
    Info: Node "dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle~93_DUP_REG_105" has 281 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[44]~2082" has 281 fan-out(s)
    Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|Equal1~526" has 279 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd~8" has 274 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]~115" has 270 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o~12" has 257 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]~83" has 240 fan-out(s)
    Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]~70" has 233 fan-out(s)
    Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info: Design Assistant information: finished post-fitting analysis of current design -- generated 489 information messages and 461 warning messages
Info: Quartus II Design Assistant was successful. 0 errors, 497 warnings
    Info: Allocated 366 megabytes of memory during processing
    Info: Processing ended: Fri Feb 16 19:27:48 2007
    Info: Elapsed time: 00:03:45


