\subsection{arch Architecture Reference}
\label{classgpio__chirp__sync__top_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=192pt]{d0/d17/classgpio__chirp__sync__top_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf trigger\+\_\+hold}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf gpio\+\_\+sync\+\_\+\+F\+SM}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf reset\+\_\+n\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+width\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mode\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf trxiqpulse\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ddr\+\_\+en\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ch\+\_\+en\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+chirp\+\_\+signal} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+chirp\+\_\+trig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+load\+\_\+counter} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+enable\+\_\+counter} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+\+U\+\_\+D} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst5\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf chirp\+\_\+sync\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf q\+\_\+hold} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf chirp\+\_\+sync\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sld\+\_\+counter} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sclr\+\_\+counter} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+counter} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf chirp\+\_\+sync\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf counter\+\_\+enable} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf gpio\+\_\+chirp\+\_\+sync\+\_\+fsm\+\_\+inst0}  {\bfseries entity gpio\+\_\+chirp\+\_\+sync\+\_\+fsm}   
\item 
{\bf smpl\+\_\+cnt\+\_\+inst5}  {\bfseries entity smpl\+\_\+cnt}   
\item 
{\bf sync\+\_\+reg0}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf sync\+\_\+reg1}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf sync\+\_\+reg2}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf sync\+\_\+reg3}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf sync\+\_\+reg4}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf bus\+\_\+sync\+\_\+reg0}  {\bfseries entity bus\+\_\+sync\+\_\+reg}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 52} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.



\subsubsection{Member Function Documentation}
\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!trigger\+\_\+hold@{trigger\+\_\+hold}}
\index{trigger\+\_\+hold@{trigger\+\_\+hold}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{trigger\+\_\+holdreset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm}trigger\+\_\+hold (
\begin{DoxyParamCaption}
\item[{}]{reset\+\_\+n, }
\item[{}]{clk}
\end{DoxyParamCaption}
)}\label{classgpio__chirp__sync__top_1_1arch_a37f10fcb7cd980a4727de16544f689e2}


Definition at line {\bf 163} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!bus\+\_\+sync\+\_\+reg0@{bus\+\_\+sync\+\_\+reg0}}
\index{bus\+\_\+sync\+\_\+reg0@{bus\+\_\+sync\+\_\+reg0}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{bus\+\_\+sync\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bus\+\_\+sync\+\_\+reg0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{bus\+\_\+sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classgpio__chirp__sync__top_1_1arch_ab4c40aac4a7c660b0e025e7682ee4bb4}


Definition at line {\bf 200} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!ch\+\_\+en\+\_\+sync@{ch\+\_\+en\+\_\+sync}}
\index{ch\+\_\+en\+\_\+sync@{ch\+\_\+en\+\_\+sync}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{ch\+\_\+en\+\_\+sync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_a918590d01aaf44080b7f374076babcfb}


Definition at line {\bf 62} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!counter\+\_\+enable@{counter\+\_\+enable}}
\index{counter\+\_\+enable@{counter\+\_\+enable}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{counter\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf counter\+\_\+enable} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_a15d79cef6e1e8822c888c8a5facb86e8}


Definition at line {\bf 79} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!data\+\_\+counter@{data\+\_\+counter}}
\index{data\+\_\+counter@{data\+\_\+counter}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{data\+\_\+counter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+counter} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf chirp\+\_\+sync\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_aebec0965f3f9213a20b6a9dfa34f9eb7}


Definition at line {\bf 78} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!ddr\+\_\+en\+\_\+sync@{ddr\+\_\+en\+\_\+sync}}
\index{ddr\+\_\+en\+\_\+sync@{ddr\+\_\+en\+\_\+sync}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{ddr\+\_\+en\+\_\+sync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr\+\_\+en\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_af5d595140859fe6e89a98b404265ba79}


Definition at line {\bf 60} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!gpio\+\_\+chirp\+\_\+sync\+\_\+fsm\+\_\+inst0@{gpio\+\_\+chirp\+\_\+sync\+\_\+fsm\+\_\+inst0}}
\index{gpio\+\_\+chirp\+\_\+sync\+\_\+fsm\+\_\+inst0@{gpio\+\_\+chirp\+\_\+sync\+\_\+fsm\+\_\+inst0}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{gpio\+\_\+chirp\+\_\+sync\+\_\+fsm\+\_\+inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf gpio\+\_\+chirp\+\_\+sync\+\_\+fsm\+\_\+inst0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{gpio\+\_\+chirp\+\_\+sync\+\_\+fsm}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classgpio__chirp__sync__top_1_1arch_aae9f1b988d125e104f5c2e406374b097}


Definition at line {\bf 138} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!gpio\+\_\+sync\+\_\+\+F\+SM@{gpio\+\_\+sync\+\_\+\+F\+SM}}
\index{gpio\+\_\+sync\+\_\+\+F\+SM@{gpio\+\_\+sync\+\_\+\+F\+SM}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{gpio\+\_\+sync\+\_\+\+F\+SM}]{\setlength{\rightskip}{0pt plus 5cm}{\bf gpio\+\_\+sync\+\_\+\+F\+SM} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classgpio__chirp__sync__top_1_1arch_a6258e0fd1c7ee41511d954cb70ee8762}


Definition at line {\bf 86} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!inst0\+\_\+chirp\+\_\+signal@{inst0\+\_\+chirp\+\_\+signal}}
\index{inst0\+\_\+chirp\+\_\+signal@{inst0\+\_\+chirp\+\_\+signal}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+chirp\+\_\+signal}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+chirp\+\_\+signal} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_aafb410aec2f3192fe423e0267a19d648}


Definition at line {\bf 65} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!inst0\+\_\+chirp\+\_\+trig@{inst0\+\_\+chirp\+\_\+trig}}
\index{inst0\+\_\+chirp\+\_\+trig@{inst0\+\_\+chirp\+\_\+trig}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+chirp\+\_\+trig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+chirp\+\_\+trig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_af4d72307f6e55fffce95c94e18a06d10}


Definition at line {\bf 66} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!inst0\+\_\+enable\+\_\+counter@{inst0\+\_\+enable\+\_\+counter}}
\index{inst0\+\_\+enable\+\_\+counter@{inst0\+\_\+enable\+\_\+counter}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+enable\+\_\+counter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+enable\+\_\+counter} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_a3ca15d6f27380a79cffe28705e175d34}


Definition at line {\bf 68} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!inst0\+\_\+load\+\_\+counter@{inst0\+\_\+load\+\_\+counter}}
\index{inst0\+\_\+load\+\_\+counter@{inst0\+\_\+load\+\_\+counter}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+load\+\_\+counter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+load\+\_\+counter} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_acc7edb82b73714e56e9f0ddffadd2f7c}


Definition at line {\bf 67} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!inst0\+\_\+\+U\+\_\+D@{inst0\+\_\+\+U\+\_\+D}}
\index{inst0\+\_\+\+U\+\_\+D@{inst0\+\_\+\+U\+\_\+D}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+\+U\+\_\+D}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+\+U\+\_\+D} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_a6c760e6d95d8a3b2c465ac2539f2a0da}


Definition at line {\bf 69} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!inst5\+\_\+q@{inst5\+\_\+q}}
\index{inst5\+\_\+q@{inst5\+\_\+q}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{inst5\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst5\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf chirp\+\_\+sync\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_a7186c980b4e6325f4f98c36ca723ac48}


Definition at line {\bf 72} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!mimo\+\_\+en\+\_\+sync@{mimo\+\_\+en\+\_\+sync}}
\index{mimo\+\_\+en\+\_\+sync@{mimo\+\_\+en\+\_\+sync}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{mimo\+\_\+en\+\_\+sync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_aa515c40f92444715feddfad89cb2e03d}


Definition at line {\bf 61} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!mode\+\_\+sync@{mode\+\_\+sync}}
\index{mode\+\_\+sync@{mode\+\_\+sync}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{mode\+\_\+sync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mode\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_a3bbd5b96a1be40a6267c8e987129aee7}


Definition at line {\bf 58} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!q\+\_\+hold@{q\+\_\+hold}}
\index{q\+\_\+hold@{q\+\_\+hold}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{q\+\_\+hold}]{\setlength{\rightskip}{0pt plus 5cm}{\bf q\+\_\+hold} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf chirp\+\_\+sync\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_a54e72aab78c3a4795eed950398bfe297}


Definition at line {\bf 73} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!reset\+\_\+n\+\_\+sync@{reset\+\_\+n\+\_\+sync}}
\index{reset\+\_\+n\+\_\+sync@{reset\+\_\+n\+\_\+sync}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{reset\+\_\+n\+\_\+sync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_aa2554de9aaecd000fdb96fbcbcd10514}


Definition at line {\bf 56} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!sample\+\_\+width\+\_\+sync@{sample\+\_\+width\+\_\+sync}}
\index{sample\+\_\+width\+\_\+sync@{sample\+\_\+width\+\_\+sync}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{sample\+\_\+width\+\_\+sync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+width\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_ae0a7ebc75938e9bf286d0a800dc93a99}


Definition at line {\bf 57} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!sclr\+\_\+counter@{sclr\+\_\+counter}}
\index{sclr\+\_\+counter@{sclr\+\_\+counter}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{sclr\+\_\+counter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sclr\+\_\+counter} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_a7720398451b6d3d2dc3d89debebd5354}


Definition at line {\bf 77} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!sld\+\_\+counter@{sld\+\_\+counter}}
\index{sld\+\_\+counter@{sld\+\_\+counter}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{sld\+\_\+counter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sld\+\_\+counter} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_aef838e078e581164ab11395b358d7bfd}


Definition at line {\bf 76} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!smpl\+\_\+cnt\+\_\+inst5@{smpl\+\_\+cnt\+\_\+inst5}}
\index{smpl\+\_\+cnt\+\_\+inst5@{smpl\+\_\+cnt\+\_\+inst5}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{smpl\+\_\+cnt\+\_\+inst5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+cnt\+\_\+inst5} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{smpl\+\_\+cnt}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classgpio__chirp__sync__top_1_1arch_a7f86c6d82ca9824e47e702b6ce79acb0}


Definition at line {\bf 160} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!sync\+\_\+reg0@{sync\+\_\+reg0}}
\index{sync\+\_\+reg0@{sync\+\_\+reg0}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classgpio__chirp__sync__top_1_1arch_a6d0f2de0bd56b397adfb1e48896e42ef}


Definition at line {\bf 183} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!sync\+\_\+reg1@{sync\+\_\+reg1}}
\index{sync\+\_\+reg1@{sync\+\_\+reg1}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classgpio__chirp__sync__top_1_1arch_a8fc8454c91408892606d3cf049de8638}


Definition at line {\bf 186} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!sync\+\_\+reg2@{sync\+\_\+reg2}}
\index{sync\+\_\+reg2@{sync\+\_\+reg2}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+reg2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg2} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classgpio__chirp__sync__top_1_1arch_acd983ae79613adccfa068b86d26343cf}


Definition at line {\bf 189} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!sync\+\_\+reg3@{sync\+\_\+reg3}}
\index{sync\+\_\+reg3@{sync\+\_\+reg3}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+reg3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg3} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classgpio__chirp__sync__top_1_1arch_a20af2a21d294a21228a5805525b852eb}


Definition at line {\bf 192} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!sync\+\_\+reg4@{sync\+\_\+reg4}}
\index{sync\+\_\+reg4@{sync\+\_\+reg4}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+reg4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg4} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classgpio__chirp__sync__top_1_1arch_ab5fb1d0b0aabe7b2934f0691cf747050}


Definition at line {\bf 195} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.

\index{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}!trxiqpulse\+\_\+sync@{trxiqpulse\+\_\+sync}}
\index{trxiqpulse\+\_\+sync@{trxiqpulse\+\_\+sync}!gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch@{gpio\+\_\+chirp\+\_\+sync\+\_\+top\+::arch}}
\paragraph[{trxiqpulse\+\_\+sync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trxiqpulse\+\_\+sync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgpio__chirp__sync__top_1_1arch_a7bf2528cfe8db786cb369a00fc2a63cb}


Definition at line {\bf 59} of file {\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/gpio\+\_\+chirp\+\_\+sync/{\bf gpio\+\_\+chirp\+\_\+sync\+\_\+top.\+vhd}\end{DoxyCompactItemize}
