============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Jul 14 2025  11:53:30 pm
  Module:                 Top
  Operating conditions:   PVT_1P08V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin Mem_MemInst_stage_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) Mem_MemInst_tagArray_reg[108][9]/CK
          Clock: (R) realClock
       Endpoint: (F) Mem_MemInst_stage_reg[0]/D
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      53                  
     Required Time:=     847                  
      Launch Clock:-       0                  
         Data Path:-     847                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  Mem_MemInst_tagArray_reg[108][9]/CK -       -     R     (arrival)     25    -     0     0       0    (-,-) 
  Mem_MemInst_tagArray_reg[108][9]/Q  -       CK->Q F     DFFHQX1        1  5.5    87   152     152    (-,-) 
  g130109__4733/Y                     -       A0->Y R     AOI22X4        1  6.6    99    90     242    (-,-) 
  g129831__9315/Y                     -       A->Y  F     NAND2X6        1  6.2    65    74     317    (-,-) 
  g129696__7410/Y                     -       B->Y  R     NOR2X6         1  5.0    44    44     361    (-,-) 
  g129626__5122/Y                     -       B->Y  R     CLKAND2X6      1  7.5    28    64     425    (-,-) 
  g129593__6783/Y                     -       A->Y  F     NAND2X8        1  4.3    39    41     466    (-,-) 
  g130431__5477/Y                     -       B->Y  F     XOR2X2         1  6.2    64   111     577    (-,-) 
  g129552__1881/Y                     -       B->Y  R     NOR2X6         1  7.5    55    50     628    (-,-) 
  g129543__6783/Y                     -       A->Y  F     NAND2X8        1  6.2    51    55     682    (-,-) 
  g129540__4319/Y                     -       A->Y  R     NOR2X6         1  5.0    42    47     729    (-,-) 
  g129537__2398/Y                     -       B->Y  R     CLKAND2X6      2  7.7    28    63     792    (-,-) 
  g129534__7410/Y                     -       A1->Y F     AOI21X4        1  4.1    62    55     847    (-,-) 
  Mem_MemInst_stage_reg[0]/D          -       -     F     DFFRX1         1    -     -     0     847    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 2: MET (255 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      99                  
     Required Time:=     801                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     255                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105086__6131/Y                              -       A->Y   R     NOR2X1           1  4.1   141   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 3: MET (255 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      99                  
     Required Time:=     801                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     255                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105076__8428/Y                              -       A->Y   R     NOR2X1           1  4.1   141   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 4: MET (255 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      99                  
     Required Time:=     801                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     255                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                             -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105080__1617/Y                             -       A->Y   R     NOR2X1           1  4.1   140   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 5: MET (256 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      98                  
     Required Time:=     802                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     256                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105089__7482/Y                              -       A->Y   R     NOR2X1           1  4.1   138   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 6: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105088__5115/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 7: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105101__5107/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 8: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105098__6417/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 9: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105090__4733/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 10: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105085__7098/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 11: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105087__1881/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 12: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105073__5107/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 13: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105078__6783/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 14: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105072__2398/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 15: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105082__1705/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 16: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105095__2346/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 17: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105091__6161/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 18: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105083__5122/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 19: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105077__5526/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 20: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105075__4319/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 21: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105092__9315/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 22: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105094__2883/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 23: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105081__2802/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 24: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                              -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105079__3680/Y                              -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 25: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                             -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105103__4319/Y                             -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 26: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                             -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105084__8246/Y                             -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 27: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                             -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105074__6260/Y                             -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 28: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                             -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105093__9945/Y                             -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 29: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                             -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105097__7410/Y                             -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 30: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                             -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105102__6260/Y                             -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 31: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                             -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105100__2398/Y                             -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 32: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                             -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105099__5477/Y                             -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 33: MET (258 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
  Gate Check Setup:-      96                  
     Required Time:=     804                  
      Launch Clock:-       0                  
         Data Path:-     546                  
             Slack:=     258                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           1  4.7    76   192     192    (-,-) 
  g105953__9945/Y                             -       B->Y   F     OR2X6           32 74.9   211   194     386    (-,-) 
  g105096__1666/Y                             -       A->Y   R     NOR2X1           1  4.1   133   160     546    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     546    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

