(t0) {
  pc = 0
  ibuf = {
    0: 
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    d8    DN    r0    0     (0)    <-h- <-t-
    d9    DN    r0    0     (0)   
    d10   DN    r0    0     (0)   
    d11   DN    r0    0     (0)   
    d12   DN    r0    0     (0)   
    d13   DN    r0    0     (0)   
    d14   DN    r0    0     (0)   
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    0
    type  seq   addr  fwd   
    ------------------------
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 0
instructions_executed = 0
instructions_per_cycle = -nan
(t1) {
  pc = 1
  ibuf = {
    0: movi 0 0
  }
  rat = {
    0 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    d8    DN    r0    0     (0)    <-h- <-t-
    d9    DN    r0    0     (0)   
    d10   DN    r0    0     (0)   
    d11   DN    r0    0     (0)   
    d12   DN    r0    0     (0)   
    d13   DN    r0    0     (0)   
    d14   DN    r0    0     (0)   
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    0
    type  seq   addr  fwd   
    ------------------------
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 1
instructions_executed = 0
instructions_per_cycle = 0
(t2) {
  pc = 2
  ibuf = {
    1: lw 1 0 0
  }
  rat = {
    8 1 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    d8    WB    r0    0     n/a    <-t-
    d9    DN    r0    0     (0)    <-h-
    d10   DN    r0    0     (0)   
    d11   DN    r0    0     (0)   
    d12   DN    r0    0     (0)   
    d13   DN    r0    0     (0)   
    d14   DN    r0    0     (0)   
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    movi  0     0     0     d8    
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    0
    type  seq   addr  fwd   
    ------------------------
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 2
instructions_executed = 0
instructions_per_cycle = 0
(t3) {
  pc = 3
  ibuf = {
    2: sw 2 0 0
  }
  rat = {
    8 9 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    d8    WB    r0    0     n/a    <-t-
    d9    DN    r1    0     n/a   
    d10   DN    r0    0     (0)    <-h-
    d11   DN    r0    0     (0)   
    d12   DN    r0    0     (0)   
    d13   DN    r0    0     (0)   
    d14   DN    r0    0     (0)   
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    lw    0     0     0     d9    
  }
  alu = {
    d8 <-- 0 movi 0 (0)
    = 0 writeback
  }
  bu = {
    --- nop ---
  }
  lsu = {
    0
    type  seq   addr  fwd   
    ------------------------
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 3
instructions_executed = 0
instructions_per_cycle = 0
(t4) {
  pc = 4
  ibuf = {
    3: lw 1 0 0
  }
  rat = {
    8 9 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a    <-t-
    d9    DN    r1    0     n/a   
    d10   DN    n/a   0     n/a   
    d11   DN    r0    0     (0)    <-h-
    d12   DN    r0    0     (0)   
    d13   DN    r0    0     (0)   
    d14   DN    r0    0     (0)   
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    sw    0     0     0     d10   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    1
    type  seq   addr  fwd   
    ------------------------
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 4
instructions_executed = 0
instructions_per_cycle = 0
(t5) {
  pc = 5
  ibuf = {
    4: sw 3 0 0
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    r0    0     (0)    <-h-
    d13   DN    r0    0     (0)   
    d14   DN    r0    0     (0)   
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    lw    0     0     0     d11   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    2
    type  seq   addr  fwd   
    ------------------------
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 5
instructions_executed = 1
instructions_per_cycle = 0.2
(t6) {
  pc = 6
  ibuf = {
    5: end
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    d13   DN    r0    0     (0)    <-h-
    d14   DN    r0    0     (0)   
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
    sw    0     0     0     d12   
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    3
    type  seq   addr  fwd   
    ------------------------
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 6
instructions_executed = 1
instructions_per_cycle = 0.166667
(t7) {
  pc = 7
  ibuf = {
    6: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 7
instructions_executed = 1
instructions_per_cycle = 0.142857
(t8) {
  pc = 8
  ibuf = {
    7: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 8
instructions_executed = 1
instructions_per_cycle = 0.125
(t9) {
  pc = 9
  ibuf = {
    8: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 9
instructions_executed = 1
instructions_per_cycle = 0.111111
(t10) {
  pc = 10
  ibuf = {
    9: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 10
instructions_executed = 1
instructions_per_cycle = 0.1
(t11) {
  pc = 11
  ibuf = {
    10: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 11
instructions_executed = 1
instructions_per_cycle = 0.0909091
(t12) {
  pc = 12
  ibuf = {
    11: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 12
instructions_executed = 1
instructions_per_cycle = 0.0833333
(t13) {
  pc = 13
  ibuf = {
    12: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 13
instructions_executed = 1
instructions_per_cycle = 0.0769231
(t14) {
  pc = 14
  ibuf = {
    13: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 14
instructions_executed = 1
instructions_per_cycle = 0.0714286
(t15) {
  pc = 15
  ibuf = {
    14: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 15
instructions_executed = 1
instructions_per_cycle = 0.0666667
(t16) {
  pc = 16
  ibuf = {
    15: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 16
instructions_executed = 1
instructions_per_cycle = 0.0625
(t17) {
  pc = 17
  ibuf = {
    16: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 17
instructions_executed = 1
instructions_per_cycle = 0.0588235
(t18) {
  pc = 18
  ibuf = {
    17: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 18
instructions_executed = 1
instructions_per_cycle = 0.0555556
(t19) {
  pc = 19
  ibuf = {
    18: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 19
instructions_executed = 1
instructions_per_cycle = 0.0526316
(t20) {
  pc = 20
  ibuf = {
    19: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 20
instructions_executed = 1
instructions_per_cycle = 0.05
(t21) {
  pc = 21
  ibuf = {
    20: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 21
instructions_executed = 1
instructions_per_cycle = 0.047619
(t22) {
  pc = 22
  ibuf = {
    21: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 22
instructions_executed = 1
instructions_per_cycle = 0.0454545
(t23) {
  pc = 23
  ibuf = {
    22: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 23
instructions_executed = 1
instructions_per_cycle = 0.0434783
(t24) {
  pc = 24
  ibuf = {
    23: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 24
instructions_executed = 1
instructions_per_cycle = 0.0416667
(t25) {
  pc = 25
  ibuf = {
    24: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 25
instructions_executed = 1
instructions_per_cycle = 0.04
(t26) {
  pc = 26
  ibuf = {
    25: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 26
instructions_executed = 1
instructions_per_cycle = 0.0384615
(t27) {
  pc = 27
  ibuf = {
    26: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 27
instructions_executed = 1
instructions_per_cycle = 0.037037
(t28) {
  pc = 28
  ibuf = {
    27: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 28
instructions_executed = 1
instructions_per_cycle = 0.0357143
(t29) {
  pc = 29
  ibuf = {
    28: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 29
instructions_executed = 1
instructions_per_cycle = 0.0344828
(t30) {
  pc = 30
  ibuf = {
    29: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 30
instructions_executed = 1
instructions_per_cycle = 0.0333333
(t31) {
  pc = 31
  ibuf = {
    30: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 31
instructions_executed = 1
instructions_per_cycle = 0.0322581
(t32) {
  pc = 32
  ibuf = {
    31: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 32
instructions_executed = 1
instructions_per_cycle = 0.03125
(t33) {
  pc = 33
  ibuf = {
    32: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 33
instructions_executed = 1
instructions_per_cycle = 0.030303
(t34) {
  pc = 34
  ibuf = {
    33: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 34
instructions_executed = 1
instructions_per_cycle = 0.0294118
(t35) {
  pc = 35
  ibuf = {
    34: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 35
instructions_executed = 1
instructions_per_cycle = 0.0285714
(t36) {
  pc = 36
  ibuf = {
    35: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 36
instructions_executed = 1
instructions_per_cycle = 0.0277778
(t37) {
  pc = 37
  ibuf = {
    36: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 37
instructions_executed = 1
instructions_per_cycle = 0.027027
(t38) {
  pc = 38
  ibuf = {
    37: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 38
instructions_executed = 1
instructions_per_cycle = 0.0263158
(t39) {
  pc = 39
  ibuf = {
    38: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 39
instructions_executed = 1
instructions_per_cycle = 0.025641
(t40) {
  pc = 40
  ibuf = {
    39: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 40
instructions_executed = 1
instructions_per_cycle = 0.025
(t41) {
  pc = 41
  ibuf = {
    40: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 41
instructions_executed = 1
instructions_per_cycle = 0.0243902
(t42) {
  pc = 42
  ibuf = {
    41: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 42
instructions_executed = 1
instructions_per_cycle = 0.0238095
(t43) {
  pc = 43
  ibuf = {
    42: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 43
instructions_executed = 1
instructions_per_cycle = 0.0232558
(t44) {
  pc = 44
  ibuf = {
    43: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 44
instructions_executed = 1
instructions_per_cycle = 0.0227273
(t45) {
  pc = 45
  ibuf = {
    44: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 45
instructions_executed = 1
instructions_per_cycle = 0.0222222
(t46) {
  pc = 46
  ibuf = {
    45: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 46
instructions_executed = 1
instructions_per_cycle = 0.0217391
(t47) {
  pc = 47
  ibuf = {
    46: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 47
instructions_executed = 1
instructions_per_cycle = 0.0212766
(t48) {
  pc = 48
  ibuf = {
    47: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 48
instructions_executed = 1
instructions_per_cycle = 0.0208333
(t49) {
  pc = 49
  ibuf = {
    48: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 49
instructions_executed = 1
instructions_per_cycle = 0.0204082
(t50) {
  pc = 50
  ibuf = {
    49: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 50
instructions_executed = 1
instructions_per_cycle = 0.02
(t51) {
  pc = 51
  ibuf = {
    50: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 51
instructions_executed = 1
instructions_per_cycle = 0.0196078
(t52) {
  pc = 52
  ibuf = {
    51: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 52
instructions_executed = 1
instructions_per_cycle = 0.0192308
(t53) {
  pc = 53
  ibuf = {
    52: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 53
instructions_executed = 1
instructions_per_cycle = 0.0188679
(t54) {
  pc = 54
  ibuf = {
    53: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 54
instructions_executed = 1
instructions_per_cycle = 0.0185185
(t55) {
  pc = 55
  ibuf = {
    54: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 55
instructions_executed = 1
instructions_per_cycle = 0.0181818
(t56) {
  pc = 56
  ibuf = {
    55: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 56
instructions_executed = 1
instructions_per_cycle = 0.0178571
(t57) {
  pc = 57
  ibuf = {
    56: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 57
instructions_executed = 1
instructions_per_cycle = 0.0175439
(t58) {
  pc = 58
  ibuf = {
    57: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 58
instructions_executed = 1
instructions_per_cycle = 0.0172414
(t59) {
  pc = 59
  ibuf = {
    58: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 59
instructions_executed = 1
instructions_per_cycle = 0.0169492
(t60) {
  pc = 60
  ibuf = {
    59: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 60
instructions_executed = 1
instructions_per_cycle = 0.0166667
(t61) {
  pc = 61
  ibuf = {
    60: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 61
instructions_executed = 1
instructions_per_cycle = 0.0163934
(t62) {
  pc = 62
  ibuf = {
    61: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 62
instructions_executed = 1
instructions_per_cycle = 0.016129
(t63) {
  pc = 63
  ibuf = {
    62: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 63
instructions_executed = 1
instructions_per_cycle = 0.015873
(t64) {
  pc = 64
  ibuf = {
    63: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 64
instructions_executed = 1
instructions_per_cycle = 0.015625
(t65) {
  pc = 65
  ibuf = {
    64: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 65
instructions_executed = 1
instructions_per_cycle = 0.0153846
(t66) {
  pc = 66
  ibuf = {
    65: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 66
instructions_executed = 1
instructions_per_cycle = 0.0151515
(t67) {
  pc = 67
  ibuf = {
    66: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 67
instructions_executed = 1
instructions_per_cycle = 0.0149254
(t68) {
  pc = 68
  ibuf = {
    67: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 68
instructions_executed = 1
instructions_per_cycle = 0.0147059
(t69) {
  pc = 69
  ibuf = {
    68: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 69
instructions_executed = 1
instructions_per_cycle = 0.0144928
(t70) {
  pc = 70
  ibuf = {
    69: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 70
instructions_executed = 1
instructions_per_cycle = 0.0142857
(t71) {
  pc = 71
  ibuf = {
    70: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 71
instructions_executed = 1
instructions_per_cycle = 0.0140845
(t72) {
  pc = 72
  ibuf = {
    71: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 72
instructions_executed = 1
instructions_per_cycle = 0.0138889
(t73) {
  pc = 73
  ibuf = {
    72: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 73
instructions_executed = 1
instructions_per_cycle = 0.0136986
(t74) {
  pc = 74
  ibuf = {
    73: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 74
instructions_executed = 1
instructions_per_cycle = 0.0135135
(t75) {
  pc = 75
  ibuf = {
    74: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 75
instructions_executed = 1
instructions_per_cycle = 0.0133333
(t76) {
  pc = 76
  ibuf = {
    75: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 76
instructions_executed = 1
instructions_per_cycle = 0.0131579
(t77) {
  pc = 77
  ibuf = {
    76: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 77
instructions_executed = 1
instructions_per_cycle = 0.012987
(t78) {
  pc = 78
  ibuf = {
    77: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 78
instructions_executed = 1
instructions_per_cycle = 0.0128205
(t79) {
  pc = 79
  ibuf = {
    78: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 79
instructions_executed = 1
instructions_per_cycle = 0.0126582
(t80) {
  pc = 80
  ibuf = {
    79: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 80
instructions_executed = 1
instructions_per_cycle = 0.0125
(t81) {
  pc = 81
  ibuf = {
    80: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 81
instructions_executed = 1
instructions_per_cycle = 0.0123457
(t82) {
  pc = 82
  ibuf = {
    81: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 82
instructions_executed = 1
instructions_per_cycle = 0.0121951
(t83) {
  pc = 83
  ibuf = {
    82: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 83
instructions_executed = 1
instructions_per_cycle = 0.0120482
(t84) {
  pc = 84
  ibuf = {
    83: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 84
instructions_executed = 1
instructions_per_cycle = 0.0119048
(t85) {
  pc = 85
  ibuf = {
    84: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 85
instructions_executed = 1
instructions_per_cycle = 0.0117647
(t86) {
  pc = 86
  ibuf = {
    85: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 86
instructions_executed = 1
instructions_per_cycle = 0.0116279
(t87) {
  pc = 87
  ibuf = {
    86: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 87
instructions_executed = 1
instructions_per_cycle = 0.0114943
(t88) {
  pc = 88
  ibuf = {
    87: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 88
instructions_executed = 1
instructions_per_cycle = 0.0113636
(t89) {
  pc = 89
  ibuf = {
    88: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 89
instructions_executed = 1
instructions_per_cycle = 0.011236
(t90) {
  pc = 90
  ibuf = {
    89: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 90
instructions_executed = 1
instructions_per_cycle = 0.0111111
(t91) {
  pc = 91
  ibuf = {
    90: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 91
instructions_executed = 1
instructions_per_cycle = 0.010989
(t92) {
  pc = 92
  ibuf = {
    91: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 92
instructions_executed = 1
instructions_per_cycle = 0.0108696
(t93) {
  pc = 93
  ibuf = {
    92: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 93
instructions_executed = 1
instructions_per_cycle = 0.0107527
(t94) {
  pc = 94
  ibuf = {
    93: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 94
instructions_executed = 1
instructions_per_cycle = 0.0106383
(t95) {
  pc = 95
  ibuf = {
    94: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 95
instructions_executed = 1
instructions_per_cycle = 0.0105263
(t96) {
  pc = 96
  ibuf = {
    95: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 96
instructions_executed = 1
instructions_per_cycle = 0.0104167
(t97) {
  pc = 97
  ibuf = {
    96: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 97
instructions_executed = 1
instructions_per_cycle = 0.0103093
(t98) {
  pc = 98
  ibuf = {
    97: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 98
instructions_executed = 1
instructions_per_cycle = 0.0102041
(t99) {
  pc = 99
  ibuf = {
    98: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 99
instructions_executed = 1
instructions_per_cycle = 0.010101
(t100) {
  pc = 100
  ibuf = {
    99: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 100
instructions_executed = 1
instructions_per_cycle = 0.01
(t101) {
  pc = 101
  ibuf = {
    100: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 101
instructions_executed = 1
instructions_per_cycle = 0.00990099
(t102) {
  pc = 102
  ibuf = {
    101: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 102
instructions_executed = 1
instructions_per_cycle = 0.00980392
(t103) {
  pc = 103
  ibuf = {
    102: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 103
instructions_executed = 1
instructions_per_cycle = 0.00970874
(t104) {
  pc = 104
  ibuf = {
    103: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 104
instructions_executed = 1
instructions_per_cycle = 0.00961538
(t105) {
  pc = 105
  ibuf = {
    104: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 105
instructions_executed = 1
instructions_per_cycle = 0.00952381
(t106) {
  pc = 106
  ibuf = {
    105: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 106
instructions_executed = 1
instructions_per_cycle = 0.00943396
(t107) {
  pc = 107
  ibuf = {
    106: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 107
instructions_executed = 1
instructions_per_cycle = 0.00934579
(t108) {
  pc = 108
  ibuf = {
    107: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 108
instructions_executed = 1
instructions_per_cycle = 0.00925926
(t109) {
  pc = 109
  ibuf = {
    108: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 109
instructions_executed = 1
instructions_per_cycle = 0.00917431
(t110) {
  pc = 110
  ibuf = {
    109: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 110
instructions_executed = 1
instructions_per_cycle = 0.00909091
(t111) {
  pc = 111
  ibuf = {
    110: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 111
instructions_executed = 1
instructions_per_cycle = 0.00900901
(t112) {
  pc = 112
  ibuf = {
    111: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 112
instructions_executed = 1
instructions_per_cycle = 0.00892857
(t113) {
  pc = 113
  ibuf = {
    112: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 113
instructions_executed = 1
instructions_per_cycle = 0.00884956
(t114) {
  pc = 114
  ibuf = {
    113: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 114
instructions_executed = 1
instructions_per_cycle = 0.00877193
(t115) {
  pc = 115
  ibuf = {
    114: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 115
instructions_executed = 1
instructions_per_cycle = 0.00869565
(t116) {
  pc = 116
  ibuf = {
    115: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 116
instructions_executed = 1
instructions_per_cycle = 0.00862069
(t117) {
  pc = 117
  ibuf = {
    116: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 117
instructions_executed = 1
instructions_per_cycle = 0.00854701
(t118) {
  pc = 118
  ibuf = {
    117: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 118
instructions_executed = 1
instructions_per_cycle = 0.00847458
(t119) {
  pc = 119
  ibuf = {
    118: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 119
instructions_executed = 1
instructions_per_cycle = 0.00840336
(t120) {
  pc = 120
  ibuf = {
    119: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 120
instructions_executed = 1
instructions_per_cycle = 0.00833333
(t121) {
  pc = 121
  ibuf = {
    120: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 121
instructions_executed = 1
instructions_per_cycle = 0.00826446
(t122) {
  pc = 122
  ibuf = {
    121: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 122
instructions_executed = 1
instructions_per_cycle = 0.00819672
(t123) {
  pc = 123
  ibuf = {
    122: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 123
instructions_executed = 1
instructions_per_cycle = 0.00813008
(t124) {
  pc = 124
  ibuf = {
    123: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 124
instructions_executed = 1
instructions_per_cycle = 0.00806452
(t125) {
  pc = 125
  ibuf = {
    124: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 125
instructions_executed = 1
instructions_per_cycle = 0.008
(t126) {
  pc = 126
  ibuf = {
    125: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 126
instructions_executed = 1
instructions_per_cycle = 0.00793651
(t127) {
  pc = 127
  ibuf = {
    126: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 127
instructions_executed = 1
instructions_per_cycle = 0.00787402
(t128) {
  pc = 128
  ibuf = {
    127: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 128
instructions_executed = 1
instructions_per_cycle = 0.0078125
(t129) {
  pc = 129
  ibuf = {
    128: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 129
instructions_executed = 1
instructions_per_cycle = 0.00775194
(t130) {
  pc = 130
  ibuf = {
    129: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 130
instructions_executed = 1
instructions_per_cycle = 0.00769231
(t131) {
  pc = 131
  ibuf = {
    130: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 131
instructions_executed = 1
instructions_per_cycle = 0.00763359
(t132) {
  pc = 132
  ibuf = {
    131: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 132
instructions_executed = 1
instructions_per_cycle = 0.00757576
(t133) {
  pc = 133
  ibuf = {
    132: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 133
instructions_executed = 1
instructions_per_cycle = 0.0075188
(t134) {
  pc = 134
  ibuf = {
    133: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 134
instructions_executed = 1
instructions_per_cycle = 0.00746269
(t135) {
  pc = 135
  ibuf = {
    134: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 135
instructions_executed = 1
instructions_per_cycle = 0.00740741
(t136) {
  pc = 136
  ibuf = {
    135: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 136
instructions_executed = 1
instructions_per_cycle = 0.00735294
(t137) {
  pc = 137
  ibuf = {
    136: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 137
instructions_executed = 1
instructions_per_cycle = 0.00729927
(t138) {
  pc = 138
  ibuf = {
    137: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 138
instructions_executed = 1
instructions_per_cycle = 0.00724638
(t139) {
  pc = 139
  ibuf = {
    138: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 139
instructions_executed = 1
instructions_per_cycle = 0.00719424
(t140) {
  pc = 140
  ibuf = {
    139: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 140
instructions_executed = 1
instructions_per_cycle = 0.00714286
(t141) {
  pc = 141
  ibuf = {
    140: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 141
instructions_executed = 1
instructions_per_cycle = 0.0070922
(t142) {
  pc = 142
  ibuf = {
    141: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 142
instructions_executed = 1
instructions_per_cycle = 0.00704225
(t143) {
  pc = 143
  ibuf = {
    142: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 143
instructions_executed = 1
instructions_per_cycle = 0.00699301
(t144) {
  pc = 144
  ibuf = {
    143: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 144
instructions_executed = 1
instructions_per_cycle = 0.00694444
(t145) {
  pc = 145
  ibuf = {
    144: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 145
instructions_executed = 1
instructions_per_cycle = 0.00689655
(t146) {
  pc = 146
  ibuf = {
    145: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 146
instructions_executed = 1
instructions_per_cycle = 0.00684932
(t147) {
  pc = 147
  ibuf = {
    146: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 147
instructions_executed = 1
instructions_per_cycle = 0.00680272
(t148) {
  pc = 148
  ibuf = {
    147: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 148
instructions_executed = 1
instructions_per_cycle = 0.00675676
(t149) {
  pc = 149
  ibuf = {
    148: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 149
instructions_executed = 1
instructions_per_cycle = 0.00671141
(t150) {
  pc = 150
  ibuf = {
    149: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 150
instructions_executed = 1
instructions_per_cycle = 0.00666667
(t151) {
  pc = 151
  ibuf = {
    150: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 151
instructions_executed = 1
instructions_per_cycle = 0.00662252
(t152) {
  pc = 152
  ibuf = {
    151: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 152
instructions_executed = 1
instructions_per_cycle = 0.00657895
(t153) {
  pc = 153
  ibuf = {
    152: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 153
instructions_executed = 1
instructions_per_cycle = 0.00653595
(t154) {
  pc = 154
  ibuf = {
    153: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 154
instructions_executed = 1
instructions_per_cycle = 0.00649351
(t155) {
  pc = 155
  ibuf = {
    154: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 155
instructions_executed = 1
instructions_per_cycle = 0.00645161
(t156) {
  pc = 156
  ibuf = {
    155: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 156
instructions_executed = 1
instructions_per_cycle = 0.00641026
(t157) {
  pc = 157
  ibuf = {
    156: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 157
instructions_executed = 1
instructions_per_cycle = 0.00636943
(t158) {
  pc = 158
  ibuf = {
    157: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 158
instructions_executed = 1
instructions_per_cycle = 0.00632911
(t159) {
  pc = 159
  ibuf = {
    158: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 159
instructions_executed = 1
instructions_per_cycle = 0.00628931
(t160) {
  pc = 160
  ibuf = {
    159: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 160
instructions_executed = 1
instructions_per_cycle = 0.00625
(t161) {
  pc = 161
  ibuf = {
    160: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 161
instructions_executed = 1
instructions_per_cycle = 0.00621118
(t162) {
  pc = 162
  ibuf = {
    161: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 162
instructions_executed = 1
instructions_per_cycle = 0.00617284
(t163) {
  pc = 163
  ibuf = {
    162: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 163
instructions_executed = 1
instructions_per_cycle = 0.00613497
(t164) {
  pc = 164
  ibuf = {
    163: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 164
instructions_executed = 1
instructions_per_cycle = 0.00609756
(t165) {
  pc = 165
  ibuf = {
    164: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 165
instructions_executed = 1
instructions_per_cycle = 0.00606061
(t166) {
  pc = 166
  ibuf = {
    165: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 166
instructions_executed = 1
instructions_per_cycle = 0.0060241
(t167) {
  pc = 167
  ibuf = {
    166: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 167
instructions_executed = 1
instructions_per_cycle = 0.00598802
(t168) {
  pc = 168
  ibuf = {
    167: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 168
instructions_executed = 1
instructions_per_cycle = 0.00595238
(t169) {
  pc = 169
  ibuf = {
    168: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 169
instructions_executed = 1
instructions_per_cycle = 0.00591716
(t170) {
  pc = 170
  ibuf = {
    169: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 170
instructions_executed = 1
instructions_per_cycle = 0.00588235
(t171) {
  pc = 171
  ibuf = {
    170: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 171
instructions_executed = 1
instructions_per_cycle = 0.00584795
(t172) {
  pc = 172
  ibuf = {
    171: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 172
instructions_executed = 1
instructions_per_cycle = 0.00581395
(t173) {
  pc = 173
  ibuf = {
    172: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 173
instructions_executed = 1
instructions_per_cycle = 0.00578035
(t174) {
  pc = 174
  ibuf = {
    173: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 174
instructions_executed = 1
instructions_per_cycle = 0.00574713
(t175) {
  pc = 175
  ibuf = {
    174: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 175
instructions_executed = 1
instructions_per_cycle = 0.00571429
(t176) {
  pc = 176
  ibuf = {
    175: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 176
instructions_executed = 1
instructions_per_cycle = 0.00568182
(t177) {
  pc = 177
  ibuf = {
    176: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 177
instructions_executed = 1
instructions_per_cycle = 0.00564972
(t178) {
  pc = 178
  ibuf = {
    177: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 178
instructions_executed = 1
instructions_per_cycle = 0.00561798
(t179) {
  pc = 179
  ibuf = {
    178: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 179
instructions_executed = 1
instructions_per_cycle = 0.00558659
(t180) {
  pc = 180
  ibuf = {
    179: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 180
instructions_executed = 1
instructions_per_cycle = 0.00555556
(t181) {
  pc = 181
  ibuf = {
    180: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 181
instructions_executed = 1
instructions_per_cycle = 0.00552486
(t182) {
  pc = 182
  ibuf = {
    181: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 182
instructions_executed = 1
instructions_per_cycle = 0.00549451
(t183) {
  pc = 183
  ibuf = {
    182: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 183
instructions_executed = 1
instructions_per_cycle = 0.00546448
(t184) {
  pc = 184
  ibuf = {
    183: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 184
instructions_executed = 1
instructions_per_cycle = 0.00543478
(t185) {
  pc = 185
  ibuf = {
    184: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 185
instructions_executed = 1
instructions_per_cycle = 0.00540541
(t186) {
  pc = 186
  ibuf = {
    185: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 186
instructions_executed = 1
instructions_per_cycle = 0.00537634
(t187) {
  pc = 187
  ibuf = {
    186: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 187
instructions_executed = 1
instructions_per_cycle = 0.00534759
(t188) {
  pc = 188
  ibuf = {
    187: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 188
instructions_executed = 1
instructions_per_cycle = 0.00531915
(t189) {
  pc = 189
  ibuf = {
    188: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 189
instructions_executed = 1
instructions_per_cycle = 0.00529101
(t190) {
  pc = 190
  ibuf = {
    189: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 190
instructions_executed = 1
instructions_per_cycle = 0.00526316
(t191) {
  pc = 191
  ibuf = {
    190: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 191
instructions_executed = 1
instructions_per_cycle = 0.0052356
(t192) {
  pc = 192
  ibuf = {
    191: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 192
instructions_executed = 1
instructions_per_cycle = 0.00520833
(t193) {
  pc = 193
  ibuf = {
    192: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 193
instructions_executed = 1
instructions_per_cycle = 0.00518135
(t194) {
  pc = 194
  ibuf = {
    193: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 194
instructions_executed = 1
instructions_per_cycle = 0.00515464
(t195) {
  pc = 195
  ibuf = {
    194: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 195
instructions_executed = 1
instructions_per_cycle = 0.00512821
(t196) {
  pc = 196
  ibuf = {
    195: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 196
instructions_executed = 1
instructions_per_cycle = 0.00510204
(t197) {
  pc = 197
  ibuf = {
    196: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 197
instructions_executed = 1
instructions_per_cycle = 0.00507614
(t198) {
  pc = 198
  ibuf = {
    197: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 198
instructions_executed = 1
instructions_per_cycle = 0.00505051
(t199) {
  pc = 199
  ibuf = {
    198: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 199
instructions_executed = 1
instructions_per_cycle = 0.00502513
(t200) {
  pc = 200
  ibuf = {
    199: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 200
instructions_executed = 1
instructions_per_cycle = 0.005
(t201) {
  pc = 201
  ibuf = {
    200: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 201
instructions_executed = 1
instructions_per_cycle = 0.00497512
(t202) {
  pc = 202
  ibuf = {
    201: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 202
instructions_executed = 1
instructions_per_cycle = 0.0049505
(t203) {
  pc = 203
  ibuf = {
    202: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 203
instructions_executed = 1
instructions_per_cycle = 0.00492611
(t204) {
  pc = 204
  ibuf = {
    203: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 204
instructions_executed = 1
instructions_per_cycle = 0.00490196
(t205) {
  pc = 205
  ibuf = {
    204: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 205
instructions_executed = 1
instructions_per_cycle = 0.00487805
(t206) {
  pc = 206
  ibuf = {
    205: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 206
instructions_executed = 1
instructions_per_cycle = 0.00485437
(t207) {
  pc = 207
  ibuf = {
    206: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 207
instructions_executed = 1
instructions_per_cycle = 0.00483092
(t208) {
  pc = 208
  ibuf = {
    207: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 208
instructions_executed = 1
instructions_per_cycle = 0.00480769
(t209) {
  pc = 209
  ibuf = {
    208: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 209
instructions_executed = 1
instructions_per_cycle = 0.00478469
(t210) {
  pc = 210
  ibuf = {
    209: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 210
instructions_executed = 1
instructions_per_cycle = 0.0047619
(t211) {
  pc = 211
  ibuf = {
    210: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 211
instructions_executed = 1
instructions_per_cycle = 0.00473934
(t212) {
  pc = 212
  ibuf = {
    211: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 212
instructions_executed = 1
instructions_per_cycle = 0.00471698
(t213) {
  pc = 213
  ibuf = {
    212: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 213
instructions_executed = 1
instructions_per_cycle = 0.00469484
(t214) {
  pc = 214
  ibuf = {
    213: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 214
instructions_executed = 1
instructions_per_cycle = 0.0046729
(t215) {
  pc = 215
  ibuf = {
    214: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 215
instructions_executed = 1
instructions_per_cycle = 0.00465116
(t216) {
  pc = 216
  ibuf = {
    215: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 216
instructions_executed = 1
instructions_per_cycle = 0.00462963
(t217) {
  pc = 217
  ibuf = {
    216: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 217
instructions_executed = 1
instructions_per_cycle = 0.00460829
(t218) {
  pc = 218
  ibuf = {
    217: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 218
instructions_executed = 1
instructions_per_cycle = 0.00458716
(t219) {
  pc = 219
  ibuf = {
    218: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 219
instructions_executed = 1
instructions_per_cycle = 0.00456621
(t220) {
  pc = 220
  ibuf = {
    219: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 220
instructions_executed = 1
instructions_per_cycle = 0.00454545
(t221) {
  pc = 221
  ibuf = {
    220: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 221
instructions_executed = 1
instructions_per_cycle = 0.00452489
(t222) {
  pc = 222
  ibuf = {
    221: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 222
instructions_executed = 1
instructions_per_cycle = 0.0045045
(t223) {
  pc = 223
  ibuf = {
    222: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 223
instructions_executed = 1
instructions_per_cycle = 0.0044843
(t224) {
  pc = 224
  ibuf = {
    223: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 224
instructions_executed = 1
instructions_per_cycle = 0.00446429
(t225) {
  pc = 225
  ibuf = {
    224: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 225
instructions_executed = 1
instructions_per_cycle = 0.00444444
(t226) {
  pc = 226
  ibuf = {
    225: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 226
instructions_executed = 1
instructions_per_cycle = 0.00442478
(t227) {
  pc = 227
  ibuf = {
    226: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 227
instructions_executed = 1
instructions_per_cycle = 0.00440529
(t228) {
  pc = 228
  ibuf = {
    227: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 228
instructions_executed = 1
instructions_per_cycle = 0.00438596
(t229) {
  pc = 229
  ibuf = {
    228: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 229
instructions_executed = 1
instructions_per_cycle = 0.00436681
(t230) {
  pc = 230
  ibuf = {
    229: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 230
instructions_executed = 1
instructions_per_cycle = 0.00434783
(t231) {
  pc = 231
  ibuf = {
    230: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 231
instructions_executed = 1
instructions_per_cycle = 0.004329
(t232) {
  pc = 232
  ibuf = {
    231: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 232
instructions_executed = 1
instructions_per_cycle = 0.00431034
(t233) {
  pc = 233
  ibuf = {
    232: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 233
instructions_executed = 1
instructions_per_cycle = 0.00429185
(t234) {
  pc = 234
  ibuf = {
    233: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 234
instructions_executed = 1
instructions_per_cycle = 0.0042735
(t235) {
  pc = 235
  ibuf = {
    234: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 235
instructions_executed = 1
instructions_per_cycle = 0.00425532
(t236) {
  pc = 236
  ibuf = {
    235: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 236
instructions_executed = 1
instructions_per_cycle = 0.00423729
(t237) {
  pc = 237
  ibuf = {
    236: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 237
instructions_executed = 1
instructions_per_cycle = 0.00421941
(t238) {
  pc = 238
  ibuf = {
    237: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 238
instructions_executed = 1
instructions_per_cycle = 0.00420168
(t239) {
  pc = 239
  ibuf = {
    238: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 239
instructions_executed = 1
instructions_per_cycle = 0.0041841
(t240) {
  pc = 240
  ibuf = {
    239: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 240
instructions_executed = 1
instructions_per_cycle = 0.00416667
(t241) {
  pc = 241
  ibuf = {
    240: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 241
instructions_executed = 1
instructions_per_cycle = 0.00414938
(t242) {
  pc = 242
  ibuf = {
    241: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 242
instructions_executed = 1
instructions_per_cycle = 0.00413223
(t243) {
  pc = 243
  ibuf = {
    242: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 243
instructions_executed = 1
instructions_per_cycle = 0.00411523
(t244) {
  pc = 244
  ibuf = {
    243: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 244
instructions_executed = 1
instructions_per_cycle = 0.00409836
(t245) {
  pc = 245
  ibuf = {
    244: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 245
instructions_executed = 1
instructions_per_cycle = 0.00408163
(t246) {
  pc = 246
  ibuf = {
    245: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 246
instructions_executed = 1
instructions_per_cycle = 0.00406504
(t247) {
  pc = 247
  ibuf = {
    246: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 247
instructions_executed = 1
instructions_per_cycle = 0.00404858
(t248) {
  pc = 248
  ibuf = {
    247: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 248
instructions_executed = 1
instructions_per_cycle = 0.00403226
(t249) {
  pc = 249
  ibuf = {
    248: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 249
instructions_executed = 1
instructions_per_cycle = 0.00401606
(t250) {
  pc = 250
  ibuf = {
    249: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 250
instructions_executed = 1
instructions_per_cycle = 0.004
(t251) {
  pc = 251
  ibuf = {
    250: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 251
instructions_executed = 1
instructions_per_cycle = 0.00398406
(t252) {
  pc = 252
  ibuf = {
    251: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 252
instructions_executed = 1
instructions_per_cycle = 0.00396825
(t253) {
  pc = 253
  ibuf = {
    252: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 253
instructions_executed = 1
instructions_per_cycle = 0.00395257
(t254) {
  pc = 254
  ibuf = {
    253: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 254
instructions_executed = 1
instructions_per_cycle = 0.00393701
(t255) {
  pc = 255
  ibuf = {
    254: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 255
instructions_executed = 1
instructions_per_cycle = 0.00392157
(t256) {
  pc = 256
  ibuf = {
    255: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 256
instructions_executed = 1
instructions_per_cycle = 0.00390625
(t257) {
  pc = 257
  ibuf = {
    256: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 257
instructions_executed = 1
instructions_per_cycle = 0.00389105
(t258) {
  pc = 258
  ibuf = {
    257: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 258
instructions_executed = 1
instructions_per_cycle = 0.00387597
(t259) {
  pc = 259
  ibuf = {
    258: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 259
instructions_executed = 1
instructions_per_cycle = 0.003861
(t260) {
  pc = 260
  ibuf = {
    259: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 260
instructions_executed = 1
instructions_per_cycle = 0.00384615
(t261) {
  pc = 261
  ibuf = {
    260: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 261
instructions_executed = 1
instructions_per_cycle = 0.00383142
(t262) {
  pc = 262
  ibuf = {
    261: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 262
instructions_executed = 1
instructions_per_cycle = 0.00381679
(t263) {
  pc = 263
  ibuf = {
    262: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 263
instructions_executed = 1
instructions_per_cycle = 0.00380228
(t264) {
  pc = 264
  ibuf = {
    263: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 264
instructions_executed = 1
instructions_per_cycle = 0.00378788
(t265) {
  pc = 265
  ibuf = {
    264: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 265
instructions_executed = 1
instructions_per_cycle = 0.00377358
(t266) {
  pc = 266
  ibuf = {
    265: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 266
instructions_executed = 1
instructions_per_cycle = 0.0037594
(t267) {
  pc = 267
  ibuf = {
    266: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 267
instructions_executed = 1
instructions_per_cycle = 0.00374532
(t268) {
  pc = 268
  ibuf = {
    267: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 268
instructions_executed = 1
instructions_per_cycle = 0.00373134
(t269) {
  pc = 269
  ibuf = {
    268: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 269
instructions_executed = 1
instructions_per_cycle = 0.00371747
(t270) {
  pc = 270
  ibuf = {
    269: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 270
instructions_executed = 1
instructions_per_cycle = 0.0037037
(t271) {
  pc = 271
  ibuf = {
    270: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 271
instructions_executed = 1
instructions_per_cycle = 0.00369004
(t272) {
  pc = 272
  ibuf = {
    271: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 272
instructions_executed = 1
instructions_per_cycle = 0.00367647
(t273) {
  pc = 273
  ibuf = {
    272: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 273
instructions_executed = 1
instructions_per_cycle = 0.003663
(t274) {
  pc = 274
  ibuf = {
    273: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 274
instructions_executed = 1
instructions_per_cycle = 0.00364964
(t275) {
  pc = 275
  ibuf = {
    274: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 275
instructions_executed = 1
instructions_per_cycle = 0.00363636
(t276) {
  pc = 276
  ibuf = {
    275: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 276
instructions_executed = 1
instructions_per_cycle = 0.00362319
(t277) {
  pc = 277
  ibuf = {
    276: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 277
instructions_executed = 1
instructions_per_cycle = 0.00361011
(t278) {
  pc = 278
  ibuf = {
    277: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 278
instructions_executed = 1
instructions_per_cycle = 0.00359712
(t279) {
  pc = 279
  ibuf = {
    278: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 279
instructions_executed = 1
instructions_per_cycle = 0.00358423
(t280) {
  pc = 280
  ibuf = {
    279: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 280
instructions_executed = 1
instructions_per_cycle = 0.00357143
(t281) {
  pc = 281
  ibuf = {
    280: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 281
instructions_executed = 1
instructions_per_cycle = 0.00355872
(t282) {
  pc = 282
  ibuf = {
    281: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 282
instructions_executed = 1
instructions_per_cycle = 0.0035461
(t283) {
  pc = 283
  ibuf = {
    282: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 283
instructions_executed = 1
instructions_per_cycle = 0.00353357
(t284) {
  pc = 284
  ibuf = {
    283: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 284
instructions_executed = 1
instructions_per_cycle = 0.00352113
(t285) {
  pc = 285
  ibuf = {
    284: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 285
instructions_executed = 1
instructions_per_cycle = 0.00350877
(t286) {
  pc = 286
  ibuf = {
    285: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 286
instructions_executed = 1
instructions_per_cycle = 0.0034965
(t287) {
  pc = 287
  ibuf = {
    286: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 287
instructions_executed = 1
instructions_per_cycle = 0.00348432
(t288) {
  pc = 288
  ibuf = {
    287: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 288
instructions_executed = 1
instructions_per_cycle = 0.00347222
(t289) {
  pc = 289
  ibuf = {
    288: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 289
instructions_executed = 1
instructions_per_cycle = 0.00346021
(t290) {
  pc = 290
  ibuf = {
    289: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 290
instructions_executed = 1
instructions_per_cycle = 0.00344828
(t291) {
  pc = 291
  ibuf = {
    290: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 291
instructions_executed = 1
instructions_per_cycle = 0.00343643
(t292) {
  pc = 292
  ibuf = {
    291: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 292
instructions_executed = 1
instructions_per_cycle = 0.00342466
(t293) {
  pc = 293
  ibuf = {
    292: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 293
instructions_executed = 1
instructions_per_cycle = 0.00341297
(t294) {
  pc = 294
  ibuf = {
    293: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 294
instructions_executed = 1
instructions_per_cycle = 0.00340136
(t295) {
  pc = 295
  ibuf = {
    294: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 295
instructions_executed = 1
instructions_per_cycle = 0.00338983
(t296) {
  pc = 296
  ibuf = {
    295: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 296
instructions_executed = 1
instructions_per_cycle = 0.00337838
(t297) {
  pc = 297
  ibuf = {
    296: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 297
instructions_executed = 1
instructions_per_cycle = 0.003367
(t298) {
  pc = 298
  ibuf = {
    297: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 298
instructions_executed = 1
instructions_per_cycle = 0.0033557
(t299) {
  pc = 299
  ibuf = {
    298: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 299
instructions_executed = 1
instructions_per_cycle = 0.00334448
(t300) {
  pc = 300
  ibuf = {
    299: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 300
instructions_executed = 1
instructions_per_cycle = 0.00333333
(t301) {
  pc = 301
  ibuf = {
    300: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 301
instructions_executed = 1
instructions_per_cycle = 0.00332226
(t302) {
  pc = 302
  ibuf = {
    301: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 302
instructions_executed = 1
instructions_per_cycle = 0.00331126
(t303) {
  pc = 303
  ibuf = {
    302: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 303
instructions_executed = 1
instructions_per_cycle = 0.00330033
(t304) {
  pc = 304
  ibuf = {
    303: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 304
instructions_executed = 1
instructions_per_cycle = 0.00328947
(t305) {
  pc = 305
  ibuf = {
    304: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 305
instructions_executed = 1
instructions_per_cycle = 0.00327869
(t306) {
  pc = 306
  ibuf = {
    305: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 306
instructions_executed = 1
instructions_per_cycle = 0.00326797
(t307) {
  pc = 307
  ibuf = {
    306: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 307
instructions_executed = 1
instructions_per_cycle = 0.00325733
(t308) {
  pc = 308
  ibuf = {
    307: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 308
instructions_executed = 1
instructions_per_cycle = 0.00324675
(t309) {
  pc = 309
  ibuf = {
    308: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 309
instructions_executed = 1
instructions_per_cycle = 0.00323625
(t310) {
  pc = 310
  ibuf = {
    309: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 310
instructions_executed = 1
instructions_per_cycle = 0.00322581
(t311) {
  pc = 311
  ibuf = {
    310: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 311
instructions_executed = 1
instructions_per_cycle = 0.00321543
(t312) {
  pc = 312
  ibuf = {
    311: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 312
instructions_executed = 1
instructions_per_cycle = 0.00320513
(t313) {
  pc = 313
  ibuf = {
    312: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 313
instructions_executed = 1
instructions_per_cycle = 0.00319489
(t314) {
  pc = 314
  ibuf = {
    313: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 314
instructions_executed = 1
instructions_per_cycle = 0.00318471
(t315) {
  pc = 315
  ibuf = {
    314: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 315
instructions_executed = 1
instructions_per_cycle = 0.0031746
(t316) {
  pc = 316
  ibuf = {
    315: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 316
instructions_executed = 1
instructions_per_cycle = 0.00316456
(t317) {
  pc = 317
  ibuf = {
    316: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 317
instructions_executed = 1
instructions_per_cycle = 0.00315457
(t318) {
  pc = 318
  ibuf = {
    317: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 318
instructions_executed = 1
instructions_per_cycle = 0.00314465
(t319) {
  pc = 319
  ibuf = {
    318: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 319
instructions_executed = 1
instructions_per_cycle = 0.0031348
(t320) {
  pc = 320
  ibuf = {
    319: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 320
instructions_executed = 1
instructions_per_cycle = 0.003125
(t321) {
  pc = 321
  ibuf = {
    320: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 321
instructions_executed = 1
instructions_per_cycle = 0.00311526
(t322) {
  pc = 322
  ibuf = {
    321: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 322
instructions_executed = 1
instructions_per_cycle = 0.00310559
(t323) {
  pc = 323
  ibuf = {
    322: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 323
instructions_executed = 1
instructions_per_cycle = 0.00309598
(t324) {
  pc = 324
  ibuf = {
    323: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 324
instructions_executed = 1
instructions_per_cycle = 0.00308642
(t325) {
  pc = 325
  ibuf = {
    324: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 325
instructions_executed = 1
instructions_per_cycle = 0.00307692
(t326) {
  pc = 326
  ibuf = {
    325: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 326
instructions_executed = 1
instructions_per_cycle = 0.00306748
(t327) {
  pc = 327
  ibuf = {
    326: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 327
instructions_executed = 1
instructions_per_cycle = 0.0030581
(t328) {
  pc = 328
  ibuf = {
    327: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 328
instructions_executed = 1
instructions_per_cycle = 0.00304878
(t329) {
  pc = 329
  ibuf = {
    328: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 329
instructions_executed = 1
instructions_per_cycle = 0.00303951
(t330) {
  pc = 330
  ibuf = {
    329: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 330
instructions_executed = 1
instructions_per_cycle = 0.0030303
(t331) {
  pc = 331
  ibuf = {
    330: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 331
instructions_executed = 1
instructions_per_cycle = 0.00302115
(t332) {
  pc = 332
  ibuf = {
    331: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 332
instructions_executed = 1
instructions_per_cycle = 0.00301205
(t333) {
  pc = 333
  ibuf = {
    332: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 333
instructions_executed = 1
instructions_per_cycle = 0.003003
(t334) {
  pc = 334
  ibuf = {
    333: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 334
instructions_executed = 1
instructions_per_cycle = 0.00299401
(t335) {
  pc = 335
  ibuf = {
    334: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 335
instructions_executed = 1
instructions_per_cycle = 0.00298507
(t336) {
  pc = 336
  ibuf = {
    335: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 336
instructions_executed = 1
instructions_per_cycle = 0.00297619
(t337) {
  pc = 337
  ibuf = {
    336: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 337
instructions_executed = 1
instructions_per_cycle = 0.00296736
(t338) {
  pc = 338
  ibuf = {
    337: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 338
instructions_executed = 1
instructions_per_cycle = 0.00295858
(t339) {
  pc = 339
  ibuf = {
    338: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 339
instructions_executed = 1
instructions_per_cycle = 0.00294985
(t340) {
  pc = 340
  ibuf = {
    339: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 340
instructions_executed = 1
instructions_per_cycle = 0.00294118
(t341) {
  pc = 341
  ibuf = {
    340: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 341
instructions_executed = 1
instructions_per_cycle = 0.00293255
(t342) {
  pc = 342
  ibuf = {
    341: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 342
instructions_executed = 1
instructions_per_cycle = 0.00292398
(t343) {
  pc = 343
  ibuf = {
    342: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 343
instructions_executed = 1
instructions_per_cycle = 0.00291545
(t344) {
  pc = 344
  ibuf = {
    343: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 344
instructions_executed = 1
instructions_per_cycle = 0.00290698
(t345) {
  pc = 345
  ibuf = {
    344: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 345
instructions_executed = 1
instructions_per_cycle = 0.00289855
(t346) {
  pc = 346
  ibuf = {
    345: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 346
instructions_executed = 1
instructions_per_cycle = 0.00289017
(t347) {
  pc = 347
  ibuf = {
    346: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 347
instructions_executed = 1
instructions_per_cycle = 0.00288184
(t348) {
  pc = 348
  ibuf = {
    347: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 348
instructions_executed = 1
instructions_per_cycle = 0.00287356
(t349) {
  pc = 349
  ibuf = {
    348: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 349
instructions_executed = 1
instructions_per_cycle = 0.00286533
(t350) {
  pc = 350
  ibuf = {
    349: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 350
instructions_executed = 1
instructions_per_cycle = 0.00285714
(t351) {
  pc = 351
  ibuf = {
    350: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 351
instructions_executed = 1
instructions_per_cycle = 0.002849
(t352) {
  pc = 352
  ibuf = {
    351: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 352
instructions_executed = 1
instructions_per_cycle = 0.00284091
(t353) {
  pc = 353
  ibuf = {
    352: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 353
instructions_executed = 1
instructions_per_cycle = 0.00283286
(t354) {
  pc = 354
  ibuf = {
    353: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 354
instructions_executed = 1
instructions_per_cycle = 0.00282486
(t355) {
  pc = 355
  ibuf = {
    354: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 355
instructions_executed = 1
instructions_per_cycle = 0.0028169
(t356) {
  pc = 356
  ibuf = {
    355: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 356
instructions_executed = 1
instructions_per_cycle = 0.00280899
(t357) {
  pc = 357
  ibuf = {
    356: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 357
instructions_executed = 1
instructions_per_cycle = 0.00280112
(t358) {
  pc = 358
  ibuf = {
    357: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 358
instructions_executed = 1
instructions_per_cycle = 0.0027933
(t359) {
  pc = 359
  ibuf = {
    358: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 359
instructions_executed = 1
instructions_per_cycle = 0.00278552
(t360) {
  pc = 360
  ibuf = {
    359: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 360
instructions_executed = 1
instructions_per_cycle = 0.00277778
(t361) {
  pc = 361
  ibuf = {
    360: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 361
instructions_executed = 1
instructions_per_cycle = 0.00277008
(t362) {
  pc = 362
  ibuf = {
    361: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 362
instructions_executed = 1
instructions_per_cycle = 0.00276243
(t363) {
  pc = 363
  ibuf = {
    362: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 363
instructions_executed = 1
instructions_per_cycle = 0.00275482
(t364) {
  pc = 364
  ibuf = {
    363: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 364
instructions_executed = 1
instructions_per_cycle = 0.00274725
(t365) {
  pc = 365
  ibuf = {
    364: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 365
instructions_executed = 1
instructions_per_cycle = 0.00273973
(t366) {
  pc = 366
  ibuf = {
    365: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 366
instructions_executed = 1
instructions_per_cycle = 0.00273224
(t367) {
  pc = 367
  ibuf = {
    366: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 367
instructions_executed = 1
instructions_per_cycle = 0.0027248
(t368) {
  pc = 368
  ibuf = {
    367: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 368
instructions_executed = 1
instructions_per_cycle = 0.00271739
(t369) {
  pc = 369
  ibuf = {
    368: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 369
instructions_executed = 1
instructions_per_cycle = 0.00271003
(t370) {
  pc = 370
  ibuf = {
    369: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 370
instructions_executed = 1
instructions_per_cycle = 0.0027027
(t371) {
  pc = 371
  ibuf = {
    370: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 371
instructions_executed = 1
instructions_per_cycle = 0.00269542
(t372) {
  pc = 372
  ibuf = {
    371: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 372
instructions_executed = 1
instructions_per_cycle = 0.00268817
(t373) {
  pc = 373
  ibuf = {
    372: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 373
instructions_executed = 1
instructions_per_cycle = 0.00268097
(t374) {
  pc = 374
  ibuf = {
    373: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 374
instructions_executed = 1
instructions_per_cycle = 0.0026738
(t375) {
  pc = 375
  ibuf = {
    374: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 375
instructions_executed = 1
instructions_per_cycle = 0.00266667
(t376) {
  pc = 376
  ibuf = {
    375: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 376
instructions_executed = 1
instructions_per_cycle = 0.00265957
(t377) {
  pc = 377
  ibuf = {
    376: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 377
instructions_executed = 1
instructions_per_cycle = 0.00265252
(t378) {
  pc = 378
  ibuf = {
    377: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 378
instructions_executed = 1
instructions_per_cycle = 0.0026455
(t379) {
  pc = 379
  ibuf = {
    378: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 379
instructions_executed = 1
instructions_per_cycle = 0.00263852
(t380) {
  pc = 380
  ibuf = {
    379: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 380
instructions_executed = 1
instructions_per_cycle = 0.00263158
(t381) {
  pc = 381
  ibuf = {
    380: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 381
instructions_executed = 1
instructions_per_cycle = 0.00262467
(t382) {
  pc = 382
  ibuf = {
    381: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 382
instructions_executed = 1
instructions_per_cycle = 0.0026178
(t383) {
  pc = 383
  ibuf = {
    382: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 383
instructions_executed = 1
instructions_per_cycle = 0.00261097
(t384) {
  pc = 384
  ibuf = {
    383: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 384
instructions_executed = 1
instructions_per_cycle = 0.00260417
(t385) {
  pc = 385
  ibuf = {
    384: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 385
instructions_executed = 1
instructions_per_cycle = 0.0025974
(t386) {
  pc = 386
  ibuf = {
    385: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 386
instructions_executed = 1
instructions_per_cycle = 0.00259067
(t387) {
  pc = 387
  ibuf = {
    386: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 387
instructions_executed = 1
instructions_per_cycle = 0.00258398
(t388) {
  pc = 388
  ibuf = {
    387: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 388
instructions_executed = 1
instructions_per_cycle = 0.00257732
(t389) {
  pc = 389
  ibuf = {
    388: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 389
instructions_executed = 1
instructions_per_cycle = 0.00257069
(t390) {
  pc = 390
  ibuf = {
    389: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 390
instructions_executed = 1
instructions_per_cycle = 0.0025641
(t391) {
  pc = 391
  ibuf = {
    390: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 391
instructions_executed = 1
instructions_per_cycle = 0.00255754
(t392) {
  pc = 392
  ibuf = {
    391: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 392
instructions_executed = 1
instructions_per_cycle = 0.00255102
(t393) {
  pc = 393
  ibuf = {
    392: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 393
instructions_executed = 1
instructions_per_cycle = 0.00254453
(t394) {
  pc = 394
  ibuf = {
    393: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 394
instructions_executed = 1
instructions_per_cycle = 0.00253807
(t395) {
  pc = 395
  ibuf = {
    394: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 395
instructions_executed = 1
instructions_per_cycle = 0.00253165
(t396) {
  pc = 396
  ibuf = {
    395: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 396
instructions_executed = 1
instructions_per_cycle = 0.00252525
(t397) {
  pc = 397
  ibuf = {
    396: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 397
instructions_executed = 1
instructions_per_cycle = 0.00251889
(t398) {
  pc = 398
  ibuf = {
    397: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 398
instructions_executed = 1
instructions_per_cycle = 0.00251256
(t399) {
  pc = 399
  ibuf = {
    398: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 399
instructions_executed = 1
instructions_per_cycle = 0.00250627
(t400) {
  pc = 400
  ibuf = {
    399: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 400
instructions_executed = 1
instructions_per_cycle = 0.0025
(t401) {
  pc = 401
  ibuf = {
    400: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 401
instructions_executed = 1
instructions_per_cycle = 0.00249377
(t402) {
  pc = 402
  ibuf = {
    401: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 402
instructions_executed = 1
instructions_per_cycle = 0.00248756
(t403) {
  pc = 403
  ibuf = {
    402: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 403
instructions_executed = 1
instructions_per_cycle = 0.00248139
(t404) {
  pc = 404
  ibuf = {
    403: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 404
instructions_executed = 1
instructions_per_cycle = 0.00247525
(t405) {
  pc = 405
  ibuf = {
    404: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 405
instructions_executed = 1
instructions_per_cycle = 0.00246914
(t406) {
  pc = 406
  ibuf = {
    405: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 406
instructions_executed = 1
instructions_per_cycle = 0.00246305
(t407) {
  pc = 407
  ibuf = {
    406: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 407
instructions_executed = 1
instructions_per_cycle = 0.002457
(t408) {
  pc = 408
  ibuf = {
    407: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 408
instructions_executed = 1
instructions_per_cycle = 0.00245098
(t409) {
  pc = 409
  ibuf = {
    408: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 409
instructions_executed = 1
instructions_per_cycle = 0.00244499
(t410) {
  pc = 410
  ibuf = {
    409: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 410
instructions_executed = 1
instructions_per_cycle = 0.00243902
(t411) {
  pc = 411
  ibuf = {
    410: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 411
instructions_executed = 1
instructions_per_cycle = 0.00243309
(t412) {
  pc = 412
  ibuf = {
    411: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 412
instructions_executed = 1
instructions_per_cycle = 0.00242718
(t413) {
  pc = 413
  ibuf = {
    412: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 413
instructions_executed = 1
instructions_per_cycle = 0.00242131
(t414) {
  pc = 414
  ibuf = {
    413: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 414
instructions_executed = 1
instructions_per_cycle = 0.00241546
(t415) {
  pc = 415
  ibuf = {
    414: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 415
instructions_executed = 1
instructions_per_cycle = 0.00240964
(t416) {
  pc = 416
  ibuf = {
    415: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 416
instructions_executed = 1
instructions_per_cycle = 0.00240385
(t417) {
  pc = 417
  ibuf = {
    416: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 417
instructions_executed = 1
instructions_per_cycle = 0.00239808
(t418) {
  pc = 418
  ibuf = {
    417: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 418
instructions_executed = 1
instructions_per_cycle = 0.00239234
(t419) {
  pc = 419
  ibuf = {
    418: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 419
instructions_executed = 1
instructions_per_cycle = 0.00238663
(t420) {
  pc = 420
  ibuf = {
    419: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 420
instructions_executed = 1
instructions_per_cycle = 0.00238095
(t421) {
  pc = 421
  ibuf = {
    420: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 421
instructions_executed = 1
instructions_per_cycle = 0.0023753
(t422) {
  pc = 422
  ibuf = {
    421: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 422
instructions_executed = 1
instructions_per_cycle = 0.00236967
(t423) {
  pc = 423
  ibuf = {
    422: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 423
instructions_executed = 1
instructions_per_cycle = 0.00236407
(t424) {
  pc = 424
  ibuf = {
    423: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 424
instructions_executed = 1
instructions_per_cycle = 0.00235849
(t425) {
  pc = 425
  ibuf = {
    424: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 425
instructions_executed = 1
instructions_per_cycle = 0.00235294
(t426) {
  pc = 426
  ibuf = {
    425: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 426
instructions_executed = 1
instructions_per_cycle = 0.00234742
(t427) {
  pc = 427
  ibuf = {
    426: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 427
instructions_executed = 1
instructions_per_cycle = 0.00234192
(t428) {
  pc = 428
  ibuf = {
    427: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 428
instructions_executed = 1
instructions_per_cycle = 0.00233645
(t429) {
  pc = 429
  ibuf = {
    428: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 429
instructions_executed = 1
instructions_per_cycle = 0.002331
(t430) {
  pc = 430
  ibuf = {
    429: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 430
instructions_executed = 1
instructions_per_cycle = 0.00232558
(t431) {
  pc = 431
  ibuf = {
    430: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 431
instructions_executed = 1
instructions_per_cycle = 0.00232019
(t432) {
  pc = 432
  ibuf = {
    431: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 432
instructions_executed = 1
instructions_per_cycle = 0.00231481
(t433) {
  pc = 433
  ibuf = {
    432: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 433
instructions_executed = 1
instructions_per_cycle = 0.00230947
(t434) {
  pc = 434
  ibuf = {
    433: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 434
instructions_executed = 1
instructions_per_cycle = 0.00230415
(t435) {
  pc = 435
  ibuf = {
    434: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 435
instructions_executed = 1
instructions_per_cycle = 0.00229885
(t436) {
  pc = 436
  ibuf = {
    435: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 436
instructions_executed = 1
instructions_per_cycle = 0.00229358
(t437) {
  pc = 437
  ibuf = {
    436: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 437
instructions_executed = 1
instructions_per_cycle = 0.00228833
(t438) {
  pc = 438
  ibuf = {
    437: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 438
instructions_executed = 1
instructions_per_cycle = 0.00228311
(t439) {
  pc = 439
  ibuf = {
    438: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 439
instructions_executed = 1
instructions_per_cycle = 0.0022779
(t440) {
  pc = 440
  ibuf = {
    439: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 440
instructions_executed = 1
instructions_per_cycle = 0.00227273
(t441) {
  pc = 441
  ibuf = {
    440: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 441
instructions_executed = 1
instructions_per_cycle = 0.00226757
(t442) {
  pc = 442
  ibuf = {
    441: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 442
instructions_executed = 1
instructions_per_cycle = 0.00226244
(t443) {
  pc = 443
  ibuf = {
    442: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 443
instructions_executed = 1
instructions_per_cycle = 0.00225734
(t444) {
  pc = 444
  ibuf = {
    443: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 444
instructions_executed = 1
instructions_per_cycle = 0.00225225
(t445) {
  pc = 445
  ibuf = {
    444: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 445
instructions_executed = 1
instructions_per_cycle = 0.00224719
(t446) {
  pc = 446
  ibuf = {
    445: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 446
instructions_executed = 1
instructions_per_cycle = 0.00224215
(t447) {
  pc = 447
  ibuf = {
    446: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 447
instructions_executed = 1
instructions_per_cycle = 0.00223714
(t448) {
  pc = 448
  ibuf = {
    447: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 448
instructions_executed = 1
instructions_per_cycle = 0.00223214
(t449) {
  pc = 449
  ibuf = {
    448: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 449
instructions_executed = 1
instructions_per_cycle = 0.00222717
(t450) {
  pc = 450
  ibuf = {
    449: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 450
instructions_executed = 1
instructions_per_cycle = 0.00222222
(t451) {
  pc = 451
  ibuf = {
    450: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 451
instructions_executed = 1
instructions_per_cycle = 0.00221729
(t452) {
  pc = 452
  ibuf = {
    451: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 452
instructions_executed = 1
instructions_per_cycle = 0.00221239
(t453) {
  pc = 453
  ibuf = {
    452: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 453
instructions_executed = 1
instructions_per_cycle = 0.00220751
(t454) {
  pc = 454
  ibuf = {
    453: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 454
instructions_executed = 1
instructions_per_cycle = 0.00220264
(t455) {
  pc = 455
  ibuf = {
    454: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 455
instructions_executed = 1
instructions_per_cycle = 0.0021978
(t456) {
  pc = 456
  ibuf = {
    455: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 456
instructions_executed = 1
instructions_per_cycle = 0.00219298
(t457) {
  pc = 457
  ibuf = {
    456: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 457
instructions_executed = 1
instructions_per_cycle = 0.00218818
(t458) {
  pc = 458
  ibuf = {
    457: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 458
instructions_executed = 1
instructions_per_cycle = 0.00218341
(t459) {
  pc = 459
  ibuf = {
    458: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 459
instructions_executed = 1
instructions_per_cycle = 0.00217865
(t460) {
  pc = 460
  ibuf = {
    459: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 460
instructions_executed = 1
instructions_per_cycle = 0.00217391
(t461) {
  pc = 461
  ibuf = {
    460: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 461
instructions_executed = 1
instructions_per_cycle = 0.0021692
(t462) {
  pc = 462
  ibuf = {
    461: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 462
instructions_executed = 1
instructions_per_cycle = 0.0021645
(t463) {
  pc = 463
  ibuf = {
    462: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 463
instructions_executed = 1
instructions_per_cycle = 0.00215983
(t464) {
  pc = 464
  ibuf = {
    463: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 464
instructions_executed = 1
instructions_per_cycle = 0.00215517
(t465) {
  pc = 465
  ibuf = {
    464: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 465
instructions_executed = 1
instructions_per_cycle = 0.00215054
(t466) {
  pc = 466
  ibuf = {
    465: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 466
instructions_executed = 1
instructions_per_cycle = 0.00214592
(t467) {
  pc = 467
  ibuf = {
    466: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 467
instructions_executed = 1
instructions_per_cycle = 0.00214133
(t468) {
  pc = 468
  ibuf = {
    467: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 468
instructions_executed = 1
instructions_per_cycle = 0.00213675
(t469) {
  pc = 469
  ibuf = {
    468: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 469
instructions_executed = 1
instructions_per_cycle = 0.0021322
(t470) {
  pc = 470
  ibuf = {
    469: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 470
instructions_executed = 1
instructions_per_cycle = 0.00212766
(t471) {
  pc = 471
  ibuf = {
    470: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 471
instructions_executed = 1
instructions_per_cycle = 0.00212314
(t472) {
  pc = 472
  ibuf = {
    471: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 472
instructions_executed = 1
instructions_per_cycle = 0.00211864
(t473) {
  pc = 473
  ibuf = {
    472: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 473
instructions_executed = 1
instructions_per_cycle = 0.00211416
(t474) {
  pc = 474
  ibuf = {
    473: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 474
instructions_executed = 1
instructions_per_cycle = 0.0021097
(t475) {
  pc = 475
  ibuf = {
    474: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 475
instructions_executed = 1
instructions_per_cycle = 0.00210526
(t476) {
  pc = 476
  ibuf = {
    475: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 476
instructions_executed = 1
instructions_per_cycle = 0.00210084
(t477) {
  pc = 477
  ibuf = {
    476: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 477
instructions_executed = 1
instructions_per_cycle = 0.00209644
(t478) {
  pc = 478
  ibuf = {
    477: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 478
instructions_executed = 1
instructions_per_cycle = 0.00209205
(t479) {
  pc = 479
  ibuf = {
    478: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 479
instructions_executed = 1
instructions_per_cycle = 0.00208768
(t480) {
  pc = 480
  ibuf = {
    479: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 480
instructions_executed = 1
instructions_per_cycle = 0.00208333
(t481) {
  pc = 481
  ibuf = {
    480: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 481
instructions_executed = 1
instructions_per_cycle = 0.002079
(t482) {
  pc = 482
  ibuf = {
    481: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 482
instructions_executed = 1
instructions_per_cycle = 0.00207469
(t483) {
  pc = 483
  ibuf = {
    482: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 483
instructions_executed = 1
instructions_per_cycle = 0.00207039
(t484) {
  pc = 484
  ibuf = {
    483: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 484
instructions_executed = 1
instructions_per_cycle = 0.00206612
(t485) {
  pc = 485
  ibuf = {
    484: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 485
instructions_executed = 1
instructions_per_cycle = 0.00206186
(t486) {
  pc = 486
  ibuf = {
    485: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 486
instructions_executed = 1
instructions_per_cycle = 0.00205761
(t487) {
  pc = 487
  ibuf = {
    486: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 487
instructions_executed = 1
instructions_per_cycle = 0.00205339
(t488) {
  pc = 488
  ibuf = {
    487: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 488
instructions_executed = 1
instructions_per_cycle = 0.00204918
(t489) {
  pc = 489
  ibuf = {
    488: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 489
instructions_executed = 1
instructions_per_cycle = 0.00204499
(t490) {
  pc = 490
  ibuf = {
    489: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 490
instructions_executed = 1
instructions_per_cycle = 0.00204082
(t491) {
  pc = 491
  ibuf = {
    490: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 491
instructions_executed = 1
instructions_per_cycle = 0.00203666
(t492) {
  pc = 492
  ibuf = {
    491: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 492
instructions_executed = 1
instructions_per_cycle = 0.00203252
(t493) {
  pc = 493
  ibuf = {
    492: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 493
instructions_executed = 1
instructions_per_cycle = 0.0020284
(t494) {
  pc = 494
  ibuf = {
    493: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 494
instructions_executed = 1
instructions_per_cycle = 0.00202429
(t495) {
  pc = 495
  ibuf = {
    494: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 495
instructions_executed = 1
instructions_per_cycle = 0.0020202
(t496) {
  pc = 496
  ibuf = {
    495: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 496
instructions_executed = 1
instructions_per_cycle = 0.00201613
(t497) {
  pc = 497
  ibuf = {
    496: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 497
instructions_executed = 1
instructions_per_cycle = 0.00201207
(t498) {
  pc = 498
  ibuf = {
    497: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 498
instructions_executed = 1
instructions_per_cycle = 0.00200803
(t499) {
  pc = 499
  ibuf = {
    498: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 499
instructions_executed = 1
instructions_per_cycle = 0.00200401
(t500) {
  pc = 500
  ibuf = {
    499: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 500
instructions_executed = 1
instructions_per_cycle = 0.002
(t501) {
  pc = 501
  ibuf = {
    500: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 501
instructions_executed = 1
instructions_per_cycle = 0.00199601
(t502) {
  pc = 502
  ibuf = {
    501: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 502
instructions_executed = 1
instructions_per_cycle = 0.00199203
(t503) {
  pc = 503
  ibuf = {
    502: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 503
instructions_executed = 1
instructions_per_cycle = 0.00198807
(t504) {
  pc = 504
  ibuf = {
    503: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 504
instructions_executed = 1
instructions_per_cycle = 0.00198413
(t505) {
  pc = 505
  ibuf = {
    504: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 505
instructions_executed = 1
instructions_per_cycle = 0.0019802
(t506) {
  pc = 506
  ibuf = {
    505: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 506
instructions_executed = 1
instructions_per_cycle = 0.00197628
(t507) {
  pc = 507
  ibuf = {
    506: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 507
instructions_executed = 1
instructions_per_cycle = 0.00197239
(t508) {
  pc = 508
  ibuf = {
    507: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 508
instructions_executed = 1
instructions_per_cycle = 0.0019685
(t509) {
  pc = 509
  ibuf = {
    508: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 509
instructions_executed = 1
instructions_per_cycle = 0.00196464
(t510) {
  pc = 510
  ibuf = {
    509: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 510
instructions_executed = 1
instructions_per_cycle = 0.00196078
(t511) {
  pc = 511
  ibuf = {
    510: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 511
instructions_executed = 1
instructions_per_cycle = 0.00195695
(t512) {
  pc = 512
  ibuf = {
    511: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 512
instructions_executed = 1
instructions_per_cycle = 0.00195312
(t513) {
  pc = 513
  ibuf = {
    512: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 513
instructions_executed = 1
instructions_per_cycle = 0.00194932
(t514) {
  pc = 514
  ibuf = {
    513: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 514
instructions_executed = 1
instructions_per_cycle = 0.00194553
(t515) {
  pc = 515
  ibuf = {
    514: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 515
instructions_executed = 1
instructions_per_cycle = 0.00194175
(t516) {
  pc = 516
  ibuf = {
    515: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 516
instructions_executed = 1
instructions_per_cycle = 0.00193798
(t517) {
  pc = 517
  ibuf = {
    516: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 517
instructions_executed = 1
instructions_per_cycle = 0.00193424
(t518) {
  pc = 518
  ibuf = {
    517: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 518
instructions_executed = 1
instructions_per_cycle = 0.0019305
(t519) {
  pc = 519
  ibuf = {
    518: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 519
instructions_executed = 1
instructions_per_cycle = 0.00192678
(t520) {
  pc = 520
  ibuf = {
    519: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 520
instructions_executed = 1
instructions_per_cycle = 0.00192308
(t521) {
  pc = 521
  ibuf = {
    520: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 521
instructions_executed = 1
instructions_per_cycle = 0.00191939
(t522) {
  pc = 522
  ibuf = {
    521: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 522
instructions_executed = 1
instructions_per_cycle = 0.00191571
(t523) {
  pc = 523
  ibuf = {
    522: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 523
instructions_executed = 1
instructions_per_cycle = 0.00191205
(t524) {
  pc = 524
  ibuf = {
    523: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 524
instructions_executed = 1
instructions_per_cycle = 0.0019084
(t525) {
  pc = 525
  ibuf = {
    524: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 525
instructions_executed = 1
instructions_per_cycle = 0.00190476
(t526) {
  pc = 526
  ibuf = {
    525: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 526
instructions_executed = 1
instructions_per_cycle = 0.00190114
(t527) {
  pc = 527
  ibuf = {
    526: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 527
instructions_executed = 1
instructions_per_cycle = 0.00189753
(t528) {
  pc = 528
  ibuf = {
    527: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 528
instructions_executed = 1
instructions_per_cycle = 0.00189394
(t529) {
  pc = 529
  ibuf = {
    528: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 529
instructions_executed = 1
instructions_per_cycle = 0.00189036
(t530) {
  pc = 530
  ibuf = {
    529: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 530
instructions_executed = 1
instructions_per_cycle = 0.00188679
(t531) {
  pc = 531
  ibuf = {
    530: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 531
instructions_executed = 1
instructions_per_cycle = 0.00188324
(t532) {
  pc = 532
  ibuf = {
    531: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 532
instructions_executed = 1
instructions_per_cycle = 0.0018797
(t533) {
  pc = 533
  ibuf = {
    532: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 533
instructions_executed = 1
instructions_per_cycle = 0.00187617
(t534) {
  pc = 534
  ibuf = {
    533: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 534
instructions_executed = 1
instructions_per_cycle = 0.00187266
(t535) {
  pc = 535
  ibuf = {
    534: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 535
instructions_executed = 1
instructions_per_cycle = 0.00186916
(t536) {
  pc = 536
  ibuf = {
    535: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 536
instructions_executed = 1
instructions_per_cycle = 0.00186567
(t537) {
  pc = 537
  ibuf = {
    536: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 537
instructions_executed = 1
instructions_per_cycle = 0.0018622
(t538) {
  pc = 538
  ibuf = {
    537: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 538
instructions_executed = 1
instructions_per_cycle = 0.00185874
(t539) {
  pc = 539
  ibuf = {
    538: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 539
instructions_executed = 1
instructions_per_cycle = 0.00185529
(t540) {
  pc = 540
  ibuf = {
    539: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 540
instructions_executed = 1
instructions_per_cycle = 0.00185185
(t541) {
  pc = 541
  ibuf = {
    540: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 541
instructions_executed = 1
instructions_per_cycle = 0.00184843
(t542) {
  pc = 542
  ibuf = {
    541: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 542
instructions_executed = 1
instructions_per_cycle = 0.00184502
(t543) {
  pc = 543
  ibuf = {
    542: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 543
instructions_executed = 1
instructions_per_cycle = 0.00184162
(t544) {
  pc = 544
  ibuf = {
    543: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 544
instructions_executed = 1
instructions_per_cycle = 0.00183824
(t545) {
  pc = 545
  ibuf = {
    544: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 545
instructions_executed = 1
instructions_per_cycle = 0.00183486
(t546) {
  pc = 546
  ibuf = {
    545: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 546
instructions_executed = 1
instructions_per_cycle = 0.0018315
(t547) {
  pc = 547
  ibuf = {
    546: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 547
instructions_executed = 1
instructions_per_cycle = 0.00182815
(t548) {
  pc = 548
  ibuf = {
    547: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 548
instructions_executed = 1
instructions_per_cycle = 0.00182482
(t549) {
  pc = 549
  ibuf = {
    548: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 549
instructions_executed = 1
instructions_per_cycle = 0.00182149
(t550) {
  pc = 550
  ibuf = {
    549: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 550
instructions_executed = 1
instructions_per_cycle = 0.00181818
(t551) {
  pc = 551
  ibuf = {
    550: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 551
instructions_executed = 1
instructions_per_cycle = 0.00181488
(t552) {
  pc = 552
  ibuf = {
    551: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 552
instructions_executed = 1
instructions_per_cycle = 0.00181159
(t553) {
  pc = 553
  ibuf = {
    552: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 553
instructions_executed = 1
instructions_per_cycle = 0.00180832
(t554) {
  pc = 554
  ibuf = {
    553: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 554
instructions_executed = 1
instructions_per_cycle = 0.00180505
(t555) {
  pc = 555
  ibuf = {
    554: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 555
instructions_executed = 1
instructions_per_cycle = 0.0018018
(t556) {
  pc = 556
  ibuf = {
    555: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 556
instructions_executed = 1
instructions_per_cycle = 0.00179856
(t557) {
  pc = 557
  ibuf = {
    556: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 557
instructions_executed = 1
instructions_per_cycle = 0.00179533
(t558) {
  pc = 558
  ibuf = {
    557: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 558
instructions_executed = 1
instructions_per_cycle = 0.00179211
(t559) {
  pc = 559
  ibuf = {
    558: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 559
instructions_executed = 1
instructions_per_cycle = 0.00178891
(t560) {
  pc = 560
  ibuf = {
    559: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 560
instructions_executed = 1
instructions_per_cycle = 0.00178571
(t561) {
  pc = 561
  ibuf = {
    560: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 561
instructions_executed = 1
instructions_per_cycle = 0.00178253
(t562) {
  pc = 562
  ibuf = {
    561: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 562
instructions_executed = 1
instructions_per_cycle = 0.00177936
(t563) {
  pc = 563
  ibuf = {
    562: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 563
instructions_executed = 1
instructions_per_cycle = 0.0017762
(t564) {
  pc = 564
  ibuf = {
    563: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 564
instructions_executed = 1
instructions_per_cycle = 0.00177305
(t565) {
  pc = 565
  ibuf = {
    564: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 565
instructions_executed = 1
instructions_per_cycle = 0.00176991
(t566) {
  pc = 566
  ibuf = {
    565: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 566
instructions_executed = 1
instructions_per_cycle = 0.00176678
(t567) {
  pc = 567
  ibuf = {
    566: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 567
instructions_executed = 1
instructions_per_cycle = 0.00176367
(t568) {
  pc = 568
  ibuf = {
    567: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 568
instructions_executed = 1
instructions_per_cycle = 0.00176056
(t569) {
  pc = 569
  ibuf = {
    568: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 569
instructions_executed = 1
instructions_per_cycle = 0.00175747
(t570) {
  pc = 570
  ibuf = {
    569: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 570
instructions_executed = 1
instructions_per_cycle = 0.00175439
(t571) {
  pc = 571
  ibuf = {
    570: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 571
instructions_executed = 1
instructions_per_cycle = 0.00175131
(t572) {
  pc = 572
  ibuf = {
    571: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 572
instructions_executed = 1
instructions_per_cycle = 0.00174825
(t573) {
  pc = 573
  ibuf = {
    572: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 573
instructions_executed = 1
instructions_per_cycle = 0.0017452
(t574) {
  pc = 574
  ibuf = {
    573: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 574
instructions_executed = 1
instructions_per_cycle = 0.00174216
(t575) {
  pc = 575
  ibuf = {
    574: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 575
instructions_executed = 1
instructions_per_cycle = 0.00173913
(t576) {
  pc = 576
  ibuf = {
    575: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 576
instructions_executed = 1
instructions_per_cycle = 0.00173611
(t577) {
  pc = 577
  ibuf = {
    576: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 577
instructions_executed = 1
instructions_per_cycle = 0.0017331
(t578) {
  pc = 578
  ibuf = {
    577: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 578
instructions_executed = 1
instructions_per_cycle = 0.0017301
(t579) {
  pc = 579
  ibuf = {
    578: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 579
instructions_executed = 1
instructions_per_cycle = 0.00172712
(t580) {
  pc = 580
  ibuf = {
    579: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 580
instructions_executed = 1
instructions_per_cycle = 0.00172414
(t581) {
  pc = 581
  ibuf = {
    580: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 581
instructions_executed = 1
instructions_per_cycle = 0.00172117
(t582) {
  pc = 582
  ibuf = {
    581: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 582
instructions_executed = 1
instructions_per_cycle = 0.00171821
(t583) {
  pc = 583
  ibuf = {
    582: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 583
instructions_executed = 1
instructions_per_cycle = 0.00171527
(t584) {
  pc = 584
  ibuf = {
    583: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 584
instructions_executed = 1
instructions_per_cycle = 0.00171233
(t585) {
  pc = 585
  ibuf = {
    584: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 585
instructions_executed = 1
instructions_per_cycle = 0.0017094
(t586) {
  pc = 586
  ibuf = {
    585: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 586
instructions_executed = 1
instructions_per_cycle = 0.00170648
(t587) {
  pc = 587
  ibuf = {
    586: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 587
instructions_executed = 1
instructions_per_cycle = 0.00170358
(t588) {
  pc = 588
  ibuf = {
    587: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 588
instructions_executed = 1
instructions_per_cycle = 0.00170068
(t589) {
  pc = 589
  ibuf = {
    588: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 589
instructions_executed = 1
instructions_per_cycle = 0.00169779
(t590) {
  pc = 590
  ibuf = {
    589: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 590
instructions_executed = 1
instructions_per_cycle = 0.00169492
(t591) {
  pc = 591
  ibuf = {
    590: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 591
instructions_executed = 1
instructions_per_cycle = 0.00169205
(t592) {
  pc = 592
  ibuf = {
    591: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 592
instructions_executed = 1
instructions_per_cycle = 0.00168919
(t593) {
  pc = 593
  ibuf = {
    592: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 593
instructions_executed = 1
instructions_per_cycle = 0.00168634
(t594) {
  pc = 594
  ibuf = {
    593: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 594
instructions_executed = 1
instructions_per_cycle = 0.0016835
(t595) {
  pc = 595
  ibuf = {
    594: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 595
instructions_executed = 1
instructions_per_cycle = 0.00168067
(t596) {
  pc = 596
  ibuf = {
    595: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 596
instructions_executed = 1
instructions_per_cycle = 0.00167785
(t597) {
  pc = 597
  ibuf = {
    596: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 597
instructions_executed = 1
instructions_per_cycle = 0.00167504
(t598) {
  pc = 598
  ibuf = {
    597: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 598
instructions_executed = 1
instructions_per_cycle = 0.00167224
(t599) {
  pc = 599
  ibuf = {
    598: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 599
instructions_executed = 1
instructions_per_cycle = 0.00166945
(t600) {
  pc = 600
  ibuf = {
    599: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 600
instructions_executed = 1
instructions_per_cycle = 0.00166667
(t601) {
  pc = 601
  ibuf = {
    600: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 601
instructions_executed = 1
instructions_per_cycle = 0.00166389
(t602) {
  pc = 602
  ibuf = {
    601: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 602
instructions_executed = 1
instructions_per_cycle = 0.00166113
(t603) {
  pc = 603
  ibuf = {
    602: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 603
instructions_executed = 1
instructions_per_cycle = 0.00165837
(t604) {
  pc = 604
  ibuf = {
    603: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 604
instructions_executed = 1
instructions_per_cycle = 0.00165563
(t605) {
  pc = 605
  ibuf = {
    604: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 605
instructions_executed = 1
instructions_per_cycle = 0.00165289
(t606) {
  pc = 606
  ibuf = {
    605: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 606
instructions_executed = 1
instructions_per_cycle = 0.00165017
(t607) {
  pc = 607
  ibuf = {
    606: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 607
instructions_executed = 1
instructions_per_cycle = 0.00164745
(t608) {
  pc = 608
  ibuf = {
    607: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 608
instructions_executed = 1
instructions_per_cycle = 0.00164474
(t609) {
  pc = 609
  ibuf = {
    608: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 609
instructions_executed = 1
instructions_per_cycle = 0.00164204
(t610) {
  pc = 610
  ibuf = {
    609: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 610
instructions_executed = 1
instructions_per_cycle = 0.00163934
(t611) {
  pc = 611
  ibuf = {
    610: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 611
instructions_executed = 1
instructions_per_cycle = 0.00163666
(t612) {
  pc = 612
  ibuf = {
    611: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 612
instructions_executed = 1
instructions_per_cycle = 0.00163399
(t613) {
  pc = 613
  ibuf = {
    612: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 613
instructions_executed = 1
instructions_per_cycle = 0.00163132
(t614) {
  pc = 614
  ibuf = {
    613: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 614
instructions_executed = 1
instructions_per_cycle = 0.00162866
(t615) {
  pc = 615
  ibuf = {
    614: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 615
instructions_executed = 1
instructions_per_cycle = 0.00162602
(t616) {
  pc = 616
  ibuf = {
    615: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 616
instructions_executed = 1
instructions_per_cycle = 0.00162338
(t617) {
  pc = 617
  ibuf = {
    616: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 617
instructions_executed = 1
instructions_per_cycle = 0.00162075
(t618) {
  pc = 618
  ibuf = {
    617: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 618
instructions_executed = 1
instructions_per_cycle = 0.00161812
(t619) {
  pc = 619
  ibuf = {
    618: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 619
instructions_executed = 1
instructions_per_cycle = 0.00161551
(t620) {
  pc = 620
  ibuf = {
    619: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 620
instructions_executed = 1
instructions_per_cycle = 0.0016129
(t621) {
  pc = 621
  ibuf = {
    620: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 621
instructions_executed = 1
instructions_per_cycle = 0.00161031
(t622) {
  pc = 622
  ibuf = {
    621: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 622
instructions_executed = 1
instructions_per_cycle = 0.00160772
(t623) {
  pc = 623
  ibuf = {
    622: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 623
instructions_executed = 1
instructions_per_cycle = 0.00160514
(t624) {
  pc = 624
  ibuf = {
    623: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 624
instructions_executed = 1
instructions_per_cycle = 0.00160256
(t625) {
  pc = 625
  ibuf = {
    624: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 625
instructions_executed = 1
instructions_per_cycle = 0.0016
(t626) {
  pc = 626
  ibuf = {
    625: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 626
instructions_executed = 1
instructions_per_cycle = 0.00159744
(t627) {
  pc = 627
  ibuf = {
    626: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 627
instructions_executed = 1
instructions_per_cycle = 0.0015949
(t628) {
  pc = 628
  ibuf = {
    627: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 628
instructions_executed = 1
instructions_per_cycle = 0.00159236
(t629) {
  pc = 629
  ibuf = {
    628: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 629
instructions_executed = 1
instructions_per_cycle = 0.00158983
(t630) {
  pc = 630
  ibuf = {
    629: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 630
instructions_executed = 1
instructions_per_cycle = 0.0015873
(t631) {
  pc = 631
  ibuf = {
    630: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 631
instructions_executed = 1
instructions_per_cycle = 0.00158479
(t632) {
  pc = 632
  ibuf = {
    631: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 632
instructions_executed = 1
instructions_per_cycle = 0.00158228
(t633) {
  pc = 633
  ibuf = {
    632: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 633
instructions_executed = 1
instructions_per_cycle = 0.00157978
(t634) {
  pc = 634
  ibuf = {
    633: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 634
instructions_executed = 1
instructions_per_cycle = 0.00157729
(t635) {
  pc = 635
  ibuf = {
    634: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 635
instructions_executed = 1
instructions_per_cycle = 0.0015748
(t636) {
  pc = 636
  ibuf = {
    635: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 636
instructions_executed = 1
instructions_per_cycle = 0.00157233
(t637) {
  pc = 637
  ibuf = {
    636: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 637
instructions_executed = 1
instructions_per_cycle = 0.00156986
(t638) {
  pc = 638
  ibuf = {
    637: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 638
instructions_executed = 1
instructions_per_cycle = 0.0015674
(t639) {
  pc = 639
  ibuf = {
    638: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 639
instructions_executed = 1
instructions_per_cycle = 0.00156495
(t640) {
  pc = 640
  ibuf = {
    639: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 640
instructions_executed = 1
instructions_per_cycle = 0.0015625
(t641) {
  pc = 641
  ibuf = {
    640: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 641
instructions_executed = 1
instructions_per_cycle = 0.00156006
(t642) {
  pc = 642
  ibuf = {
    641: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 642
instructions_executed = 1
instructions_per_cycle = 0.00155763
(t643) {
  pc = 643
  ibuf = {
    642: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 643
instructions_executed = 1
instructions_per_cycle = 0.00155521
(t644) {
  pc = 644
  ibuf = {
    643: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 644
instructions_executed = 1
instructions_per_cycle = 0.0015528
(t645) {
  pc = 645
  ibuf = {
    644: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 645
instructions_executed = 1
instructions_per_cycle = 0.00155039
(t646) {
  pc = 646
  ibuf = {
    645: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 646
instructions_executed = 1
instructions_per_cycle = 0.00154799
(t647) {
  pc = 647
  ibuf = {
    646: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 647
instructions_executed = 1
instructions_per_cycle = 0.0015456
(t648) {
  pc = 648
  ibuf = {
    647: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 648
instructions_executed = 1
instructions_per_cycle = 0.00154321
(t649) {
  pc = 649
  ibuf = {
    648: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 649
instructions_executed = 1
instructions_per_cycle = 0.00154083
(t650) {
  pc = 650
  ibuf = {
    649: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 650
instructions_executed = 1
instructions_per_cycle = 0.00153846
(t651) {
  pc = 651
  ibuf = {
    650: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 651
instructions_executed = 1
instructions_per_cycle = 0.0015361
(t652) {
  pc = 652
  ibuf = {
    651: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 652
instructions_executed = 1
instructions_per_cycle = 0.00153374
(t653) {
  pc = 653
  ibuf = {
    652: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 653
instructions_executed = 1
instructions_per_cycle = 0.00153139
(t654) {
  pc = 654
  ibuf = {
    653: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 654
instructions_executed = 1
instructions_per_cycle = 0.00152905
(t655) {
  pc = 655
  ibuf = {
    654: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 655
instructions_executed = 1
instructions_per_cycle = 0.00152672
(t656) {
  pc = 656
  ibuf = {
    655: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 656
instructions_executed = 1
instructions_per_cycle = 0.00152439
(t657) {
  pc = 657
  ibuf = {
    656: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 657
instructions_executed = 1
instructions_per_cycle = 0.00152207
(t658) {
  pc = 658
  ibuf = {
    657: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 658
instructions_executed = 1
instructions_per_cycle = 0.00151976
(t659) {
  pc = 659
  ibuf = {
    658: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 659
instructions_executed = 1
instructions_per_cycle = 0.00151745
(t660) {
  pc = 660
  ibuf = {
    659: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 660
instructions_executed = 1
instructions_per_cycle = 0.00151515
(t661) {
  pc = 661
  ibuf = {
    660: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 661
instructions_executed = 1
instructions_per_cycle = 0.00151286
(t662) {
  pc = 662
  ibuf = {
    661: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 662
instructions_executed = 1
instructions_per_cycle = 0.00151057
(t663) {
  pc = 663
  ibuf = {
    662: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 663
instructions_executed = 1
instructions_per_cycle = 0.0015083
(t664) {
  pc = 664
  ibuf = {
    663: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 664
instructions_executed = 1
instructions_per_cycle = 0.00150602
(t665) {
  pc = 665
  ibuf = {
    664: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 665
instructions_executed = 1
instructions_per_cycle = 0.00150376
(t666) {
  pc = 666
  ibuf = {
    665: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 666
instructions_executed = 1
instructions_per_cycle = 0.0015015
(t667) {
  pc = 667
  ibuf = {
    666: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 667
instructions_executed = 1
instructions_per_cycle = 0.00149925
(t668) {
  pc = 668
  ibuf = {
    667: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 668
instructions_executed = 1
instructions_per_cycle = 0.00149701
(t669) {
  pc = 669
  ibuf = {
    668: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 669
instructions_executed = 1
instructions_per_cycle = 0.00149477
(t670) {
  pc = 670
  ibuf = {
    669: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 670
instructions_executed = 1
instructions_per_cycle = 0.00149254
(t671) {
  pc = 671
  ibuf = {
    670: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 671
instructions_executed = 1
instructions_per_cycle = 0.00149031
(t672) {
  pc = 672
  ibuf = {
    671: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 672
instructions_executed = 1
instructions_per_cycle = 0.0014881
(t673) {
  pc = 673
  ibuf = {
    672: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 673
instructions_executed = 1
instructions_per_cycle = 0.00148588
(t674) {
  pc = 674
  ibuf = {
    673: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 674
instructions_executed = 1
instructions_per_cycle = 0.00148368
(t675) {
  pc = 675
  ibuf = {
    674: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 675
instructions_executed = 1
instructions_per_cycle = 0.00148148
(t676) {
  pc = 676
  ibuf = {
    675: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 676
instructions_executed = 1
instructions_per_cycle = 0.00147929
(t677) {
  pc = 677
  ibuf = {
    676: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 677
instructions_executed = 1
instructions_per_cycle = 0.0014771
(t678) {
  pc = 678
  ibuf = {
    677: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 678
instructions_executed = 1
instructions_per_cycle = 0.00147493
(t679) {
  pc = 679
  ibuf = {
    678: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 679
instructions_executed = 1
instructions_per_cycle = 0.00147275
(t680) {
  pc = 680
  ibuf = {
    679: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 680
instructions_executed = 1
instructions_per_cycle = 0.00147059
(t681) {
  pc = 681
  ibuf = {
    680: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 681
instructions_executed = 1
instructions_per_cycle = 0.00146843
(t682) {
  pc = 682
  ibuf = {
    681: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 682
instructions_executed = 1
instructions_per_cycle = 0.00146628
(t683) {
  pc = 683
  ibuf = {
    682: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 683
instructions_executed = 1
instructions_per_cycle = 0.00146413
(t684) {
  pc = 684
  ibuf = {
    683: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 684
instructions_executed = 1
instructions_per_cycle = 0.00146199
(t685) {
  pc = 685
  ibuf = {
    684: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 685
instructions_executed = 1
instructions_per_cycle = 0.00145985
(t686) {
  pc = 686
  ibuf = {
    685: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 686
instructions_executed = 1
instructions_per_cycle = 0.00145773
(t687) {
  pc = 687
  ibuf = {
    686: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 687
instructions_executed = 1
instructions_per_cycle = 0.0014556
(t688) {
  pc = 688
  ibuf = {
    687: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 688
instructions_executed = 1
instructions_per_cycle = 0.00145349
(t689) {
  pc = 689
  ibuf = {
    688: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 689
instructions_executed = 1
instructions_per_cycle = 0.00145138
(t690) {
  pc = 690
  ibuf = {
    689: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 690
instructions_executed = 1
instructions_per_cycle = 0.00144928
(t691) {
  pc = 691
  ibuf = {
    690: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 691
instructions_executed = 1
instructions_per_cycle = 0.00144718
(t692) {
  pc = 692
  ibuf = {
    691: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 692
instructions_executed = 1
instructions_per_cycle = 0.00144509
(t693) {
  pc = 693
  ibuf = {
    692: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 693
instructions_executed = 1
instructions_per_cycle = 0.001443
(t694) {
  pc = 694
  ibuf = {
    693: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 694
instructions_executed = 1
instructions_per_cycle = 0.00144092
(t695) {
  pc = 695
  ibuf = {
    694: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 695
instructions_executed = 1
instructions_per_cycle = 0.00143885
(t696) {
  pc = 696
  ibuf = {
    695: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 696
instructions_executed = 1
instructions_per_cycle = 0.00143678
(t697) {
  pc = 697
  ibuf = {
    696: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 697
instructions_executed = 1
instructions_per_cycle = 0.00143472
(t698) {
  pc = 698
  ibuf = {
    697: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 698
instructions_executed = 1
instructions_per_cycle = 0.00143266
(t699) {
  pc = 699
  ibuf = {
    698: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 699
instructions_executed = 1
instructions_per_cycle = 0.00143062
(t700) {
  pc = 700
  ibuf = {
    699: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 700
instructions_executed = 1
instructions_per_cycle = 0.00142857
(t701) {
  pc = 701
  ibuf = {
    700: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 701
instructions_executed = 1
instructions_per_cycle = 0.00142653
(t702) {
  pc = 702
  ibuf = {
    701: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 702
instructions_executed = 1
instructions_per_cycle = 0.0014245
(t703) {
  pc = 703
  ibuf = {
    702: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 703
instructions_executed = 1
instructions_per_cycle = 0.00142248
(t704) {
  pc = 704
  ibuf = {
    703: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 704
instructions_executed = 1
instructions_per_cycle = 0.00142045
(t705) {
  pc = 705
  ibuf = {
    704: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 705
instructions_executed = 1
instructions_per_cycle = 0.00141844
(t706) {
  pc = 706
  ibuf = {
    705: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 706
instructions_executed = 1
instructions_per_cycle = 0.00141643
(t707) {
  pc = 707
  ibuf = {
    706: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 707
instructions_executed = 1
instructions_per_cycle = 0.00141443
(t708) {
  pc = 708
  ibuf = {
    707: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 708
instructions_executed = 1
instructions_per_cycle = 0.00141243
(t709) {
  pc = 709
  ibuf = {
    708: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 709
instructions_executed = 1
instructions_per_cycle = 0.00141044
(t710) {
  pc = 710
  ibuf = {
    709: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 710
instructions_executed = 1
instructions_per_cycle = 0.00140845
(t711) {
  pc = 711
  ibuf = {
    710: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 711
instructions_executed = 1
instructions_per_cycle = 0.00140647
(t712) {
  pc = 712
  ibuf = {
    711: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 712
instructions_executed = 1
instructions_per_cycle = 0.00140449
(t713) {
  pc = 713
  ibuf = {
    712: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 713
instructions_executed = 1
instructions_per_cycle = 0.00140252
(t714) {
  pc = 714
  ibuf = {
    713: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 714
instructions_executed = 1
instructions_per_cycle = 0.00140056
(t715) {
  pc = 715
  ibuf = {
    714: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 715
instructions_executed = 1
instructions_per_cycle = 0.0013986
(t716) {
  pc = 716
  ibuf = {
    715: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 716
instructions_executed = 1
instructions_per_cycle = 0.00139665
(t717) {
  pc = 717
  ibuf = {
    716: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 717
instructions_executed = 1
instructions_per_cycle = 0.0013947
(t718) {
  pc = 718
  ibuf = {
    717: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 718
instructions_executed = 1
instructions_per_cycle = 0.00139276
(t719) {
  pc = 719
  ibuf = {
    718: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 719
instructions_executed = 1
instructions_per_cycle = 0.00139082
(t720) {
  pc = 720
  ibuf = {
    719: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 720
instructions_executed = 1
instructions_per_cycle = 0.00138889
(t721) {
  pc = 721
  ibuf = {
    720: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 721
instructions_executed = 1
instructions_per_cycle = 0.00138696
(t722) {
  pc = 722
  ibuf = {
    721: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 722
instructions_executed = 1
instructions_per_cycle = 0.00138504
(t723) {
  pc = 723
  ibuf = {
    722: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 723
instructions_executed = 1
instructions_per_cycle = 0.00138313
(t724) {
  pc = 724
  ibuf = {
    723: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 724
instructions_executed = 1
instructions_per_cycle = 0.00138122
(t725) {
  pc = 725
  ibuf = {
    724: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 725
instructions_executed = 1
instructions_per_cycle = 0.00137931
(t726) {
  pc = 726
  ibuf = {
    725: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 726
instructions_executed = 1
instructions_per_cycle = 0.00137741
(t727) {
  pc = 727
  ibuf = {
    726: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 727
instructions_executed = 1
instructions_per_cycle = 0.00137552
(t728) {
  pc = 728
  ibuf = {
    727: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 728
instructions_executed = 1
instructions_per_cycle = 0.00137363
(t729) {
  pc = 729
  ibuf = {
    728: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 729
instructions_executed = 1
instructions_per_cycle = 0.00137174
(t730) {
  pc = 730
  ibuf = {
    729: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 730
instructions_executed = 1
instructions_per_cycle = 0.00136986
(t731) {
  pc = 731
  ibuf = {
    730: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 731
instructions_executed = 1
instructions_per_cycle = 0.00136799
(t732) {
  pc = 732
  ibuf = {
    731: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 732
instructions_executed = 1
instructions_per_cycle = 0.00136612
(t733) {
  pc = 733
  ibuf = {
    732: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 733
instructions_executed = 1
instructions_per_cycle = 0.00136426
(t734) {
  pc = 734
  ibuf = {
    733: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 734
instructions_executed = 1
instructions_per_cycle = 0.0013624
(t735) {
  pc = 735
  ibuf = {
    734: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 735
instructions_executed = 1
instructions_per_cycle = 0.00136054
(t736) {
  pc = 736
  ibuf = {
    735: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 736
instructions_executed = 1
instructions_per_cycle = 0.0013587
(t737) {
  pc = 737
  ibuf = {
    736: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 737
instructions_executed = 1
instructions_per_cycle = 0.00135685
(t738) {
  pc = 738
  ibuf = {
    737: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 738
instructions_executed = 1
instructions_per_cycle = 0.00135501
(t739) {
  pc = 739
  ibuf = {
    738: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 739
instructions_executed = 1
instructions_per_cycle = 0.00135318
(t740) {
  pc = 740
  ibuf = {
    739: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 740
instructions_executed = 1
instructions_per_cycle = 0.00135135
(t741) {
  pc = 741
  ibuf = {
    740: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 741
instructions_executed = 1
instructions_per_cycle = 0.00134953
(t742) {
  pc = 742
  ibuf = {
    741: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 742
instructions_executed = 1
instructions_per_cycle = 0.00134771
(t743) {
  pc = 743
  ibuf = {
    742: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 743
instructions_executed = 1
instructions_per_cycle = 0.0013459
(t744) {
  pc = 744
  ibuf = {
    743: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 744
instructions_executed = 1
instructions_per_cycle = 0.00134409
(t745) {
  pc = 745
  ibuf = {
    744: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 745
instructions_executed = 1
instructions_per_cycle = 0.00134228
(t746) {
  pc = 746
  ibuf = {
    745: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 746
instructions_executed = 1
instructions_per_cycle = 0.00134048
(t747) {
  pc = 747
  ibuf = {
    746: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 747
instructions_executed = 1
instructions_per_cycle = 0.00133869
(t748) {
  pc = 748
  ibuf = {
    747: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 748
instructions_executed = 1
instructions_per_cycle = 0.0013369
(t749) {
  pc = 749
  ibuf = {
    748: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 749
instructions_executed = 1
instructions_per_cycle = 0.00133511
(t750) {
  pc = 750
  ibuf = {
    749: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 750
instructions_executed = 1
instructions_per_cycle = 0.00133333
(t751) {
  pc = 751
  ibuf = {
    750: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 751
instructions_executed = 1
instructions_per_cycle = 0.00133156
(t752) {
  pc = 752
  ibuf = {
    751: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 752
instructions_executed = 1
instructions_per_cycle = 0.00132979
(t753) {
  pc = 753
  ibuf = {
    752: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 753
instructions_executed = 1
instructions_per_cycle = 0.00132802
(t754) {
  pc = 754
  ibuf = {
    753: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 754
instructions_executed = 1
instructions_per_cycle = 0.00132626
(t755) {
  pc = 755
  ibuf = {
    754: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 755
instructions_executed = 1
instructions_per_cycle = 0.0013245
(t756) {
  pc = 756
  ibuf = {
    755: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 756
instructions_executed = 1
instructions_per_cycle = 0.00132275
(t757) {
  pc = 757
  ibuf = {
    756: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 757
instructions_executed = 1
instructions_per_cycle = 0.001321
(t758) {
  pc = 758
  ibuf = {
    757: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 758
instructions_executed = 1
instructions_per_cycle = 0.00131926
(t759) {
  pc = 759
  ibuf = {
    758: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 759
instructions_executed = 1
instructions_per_cycle = 0.00131752
(t760) {
  pc = 760
  ibuf = {
    759: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 760
instructions_executed = 1
instructions_per_cycle = 0.00131579
(t761) {
  pc = 761
  ibuf = {
    760: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 761
instructions_executed = 1
instructions_per_cycle = 0.00131406
(t762) {
  pc = 762
  ibuf = {
    761: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 762
instructions_executed = 1
instructions_per_cycle = 0.00131234
(t763) {
  pc = 763
  ibuf = {
    762: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 763
instructions_executed = 1
instructions_per_cycle = 0.00131062
(t764) {
  pc = 764
  ibuf = {
    763: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 764
instructions_executed = 1
instructions_per_cycle = 0.0013089
(t765) {
  pc = 765
  ibuf = {
    764: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 765
instructions_executed = 1
instructions_per_cycle = 0.00130719
(t766) {
  pc = 766
  ibuf = {
    765: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 766
instructions_executed = 1
instructions_per_cycle = 0.00130548
(t767) {
  pc = 767
  ibuf = {
    766: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 767
instructions_executed = 1
instructions_per_cycle = 0.00130378
(t768) {
  pc = 768
  ibuf = {
    767: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 768
instructions_executed = 1
instructions_per_cycle = 0.00130208
(t769) {
  pc = 769
  ibuf = {
    768: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 769
instructions_executed = 1
instructions_per_cycle = 0.00130039
(t770) {
  pc = 770
  ibuf = {
    769: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 770
instructions_executed = 1
instructions_per_cycle = 0.0012987
(t771) {
  pc = 771
  ibuf = {
    770: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 771
instructions_executed = 1
instructions_per_cycle = 0.00129702
(t772) {
  pc = 772
  ibuf = {
    771: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 772
instructions_executed = 1
instructions_per_cycle = 0.00129534
(t773) {
  pc = 773
  ibuf = {
    772: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 773
instructions_executed = 1
instructions_per_cycle = 0.00129366
(t774) {
  pc = 774
  ibuf = {
    773: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 774
instructions_executed = 1
instructions_per_cycle = 0.00129199
(t775) {
  pc = 775
  ibuf = {
    774: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 775
instructions_executed = 1
instructions_per_cycle = 0.00129032
(t776) {
  pc = 776
  ibuf = {
    775: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 776
instructions_executed = 1
instructions_per_cycle = 0.00128866
(t777) {
  pc = 777
  ibuf = {
    776: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 777
instructions_executed = 1
instructions_per_cycle = 0.001287
(t778) {
  pc = 778
  ibuf = {
    777: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 778
instructions_executed = 1
instructions_per_cycle = 0.00128535
(t779) {
  pc = 779
  ibuf = {
    778: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 779
instructions_executed = 1
instructions_per_cycle = 0.0012837
(t780) {
  pc = 780
  ibuf = {
    779: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 780
instructions_executed = 1
instructions_per_cycle = 0.00128205
(t781) {
  pc = 781
  ibuf = {
    780: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 781
instructions_executed = 1
instructions_per_cycle = 0.00128041
(t782) {
  pc = 782
  ibuf = {
    781: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 782
instructions_executed = 1
instructions_per_cycle = 0.00127877
(t783) {
  pc = 783
  ibuf = {
    782: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 783
instructions_executed = 1
instructions_per_cycle = 0.00127714
(t784) {
  pc = 784
  ibuf = {
    783: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 784
instructions_executed = 1
instructions_per_cycle = 0.00127551
(t785) {
  pc = 785
  ibuf = {
    784: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 785
instructions_executed = 1
instructions_per_cycle = 0.00127389
(t786) {
  pc = 786
  ibuf = {
    785: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 786
instructions_executed = 1
instructions_per_cycle = 0.00127226
(t787) {
  pc = 787
  ibuf = {
    786: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 787
instructions_executed = 1
instructions_per_cycle = 0.00127065
(t788) {
  pc = 788
  ibuf = {
    787: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 788
instructions_executed = 1
instructions_per_cycle = 0.00126904
(t789) {
  pc = 789
  ibuf = {
    788: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 789
instructions_executed = 1
instructions_per_cycle = 0.00126743
(t790) {
  pc = 790
  ibuf = {
    789: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 790
instructions_executed = 1
instructions_per_cycle = 0.00126582
(t791) {
  pc = 791
  ibuf = {
    790: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 791
instructions_executed = 1
instructions_per_cycle = 0.00126422
(t792) {
  pc = 792
  ibuf = {
    791: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 792
instructions_executed = 1
instructions_per_cycle = 0.00126263
(t793) {
  pc = 793
  ibuf = {
    792: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 793
instructions_executed = 1
instructions_per_cycle = 0.00126103
(t794) {
  pc = 794
  ibuf = {
    793: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 794
instructions_executed = 1
instructions_per_cycle = 0.00125945
(t795) {
  pc = 795
  ibuf = {
    794: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 795
instructions_executed = 1
instructions_per_cycle = 0.00125786
(t796) {
  pc = 796
  ibuf = {
    795: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 796
instructions_executed = 1
instructions_per_cycle = 0.00125628
(t797) {
  pc = 797
  ibuf = {
    796: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 797
instructions_executed = 1
instructions_per_cycle = 0.00125471
(t798) {
  pc = 798
  ibuf = {
    797: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 798
instructions_executed = 1
instructions_per_cycle = 0.00125313
(t799) {
  pc = 799
  ibuf = {
    798: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 799
instructions_executed = 1
instructions_per_cycle = 0.00125156
(t800) {
  pc = 800
  ibuf = {
    799: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 800
instructions_executed = 1
instructions_per_cycle = 0.00125
(t801) {
  pc = 801
  ibuf = {
    800: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 801
instructions_executed = 1
instructions_per_cycle = 0.00124844
(t802) {
  pc = 802
  ibuf = {
    801: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 802
instructions_executed = 1
instructions_per_cycle = 0.00124688
(t803) {
  pc = 803
  ibuf = {
    802: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 803
instructions_executed = 1
instructions_per_cycle = 0.00124533
(t804) {
  pc = 804
  ibuf = {
    803: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 804
instructions_executed = 1
instructions_per_cycle = 0.00124378
(t805) {
  pc = 805
  ibuf = {
    804: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 805
instructions_executed = 1
instructions_per_cycle = 0.00124224
(t806) {
  pc = 806
  ibuf = {
    805: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 806
instructions_executed = 1
instructions_per_cycle = 0.00124069
(t807) {
  pc = 807
  ibuf = {
    806: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 807
instructions_executed = 1
instructions_per_cycle = 0.00123916
(t808) {
  pc = 808
  ibuf = {
    807: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 808
instructions_executed = 1
instructions_per_cycle = 0.00123762
(t809) {
  pc = 809
  ibuf = {
    808: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 809
instructions_executed = 1
instructions_per_cycle = 0.00123609
(t810) {
  pc = 810
  ibuf = {
    809: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 810
instructions_executed = 1
instructions_per_cycle = 0.00123457
(t811) {
  pc = 811
  ibuf = {
    810: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 811
instructions_executed = 1
instructions_per_cycle = 0.00123305
(t812) {
  pc = 812
  ibuf = {
    811: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 812
instructions_executed = 1
instructions_per_cycle = 0.00123153
(t813) {
  pc = 813
  ibuf = {
    812: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 813
instructions_executed = 1
instructions_per_cycle = 0.00123001
(t814) {
  pc = 814
  ibuf = {
    813: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 814
instructions_executed = 1
instructions_per_cycle = 0.0012285
(t815) {
  pc = 815
  ibuf = {
    814: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 815
instructions_executed = 1
instructions_per_cycle = 0.00122699
(t816) {
  pc = 816
  ibuf = {
    815: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 816
instructions_executed = 1
instructions_per_cycle = 0.00122549
(t817) {
  pc = 817
  ibuf = {
    816: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 817
instructions_executed = 1
instructions_per_cycle = 0.00122399
(t818) {
  pc = 818
  ibuf = {
    817: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 818
instructions_executed = 1
instructions_per_cycle = 0.00122249
(t819) {
  pc = 819
  ibuf = {
    818: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 819
instructions_executed = 1
instructions_per_cycle = 0.001221
(t820) {
  pc = 820
  ibuf = {
    819: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 820
instructions_executed = 1
instructions_per_cycle = 0.00121951
(t821) {
  pc = 821
  ibuf = {
    820: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 821
instructions_executed = 1
instructions_per_cycle = 0.00121803
(t822) {
  pc = 822
  ibuf = {
    821: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 822
instructions_executed = 1
instructions_per_cycle = 0.00121655
(t823) {
  pc = 823
  ibuf = {
    822: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 823
instructions_executed = 1
instructions_per_cycle = 0.00121507
(t824) {
  pc = 824
  ibuf = {
    823: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 824
instructions_executed = 1
instructions_per_cycle = 0.00121359
(t825) {
  pc = 825
  ibuf = {
    824: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 825
instructions_executed = 1
instructions_per_cycle = 0.00121212
(t826) {
  pc = 826
  ibuf = {
    825: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 826
instructions_executed = 1
instructions_per_cycle = 0.00121065
(t827) {
  pc = 827
  ibuf = {
    826: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 827
instructions_executed = 1
instructions_per_cycle = 0.00120919
(t828) {
  pc = 828
  ibuf = {
    827: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 828
instructions_executed = 1
instructions_per_cycle = 0.00120773
(t829) {
  pc = 829
  ibuf = {
    828: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 829
instructions_executed = 1
instructions_per_cycle = 0.00120627
(t830) {
  pc = 830
  ibuf = {
    829: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 830
instructions_executed = 1
instructions_per_cycle = 0.00120482
(t831) {
  pc = 831
  ibuf = {
    830: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 831
instructions_executed = 1
instructions_per_cycle = 0.00120337
(t832) {
  pc = 832
  ibuf = {
    831: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 832
instructions_executed = 1
instructions_per_cycle = 0.00120192
(t833) {
  pc = 833
  ibuf = {
    832: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 833
instructions_executed = 1
instructions_per_cycle = 0.00120048
(t834) {
  pc = 834
  ibuf = {
    833: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 834
instructions_executed = 1
instructions_per_cycle = 0.00119904
(t835) {
  pc = 835
  ibuf = {
    834: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 835
instructions_executed = 1
instructions_per_cycle = 0.0011976
(t836) {
  pc = 836
  ibuf = {
    835: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 836
instructions_executed = 1
instructions_per_cycle = 0.00119617
(t837) {
  pc = 837
  ibuf = {
    836: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 837
instructions_executed = 1
instructions_per_cycle = 0.00119474
(t838) {
  pc = 838
  ibuf = {
    837: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 838
instructions_executed = 1
instructions_per_cycle = 0.00119332
(t839) {
  pc = 839
  ibuf = {
    838: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 839
instructions_executed = 1
instructions_per_cycle = 0.0011919
(t840) {
  pc = 840
  ibuf = {
    839: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 840
instructions_executed = 1
instructions_per_cycle = 0.00119048
(t841) {
  pc = 841
  ibuf = {
    840: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 841
instructions_executed = 1
instructions_per_cycle = 0.00118906
(t842) {
  pc = 842
  ibuf = {
    841: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 842
instructions_executed = 1
instructions_per_cycle = 0.00118765
(t843) {
  pc = 843
  ibuf = {
    842: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 843
instructions_executed = 1
instructions_per_cycle = 0.00118624
(t844) {
  pc = 844
  ibuf = {
    843: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 844
instructions_executed = 1
instructions_per_cycle = 0.00118483
(t845) {
  pc = 845
  ibuf = {
    844: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 845
instructions_executed = 1
instructions_per_cycle = 0.00118343
(t846) {
  pc = 846
  ibuf = {
    845: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 846
instructions_executed = 1
instructions_per_cycle = 0.00118203
(t847) {
  pc = 847
  ibuf = {
    846: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 847
instructions_executed = 1
instructions_per_cycle = 0.00118064
(t848) {
  pc = 848
  ibuf = {
    847: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 848
instructions_executed = 1
instructions_per_cycle = 0.00117925
(t849) {
  pc = 849
  ibuf = {
    848: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 849
instructions_executed = 1
instructions_per_cycle = 0.00117786
(t850) {
  pc = 850
  ibuf = {
    849: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 850
instructions_executed = 1
instructions_per_cycle = 0.00117647
(t851) {
  pc = 851
  ibuf = {
    850: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 851
instructions_executed = 1
instructions_per_cycle = 0.00117509
(t852) {
  pc = 852
  ibuf = {
    851: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 852
instructions_executed = 1
instructions_per_cycle = 0.00117371
(t853) {
  pc = 853
  ibuf = {
    852: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 853
instructions_executed = 1
instructions_per_cycle = 0.00117233
(t854) {
  pc = 854
  ibuf = {
    853: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 854
instructions_executed = 1
instructions_per_cycle = 0.00117096
(t855) {
  pc = 855
  ibuf = {
    854: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 855
instructions_executed = 1
instructions_per_cycle = 0.00116959
(t856) {
  pc = 856
  ibuf = {
    855: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 856
instructions_executed = 1
instructions_per_cycle = 0.00116822
(t857) {
  pc = 857
  ibuf = {
    856: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 857
instructions_executed = 1
instructions_per_cycle = 0.00116686
(t858) {
  pc = 858
  ibuf = {
    857: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 858
instructions_executed = 1
instructions_per_cycle = 0.0011655
(t859) {
  pc = 859
  ibuf = {
    858: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 859
instructions_executed = 1
instructions_per_cycle = 0.00116414
(t860) {
  pc = 860
  ibuf = {
    859: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 860
instructions_executed = 1
instructions_per_cycle = 0.00116279
(t861) {
  pc = 861
  ibuf = {
    860: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 861
instructions_executed = 1
instructions_per_cycle = 0.00116144
(t862) {
  pc = 862
  ibuf = {
    861: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 862
instructions_executed = 1
instructions_per_cycle = 0.00116009
(t863) {
  pc = 863
  ibuf = {
    862: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 863
instructions_executed = 1
instructions_per_cycle = 0.00115875
(t864) {
  pc = 864
  ibuf = {
    863: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 864
instructions_executed = 1
instructions_per_cycle = 0.00115741
(t865) {
  pc = 865
  ibuf = {
    864: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 865
instructions_executed = 1
instructions_per_cycle = 0.00115607
(t866) {
  pc = 866
  ibuf = {
    865: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 866
instructions_executed = 1
instructions_per_cycle = 0.00115473
(t867) {
  pc = 867
  ibuf = {
    866: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 867
instructions_executed = 1
instructions_per_cycle = 0.0011534
(t868) {
  pc = 868
  ibuf = {
    867: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 868
instructions_executed = 1
instructions_per_cycle = 0.00115207
(t869) {
  pc = 869
  ibuf = {
    868: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 869
instructions_executed = 1
instructions_per_cycle = 0.00115075
(t870) {
  pc = 870
  ibuf = {
    869: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 870
instructions_executed = 1
instructions_per_cycle = 0.00114943
(t871) {
  pc = 871
  ibuf = {
    870: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 871
instructions_executed = 1
instructions_per_cycle = 0.00114811
(t872) {
  pc = 872
  ibuf = {
    871: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 872
instructions_executed = 1
instructions_per_cycle = 0.00114679
(t873) {
  pc = 873
  ibuf = {
    872: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 873
instructions_executed = 1
instructions_per_cycle = 0.00114548
(t874) {
  pc = 874
  ibuf = {
    873: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 874
instructions_executed = 1
instructions_per_cycle = 0.00114416
(t875) {
  pc = 875
  ibuf = {
    874: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 875
instructions_executed = 1
instructions_per_cycle = 0.00114286
(t876) {
  pc = 876
  ibuf = {
    875: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 876
instructions_executed = 1
instructions_per_cycle = 0.00114155
(t877) {
  pc = 877
  ibuf = {
    876: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 877
instructions_executed = 1
instructions_per_cycle = 0.00114025
(t878) {
  pc = 878
  ibuf = {
    877: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 878
instructions_executed = 1
instructions_per_cycle = 0.00113895
(t879) {
  pc = 879
  ibuf = {
    878: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 879
instructions_executed = 1
instructions_per_cycle = 0.00113766
(t880) {
  pc = 880
  ibuf = {
    879: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 880
instructions_executed = 1
instructions_per_cycle = 0.00113636
(t881) {
  pc = 881
  ibuf = {
    880: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 881
instructions_executed = 1
instructions_per_cycle = 0.00113507
(t882) {
  pc = 882
  ibuf = {
    881: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 882
instructions_executed = 1
instructions_per_cycle = 0.00113379
(t883) {
  pc = 883
  ibuf = {
    882: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 883
instructions_executed = 1
instructions_per_cycle = 0.0011325
(t884) {
  pc = 884
  ibuf = {
    883: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 884
instructions_executed = 1
instructions_per_cycle = 0.00113122
(t885) {
  pc = 885
  ibuf = {
    884: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 885
instructions_executed = 1
instructions_per_cycle = 0.00112994
(t886) {
  pc = 886
  ibuf = {
    885: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 886
instructions_executed = 1
instructions_per_cycle = 0.00112867
(t887) {
  pc = 887
  ibuf = {
    886: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 887
instructions_executed = 1
instructions_per_cycle = 0.0011274
(t888) {
  pc = 888
  ibuf = {
    887: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 888
instructions_executed = 1
instructions_per_cycle = 0.00112613
(t889) {
  pc = 889
  ibuf = {
    888: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 889
instructions_executed = 1
instructions_per_cycle = 0.00112486
(t890) {
  pc = 890
  ibuf = {
    889: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 890
instructions_executed = 1
instructions_per_cycle = 0.0011236
(t891) {
  pc = 891
  ibuf = {
    890: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 891
instructions_executed = 1
instructions_per_cycle = 0.00112233
(t892) {
  pc = 892
  ibuf = {
    891: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 892
instructions_executed = 1
instructions_per_cycle = 0.00112108
(t893) {
  pc = 893
  ibuf = {
    892: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 893
instructions_executed = 1
instructions_per_cycle = 0.00111982
(t894) {
  pc = 894
  ibuf = {
    893: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 894
instructions_executed = 1
instructions_per_cycle = 0.00111857
(t895) {
  pc = 895
  ibuf = {
    894: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 895
instructions_executed = 1
instructions_per_cycle = 0.00111732
(t896) {
  pc = 896
  ibuf = {
    895: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 896
instructions_executed = 1
instructions_per_cycle = 0.00111607
(t897) {
  pc = 897
  ibuf = {
    896: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 897
instructions_executed = 1
instructions_per_cycle = 0.00111483
(t898) {
  pc = 898
  ibuf = {
    897: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 898
instructions_executed = 1
instructions_per_cycle = 0.00111359
(t899) {
  pc = 899
  ibuf = {
    898: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 899
instructions_executed = 1
instructions_per_cycle = 0.00111235
(t900) {
  pc = 900
  ibuf = {
    899: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 900
instructions_executed = 1
instructions_per_cycle = 0.00111111
(t901) {
  pc = 901
  ibuf = {
    900: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 901
instructions_executed = 1
instructions_per_cycle = 0.00110988
(t902) {
  pc = 902
  ibuf = {
    901: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 902
instructions_executed = 1
instructions_per_cycle = 0.00110865
(t903) {
  pc = 903
  ibuf = {
    902: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 903
instructions_executed = 1
instructions_per_cycle = 0.00110742
(t904) {
  pc = 904
  ibuf = {
    903: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 904
instructions_executed = 1
instructions_per_cycle = 0.00110619
(t905) {
  pc = 905
  ibuf = {
    904: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 905
instructions_executed = 1
instructions_per_cycle = 0.00110497
(t906) {
  pc = 906
  ibuf = {
    905: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 906
instructions_executed = 1
instructions_per_cycle = 0.00110375
(t907) {
  pc = 907
  ibuf = {
    906: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 907
instructions_executed = 1
instructions_per_cycle = 0.00110254
(t908) {
  pc = 908
  ibuf = {
    907: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 908
instructions_executed = 1
instructions_per_cycle = 0.00110132
(t909) {
  pc = 909
  ibuf = {
    908: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 909
instructions_executed = 1
instructions_per_cycle = 0.00110011
(t910) {
  pc = 910
  ibuf = {
    909: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 910
instructions_executed = 1
instructions_per_cycle = 0.0010989
(t911) {
  pc = 911
  ibuf = {
    910: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 911
instructions_executed = 1
instructions_per_cycle = 0.00109769
(t912) {
  pc = 912
  ibuf = {
    911: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 912
instructions_executed = 1
instructions_per_cycle = 0.00109649
(t913) {
  pc = 913
  ibuf = {
    912: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 913
instructions_executed = 1
instructions_per_cycle = 0.00109529
(t914) {
  pc = 914
  ibuf = {
    913: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 914
instructions_executed = 1
instructions_per_cycle = 0.00109409
(t915) {
  pc = 915
  ibuf = {
    914: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 915
instructions_executed = 1
instructions_per_cycle = 0.0010929
(t916) {
  pc = 916
  ibuf = {
    915: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 916
instructions_executed = 1
instructions_per_cycle = 0.0010917
(t917) {
  pc = 917
  ibuf = {
    916: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 917
instructions_executed = 1
instructions_per_cycle = 0.00109051
(t918) {
  pc = 918
  ibuf = {
    917: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 918
instructions_executed = 1
instructions_per_cycle = 0.00108932
(t919) {
  pc = 919
  ibuf = {
    918: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 919
instructions_executed = 1
instructions_per_cycle = 0.00108814
(t920) {
  pc = 920
  ibuf = {
    919: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 920
instructions_executed = 1
instructions_per_cycle = 0.00108696
(t921) {
  pc = 921
  ibuf = {
    920: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 921
instructions_executed = 1
instructions_per_cycle = 0.00108578
(t922) {
  pc = 922
  ibuf = {
    921: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 922
instructions_executed = 1
instructions_per_cycle = 0.0010846
(t923) {
  pc = 923
  ibuf = {
    922: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 923
instructions_executed = 1
instructions_per_cycle = 0.00108342
(t924) {
  pc = 924
  ibuf = {
    923: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 924
instructions_executed = 1
instructions_per_cycle = 0.00108225
(t925) {
  pc = 925
  ibuf = {
    924: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 925
instructions_executed = 1
instructions_per_cycle = 0.00108108
(t926) {
  pc = 926
  ibuf = {
    925: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 926
instructions_executed = 1
instructions_per_cycle = 0.00107991
(t927) {
  pc = 927
  ibuf = {
    926: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 927
instructions_executed = 1
instructions_per_cycle = 0.00107875
(t928) {
  pc = 928
  ibuf = {
    927: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 928
instructions_executed = 1
instructions_per_cycle = 0.00107759
(t929) {
  pc = 929
  ibuf = {
    928: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 929
instructions_executed = 1
instructions_per_cycle = 0.00107643
(t930) {
  pc = 930
  ibuf = {
    929: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 930
instructions_executed = 1
instructions_per_cycle = 0.00107527
(t931) {
  pc = 931
  ibuf = {
    930: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 931
instructions_executed = 1
instructions_per_cycle = 0.00107411
(t932) {
  pc = 932
  ibuf = {
    931: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 932
instructions_executed = 1
instructions_per_cycle = 0.00107296
(t933) {
  pc = 933
  ibuf = {
    932: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 933
instructions_executed = 1
instructions_per_cycle = 0.00107181
(t934) {
  pc = 934
  ibuf = {
    933: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 934
instructions_executed = 1
instructions_per_cycle = 0.00107066
(t935) {
  pc = 935
  ibuf = {
    934: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 935
instructions_executed = 1
instructions_per_cycle = 0.00106952
(t936) {
  pc = 936
  ibuf = {
    935: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 936
instructions_executed = 1
instructions_per_cycle = 0.00106838
(t937) {
  pc = 937
  ibuf = {
    936: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 937
instructions_executed = 1
instructions_per_cycle = 0.00106724
(t938) {
  pc = 938
  ibuf = {
    937: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 938
instructions_executed = 1
instructions_per_cycle = 0.0010661
(t939) {
  pc = 939
  ibuf = {
    938: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 939
instructions_executed = 1
instructions_per_cycle = 0.00106496
(t940) {
  pc = 940
  ibuf = {
    939: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 940
instructions_executed = 1
instructions_per_cycle = 0.00106383
(t941) {
  pc = 941
  ibuf = {
    940: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 941
instructions_executed = 1
instructions_per_cycle = 0.0010627
(t942) {
  pc = 942
  ibuf = {
    941: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 942
instructions_executed = 1
instructions_per_cycle = 0.00106157
(t943) {
  pc = 943
  ibuf = {
    942: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 943
instructions_executed = 1
instructions_per_cycle = 0.00106045
(t944) {
  pc = 944
  ibuf = {
    943: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 944
instructions_executed = 1
instructions_per_cycle = 0.00105932
(t945) {
  pc = 945
  ibuf = {
    944: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 945
instructions_executed = 1
instructions_per_cycle = 0.0010582
(t946) {
  pc = 946
  ibuf = {
    945: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 946
instructions_executed = 1
instructions_per_cycle = 0.00105708
(t947) {
  pc = 947
  ibuf = {
    946: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 947
instructions_executed = 1
instructions_per_cycle = 0.00105597
(t948) {
  pc = 948
  ibuf = {
    947: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 948
instructions_executed = 1
instructions_per_cycle = 0.00105485
(t949) {
  pc = 949
  ibuf = {
    948: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 949
instructions_executed = 1
instructions_per_cycle = 0.00105374
(t950) {
  pc = 950
  ibuf = {
    949: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 950
instructions_executed = 1
instructions_per_cycle = 0.00105263
(t951) {
  pc = 951
  ibuf = {
    950: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 951
instructions_executed = 1
instructions_per_cycle = 0.00105152
(t952) {
  pc = 952
  ibuf = {
    951: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 952
instructions_executed = 1
instructions_per_cycle = 0.00105042
(t953) {
  pc = 953
  ibuf = {
    952: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 953
instructions_executed = 1
instructions_per_cycle = 0.00104932
(t954) {
  pc = 954
  ibuf = {
    953: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 954
instructions_executed = 1
instructions_per_cycle = 0.00104822
(t955) {
  pc = 955
  ibuf = {
    954: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 955
instructions_executed = 1
instructions_per_cycle = 0.00104712
(t956) {
  pc = 956
  ibuf = {
    955: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 956
instructions_executed = 1
instructions_per_cycle = 0.00104603
(t957) {
  pc = 957
  ibuf = {
    956: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 957
instructions_executed = 1
instructions_per_cycle = 0.00104493
(t958) {
  pc = 958
  ibuf = {
    957: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 958
instructions_executed = 1
instructions_per_cycle = 0.00104384
(t959) {
  pc = 959
  ibuf = {
    958: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 959
instructions_executed = 1
instructions_per_cycle = 0.00104275
(t960) {
  pc = 960
  ibuf = {
    959: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 960
instructions_executed = 1
instructions_per_cycle = 0.00104167
(t961) {
  pc = 961
  ibuf = {
    960: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 961
instructions_executed = 1
instructions_per_cycle = 0.00104058
(t962) {
  pc = 962
  ibuf = {
    961: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 962
instructions_executed = 1
instructions_per_cycle = 0.0010395
(t963) {
  pc = 963
  ibuf = {
    962: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 963
instructions_executed = 1
instructions_per_cycle = 0.00103842
(t964) {
  pc = 964
  ibuf = {
    963: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 964
instructions_executed = 1
instructions_per_cycle = 0.00103734
(t965) {
  pc = 965
  ibuf = {
    964: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 965
instructions_executed = 1
instructions_per_cycle = 0.00103627
(t966) {
  pc = 966
  ibuf = {
    965: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 966
instructions_executed = 1
instructions_per_cycle = 0.0010352
(t967) {
  pc = 967
  ibuf = {
    966: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 967
instructions_executed = 1
instructions_per_cycle = 0.00103413
(t968) {
  pc = 968
  ibuf = {
    967: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 968
instructions_executed = 1
instructions_per_cycle = 0.00103306
(t969) {
  pc = 969
  ibuf = {
    968: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 969
instructions_executed = 1
instructions_per_cycle = 0.00103199
(t970) {
  pc = 970
  ibuf = {
    969: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 970
instructions_executed = 1
instructions_per_cycle = 0.00103093
(t971) {
  pc = 971
  ibuf = {
    970: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 971
instructions_executed = 1
instructions_per_cycle = 0.00102987
(t972) {
  pc = 972
  ibuf = {
    971: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 972
instructions_executed = 1
instructions_per_cycle = 0.00102881
(t973) {
  pc = 973
  ibuf = {
    972: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 973
instructions_executed = 1
instructions_per_cycle = 0.00102775
(t974) {
  pc = 974
  ibuf = {
    973: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 974
instructions_executed = 1
instructions_per_cycle = 0.00102669
(t975) {
  pc = 975
  ibuf = {
    974: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 975
instructions_executed = 1
instructions_per_cycle = 0.00102564
(t976) {
  pc = 976
  ibuf = {
    975: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 976
instructions_executed = 1
instructions_per_cycle = 0.00102459
(t977) {
  pc = 977
  ibuf = {
    976: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 977
instructions_executed = 1
instructions_per_cycle = 0.00102354
(t978) {
  pc = 978
  ibuf = {
    977: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 978
instructions_executed = 1
instructions_per_cycle = 0.00102249
(t979) {
  pc = 979
  ibuf = {
    978: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 979
instructions_executed = 1
instructions_per_cycle = 0.00102145
(t980) {
  pc = 980
  ibuf = {
    979: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 980
instructions_executed = 1
instructions_per_cycle = 0.00102041
(t981) {
  pc = 981
  ibuf = {
    980: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 981
instructions_executed = 1
instructions_per_cycle = 0.00101937
(t982) {
  pc = 982
  ibuf = {
    981: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 982
instructions_executed = 1
instructions_per_cycle = 0.00101833
(t983) {
  pc = 983
  ibuf = {
    982: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 983
instructions_executed = 1
instructions_per_cycle = 0.00101729
(t984) {
  pc = 984
  ibuf = {
    983: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 984
instructions_executed = 1
instructions_per_cycle = 0.00101626
(t985) {
  pc = 985
  ibuf = {
    984: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 985
instructions_executed = 1
instructions_per_cycle = 0.00101523
(t986) {
  pc = 986
  ibuf = {
    985: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 986
instructions_executed = 1
instructions_per_cycle = 0.0010142
(t987) {
  pc = 987
  ibuf = {
    986: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 987
instructions_executed = 1
instructions_per_cycle = 0.00101317
(t988) {
  pc = 988
  ibuf = {
    987: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 988
instructions_executed = 1
instructions_per_cycle = 0.00101215
(t989) {
  pc = 989
  ibuf = {
    988: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 989
instructions_executed = 1
instructions_per_cycle = 0.00101112
(t990) {
  pc = 990
  ibuf = {
    989: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 990
instructions_executed = 1
instructions_per_cycle = 0.0010101
(t991) {
  pc = 991
  ibuf = {
    990: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 991
instructions_executed = 1
instructions_per_cycle = 0.00100908
(t992) {
  pc = 992
  ibuf = {
    991: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 992
instructions_executed = 1
instructions_per_cycle = 0.00100806
(t993) {
  pc = 993
  ibuf = {
    992: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 993
instructions_executed = 1
instructions_per_cycle = 0.00100705
(t994) {
  pc = 994
  ibuf = {
    993: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 994
instructions_executed = 1
instructions_per_cycle = 0.00100604
(t995) {
  pc = 995
  ibuf = {
    994: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 995
instructions_executed = 1
instructions_per_cycle = 0.00100503
(t996) {
  pc = 996
  ibuf = {
    995: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 996
instructions_executed = 1
instructions_per_cycle = 0.00100402
(t997) {
  pc = 997
  ibuf = {
    996: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 997
instructions_executed = 1
instructions_per_cycle = 0.00100301
(t998) {
  pc = 998
  ibuf = {
    997: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 998
instructions_executed = 1
instructions_per_cycle = 0.001002
(t999) {
  pc = 999
  ibuf = {
    998: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 999
instructions_executed = 1
instructions_per_cycle = 0.001001
(t1000) {
  pc = 1000
  ibuf = {
    999: nop
  }
  rat = {
    0 11 2 3 4 5 6 7 
  }
  rob = {
    addr  type  reg   val   target
    ------------------------------
    *d8   WB    r0    0     n/a   
    d9    DN    r1    0     n/a    <-t-
    d10   DN    n/a   0     n/a   
    d11   DN    r1    0     n/a   
    d12   DN    n/a   0     n/a   
    *d13  END   n/a   0     (0)   
    d14   DN    r0    0     (0)    <-h-
    d15   DN    r0    0     (0)   
    d16   DN    r0    0     (0)   
    d17   DN    r0    0     (0)   
    d18   DN    r0    0     (0)   
    d19   DN    r0    0     (0)   
    d20   DN    r0    0     (0)   
    d21   DN    r0    0     (0)   
    d22   DN    r0    0     (0)   
    d23   DN    r0    0     (0)   
  }
  rrf = {
    0 0 0 0 0 0 0 0 
  }
  rs = {
    OC    o1    o2    o3    dest  
    ------------------------------
  }
  alu = {
    --- nop ---
  }
  bu = {
    --- nop ---
  }
  lsu = {
    4
    type  seq   addr  fwd   
    ------------------------
    S2    12    0     0     
    L     11    0     0     
    S2    10    0     0     
    L     9     0     0     
  }
  dcache = {
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
    0 0 0 0 0 0 0 0 
  }
}
=== statistics ===
cycles = 1000
instructions_executed = 1
instructions_per_cycle = 0.001
