R_0280DC_CB_COLOR7_TILE	,	V_206
R_0280A4_CB_COLOR1_INFO	,	V_173
"bad SURFACE_SYNC\n"	,	L_60
PACKET3_SET_SAMPLER	,	V_352
CP_PACKET_GET_COUNT	,	F_35
R600_CP_PACKET0_REG_MASK	,	V_134
db_bo_mc	,	V_51
"vline WAIT_REG_MEM bad reg\n"	,	L_29
V_028010_DEPTH_16	,	V_81
CB_COLOR6_BASE	,	V_214
upper_32_bits	,	F_73
R_0288BC_SQ_PSTMP_RING_ITEMSIZE	,	V_151
PACKET3_SET_CTL_CONST	,	V_349
r600_cs_check_reg	,	F_49
dev	,	V_68
R_0280A8_CB_COLOR2_INFO	,	V_174
ARRAY_SIZE	,	F_2
R_0280A0_CB_COLOR0_INFO	,	V_172
PACKET3_SET_RESOURCE_OFFSET	,	V_334
R_0288C4_SQ_REDUC_RING_ITEMSIZE	,	V_153
r600_cs_packet_next_reloc	,	F_50
"bad SET_CONFIG_REG "	,	L_40
"bad SURFACE_BASE_UPDATE\n"	,	L_72
size	,	V_60
radeon_cs_reloc	,	V_107
fmt_get_nblocksx	,	F_5
S_028060_PITCH_TILE_MAX	,	F_19
cb_shader_mask	,	V_49
fmt_get_nblocksy	,	F_6
PACKET3_SET_CONFIG_REG_END	,	V_329
bh	,	V_12
obj_to_crtc	,	F_43
d0	,	V_279
R_008C4C_SQ_GSVS_RING_SIZE	,	V_150
G_038004_TEX_DEPTH	,	F_63
blockheight	,	V_13
CP_PACKET_GET_TYPE	,	F_34
"bad DRAW_INDEX_IMMD\n"	,	L_58
bw	,	V_10
"Packet3 opcode %x not supported\n"	,	L_73
nchunks	,	V_367
"Failed to parse relocation !\n"	,	L_76
drm_crtc	,	V_120
fmt_is_valid_color	,	F_1
R_0288B4_SQ_GSTMP_RING_ITEMSIZE	,	V_147
V_028010_DEPTH_X8_24_FLOAT	,	V_84
V_0280A0_ARRAY_1D_TILED_THIN1	,	V_72
h	,	V_11
i	,	V_38
r600_get_array_mode_alignment	,	F_7
l	,	V_374
m	,	V_139
"%s:%d db pitch (%d, 0x%x, %d) invalid\n"	,	L_16
p	,	V_58
array_mode	,	V_29
cb_color_frag_bo	,	V_197
r	,	V_74
db_depth_info	,	V_52
"z/stencil buffer too small (0x%08X %d %d %ld)\n"	,	L_14
"texture bo too small (%d %d %d %d -&gt; %d have %ld)\n"	,	L_47
V_028010_DEPTH_X8_24	,	V_82
w	,	V_9
R_0288C0_SQ_FBUF_RING_ITEMSIZE	,	V_145
config	,	V_359
RADEON_TILING_MACRO	,	V_164
R_0280F0_CB_COLOR4_FRAG	,	V_193
cb_color_size_idx	,	V_43
kdata	,	V_117
G_038004_DATA_FORMAT	,	F_65
R_028800_DB_DEPTH_CONTROL	,	V_159
AVIVO_D2MODE_VLINE_START_END	,	V_135
G_038014_BASE_ARRAY	,	F_70
opcode	,	V_105
one_reg_wr	,	V_101
"unknown crtc reloc\n"	,	L_32
PACKET3_SET_ALU_CONST_END	,	V_342
G_028060_PITCH_TILE_MAX	,	F_15
SQ_PGM_START_FS	,	V_218
reg	,	V_103
PACKET3_SET_ALU_CONST_OFFSET	,	V_341
"Failed to initialize parser !\n"	,	L_75
"Forbidden register 0x%04X in cs at %d\n"	,	L_34
CB_COLOR2_BASE	,	V_210
"bad WAIT_REG_MEM\n"	,	L_59
"z/stencil buffer (%d) too small (0x%08X %d %d %d -&gt; %u have %lu)\n"	,	L_19
R_0280F4_CB_COLOR5_FRAG	,	V_194
"bad SET_BOOL_CONST\n"	,	L_68
G_028000_PITCH_TILE_MAX	,	F_27
G_038000_PITCH	,	F_66
"bad START_3D\n"	,	L_51
blockwidth	,	V_7
nviews	,	V_78
word1	,	V_294
PACKET3_SET_SAMPLER_OFFSET	,	V_353
DX9_CONSTS	,	V_40
cb_color_tile_bo	,	V_207
word0	,	V_293
count	,	V_100
word3	,	V_296
word2	,	V_295
"%s:%d cb pitch (%d, 0x%x, %d) invalid\n"	,	L_4
R_028060_CB_COLOR0_SIZE	,	V_181
G_038004_TEX_HEIGHT	,	F_62
ARRAY_LINEAR_GENERAL	,	V_30
R_028064_CB_COLOR1_SIZE	,	V_182
SQ_PGM_START_GS	,	V_221
DRM_ERROR	,	F_32
parser	,	V_366
R_0288B0_SQ_ESTMP_RING_ITEMSIZE	,	V_143
radeon_family	,	V_4
SQ_TEX_VTX_VALID_BUFFER	,	V_337
chunk_relocs_idx	,	V_111
R_028010_DB_DEPTH_INFO	,	V_160
larray	,	V_299
R_0280F8_CB_COLOR6_FRAG	,	V_195
tile_height	,	V_21
roundup_pow_of_two	,	F_56
h0	,	V_278
radeon_cs_finish_pages	,	F_83
cb_color_bo_mc	,	V_47
G_038014_LAST_LEVEL	,	F_69
R_028068_CB_COLOR2_SIZE	,	V_183
PACKET3_SET_CTL_CONST_END	,	V_351
vgt_strmout_en	,	V_76
PACKET3_SET_CONFIG_REG_OFFSET	,	V_328
db_offset	,	V_88
"bad SET_LOOP_CONST\n"	,	L_69
G_038014_LAST_ARRAY	,	F_71
R_0280BC_CB_COLOR7_INFO	,	V_179
R_02807C_CB_COLOR7_SIZE	,	V_188
relocs_ptr	,	V_113
"0x%04X\n"	,	L_37
mip_minify	,	F_55
AVIVO_D1MODE_VLINE_STATUS	,	V_128
tile_width	,	V_20
SQ_CONFIG	,	V_158
llevel	,	V_276
obj	,	V_119
R_0280EC_CB_COLOR3_FRAG	,	V_192
ib_chunk	,	V_95
block_align	,	V_280
r600_check_texture_resource	,	F_59
family	,	V_5
"%s:%d cb height (%d, 0x%x, %d) invalid\n"	,	L_5
ENOMEM	,	V_358
R_0288B8_SQ_VSTMP_RING_ITEMSIZE	,	V_155
"bad SET_SAMPLER\n"	,	L_71
R_0280CC_CB_COLOR3_TILE	,	V_202
"bad PACKET3_SET_CONFIG_REG\n"	,	L_63
R_0280B4_CB_COLOR5_INFO	,	V_177
r600_cs_legacy	,	F_80
S_028010_ARRAY_MODE	,	F_51
round_up	,	F_58
V_028010_ARRAY_2D_TILED_THIN1	,	V_90
tmp	,	V_61
fake_ib	,	V_376
ib	,	V_66
pitch	,	V_63
array_check	,	V_65
R_0280B8_CB_COLOR6_INFO	,	V_178
CP_PACKET3_GET_OPCODE	,	F_37
ddev	,	V_130
"%s:%d mask 0x%08X | 0x%08X no cb for %d\n"	,	L_9
"%s:%d texture invalid format %d\n"	,	L_42
db_depth_size	,	V_54
CB_COLOR5_BASE	,	V_213
PACKET3_EVENT_WRITE_EOP	,	V_326
"bad DRAW_INDEX\n"	,	L_54
r600_reg_safe_bm	,	V_140
R_0280B0_CB_COLOR4_INFO	,	V_176
S_038000_TILE_MODE	,	F_60
lobj	,	V_115
"vline WAIT_REG_MEM function not equal\n"	,	L_28
"bad SET PREDICATION\n"	,	L_49
R_0280C8_CB_COLOR2_TILE	,	V_201
blevel	,	V_275
SQ_ALU_CONST_CACHE_PS_9	,	V_248
"bad SET_CTL_CONST\n"	,	L_70
r600_cs_track_check	,	F_21
SQ_ALU_CONST_CACHE_PS_7	,	V_246
nby	,	V_287
SQ_ALU_CONST_CACHE_PS_8	,	V_247
nbx	,	V_286
chunks	,	V_96
SQ_ALU_CONST_CACHE_PS_5	,	V_244
SQ_ALU_CONST_CACHE_PS_6	,	V_245
SQ_ALU_CONST_CACHE_PS_3	,	V_242
SQ_ALU_CONST_CACHE_PS_4	,	V_243
SQ_ALU_CONST_CACHE_PS_1	,	V_240
SQ_ALU_CONST_CACHE_PS_2	,	V_241
SQ_ALU_CONST_CACHE_PS_0	,	V_239
tiling_nbanks	,	V_362
db_depth_size_idx	,	V_55
AVIVO_D1MODE_VLINE_STAT	,	V_129
max	,	F_8
DRM_MODE_OBJECT_CRTC	,	V_131
SQ_ALU_CONST_CACHE_VS_11	,	V_266
SQ_ALU_CONST_CACHE_VS_10	,	V_265
cb_target_mask	,	V_48
SQ_ALU_CONST_CACHE_VS_15	,	V_270
SQ_ALU_CONST_CACHE_VS_14	,	V_269
SQ_ALU_CONST_CACHE_VS_13	,	V_268
SQ_ALU_CONST_CACHE_VS_12	,	V_267
"this kernel doesn't support %d texture dim\n"	,	L_41
mipmap	,	V_291
G_028800_STENCIL_ENABLE	,	F_22
V_028010_DEPTH_32_FLOAT	,	V_86
length_dw	,	V_99
SQ_PGM_START_ES	,	V_219
PACKET3_SET_LOOP_CONST_OFFSET	,	V_347
PACKET3_SET_CONTEXT_REG	,	V_330
RADEON_TILING_MICRO	,	V_180
G__SQ_VTX_CONSTANT_TYPE	,	F_74
R_028AB0_VGT_STRMOUT_EN	,	V_167
tile_bytes	,	V_26
R_0280D0_CB_COLOR4_TILE	,	V_203
gpu_offset	,	V_116
R_0280C0_CB_COLOR0_TILE	,	V_199
"%s:%d invalid cmd stream %d\n"	,	L_57
sq_config	,	V_39
pdev	,	V_377
u32	,	T_1
radeon_bo_size	,	F_13
PACKET3_NUM_INSTANCES	,	V_319
"Broken old userspace ? no cb_color0_base supplied before trying to write 0x%08X\n"	,	L_39
V_0280A0_ARRAY_LINEAR_ALIGNED	,	V_71
"vline wait missing WAIT_REG_MEM segment\n"	,	L_26
tiling_flags	,	V_163
SQ_TEX_VTX_INVALID_TEXTURE	,	V_338
ntiles	,	V_80
R_008C7C_SQ_REDUC_RING_SIZE	,	V_154
"bad DRAW_INDEX_AUTO\n"	,	L_56
radeon_crtc	,	V_122
R_028004_DB_DEPTH_VIEW	,	V_165
R_028238_CB_TARGET_MASK	,	V_169
R_008C54_SQ_ESTMP_RING_SIZE	,	V_144
level	,	V_272
R_0280C4_CB_COLOR1_TILE	,	V_200
filp	,	V_373
S_028000_SLICE_TILE_MAX	,	F_26
relocs	,	V_114
G_038010_BASE_LEVEL	,	F_68
group_size	,	V_32
S_028060_SLICE_TILE_MAX	,	F_20
CB_COLOR3_BASE	,	V_211
r600_cs_legacy_get_tiling_conf	,	F_81
"cannot find crtc %d\n"	,	L_31
"%s:%d tex pitch (%d, 0x%x, %d) invalid\n"	,	L_44
header	,	V_98
pred_op	,	V_315
r600_cs_track_validate_cb	,	F_10
G_0280A0_ARRAY_MODE	,	F_17
"Relocs at %d after relocations chunk end %d !\n"	,	L_25
macro_tile_bytes	,	V_28
R_0280D8_CB_COLOR6_TILE	,	V_205
"vline WAIT_REG_MEM bad bit mask\n"	,	L_30
r600_cs_packet_next_reloc_nomm	,	F_39
drm_mode_object	,	V_118
idx_value	,	V_313
bpe	,	V_79
pkt	,	V_92
SQ_TEX_VTX_INVALID_BUFFER	,	V_339
R_008C64_SQ_VSTMP_RING_SIZE	,	V_156
R_0280D4_CB_COLOR5_TILE	,	V_204
"%s offset[%d] 0x%llx 0x%llx, %d not aligned\n"	,	L_6
V_028010_DEPTH_8_24_FLOAT	,	V_85
r600_packet0_check	,	F_46
dev_warn	,	F_12
radeon_ib	,	V_375
relocs_chunk	,	V_109
u64	,	T_2
tiling_npipes	,	V_361
macro_tile_height	,	V_24
"vline WAIT_REG_MEM waiting on MEM rather than REG\n"	,	L_27
V_0280A0_ARRAY_2D_TILED_THIN1	,	V_73
drm_file	,	V_372
array_mode_checker	,	V_14
depth_align	,	V_18
fmt_is_valid_texture	,	F_3
blocksize	,	V_8
macro_tile_width	,	V_22
db_bo	,	V_50
r600_cs_legacy_init	,	F_84
G_028010_FORMAT	,	F_25
"bad SET_ALU_CONST\n"	,	L_67
vgt_strmout_buffer_en	,	V_77
"Unknown packet type %d !\n"	,	L_74
PACKET2	,	F_45
CHIP_RV740	,	V_364
R_028B20_VGT_STRMOUT_BUFFER_EN	,	V_168
height	,	V_62
G_028010_ARRAY_MODE	,	F_29
G_028004_SLICE_MAX	,	F_30
r600_texture_size	,	F_57
SQ_ALU_CONST_CACHE_PS_13	,	V_252
SQ_ALU_CONST_CACHE_PS_12	,	V_251
SQ_ALU_CONST_CACHE_PS_11	,	V_250
drm_mode_object_find	,	F_42
SQ_ALU_CONST_CACHE_PS_10	,	V_249
start_reg	,	V_311
R_0288AC_SQ_GSVS_RING_ITEMSIZE	,	V_149
"vbo resource seems too big (%d) for the bo (%ld)\n"	,	L_66
"z/stencil buffer size not set\n"	,	L_13
nsamples	,	V_27
V_038000_SQ_TEX_DIM_2D_MSAA	,	V_309
SQ_ALU_CONST_CACHE_PS_15	,	V_254
SQ_ALU_CONST_CACHE_PS_14	,	V_253
"%s offset[%d] %d %d %d %lu too big\n"	,	L_7
GFP_KERNEL	,	V_357
cb_color_base_last	,	V_41
"%s:%d tex base offset (0x%llx, 0x%llx, %d) invalid\n"	,	L_45
PACKET3_NOP	,	V_112
wait_reg_mem	,	V_123
"%s invalid tiling %d for %d (0x%08X)\n"	,	L_3
PACKET3_EVENT_WRITE	,	V_325
chunk_ib_idx	,	V_97
valid_color	,	V_3
"bad SET_CONTEXT_REG 0x%04X\n"	,	L_38
G_028C04_MSAA_NUM_SAMPLES	,	F_52
rdev	,	V_75
r600_cs_packet_parse_vline	,	F_41
V_038000_SQ_TEX_DIM_2D_ARRAY_MSAA	,	V_310
PACKET3_DRAW_INDEX	,	V_320
PACKET3_SET_RESOURCE_END	,	V_335
reloc	,	V_138
r600_cs_packet_next_is_pkt3_nop	,	F_40
mip_offset	,	V_292
"z/stencil with no depth buffer\n"	,	L_10
l0_size	,	V_281
texture	,	V_290
"No reloc for ib[%d]=0x%04X\n"	,	L_33
uint32_t	,	T_3
PACKET3_WAIT_REG_MEM	,	V_127
G_028010_TILE_SURFACE_ENABLE	,	F_24
radeon_cs_packet	,	V_91
height_align	,	V_17
PACKET3_SET_LOOP_CONST_END	,	V_348
wait_reg_mem_info	,	V_126
cb_color_bo_offset	,	V_46
fmt_get_blocksize	,	F_4
"bad EVENT_WRITE_EOP\n"	,	L_62
PACKET3_SET_CONFIG_REG	,	V_327
radeon_cs_parser_init	,	F_82
V_028010_DEPTH_X24_8_32_FLOAT	,	V_87
r600_packet3_check	,	F_72
db_depth_view	,	V_53
p3reloc	,	V_110
"forbidden register 0x%08x at %d\n"	,	L_35
R_0280E0_CB_COLOR0_FRAG	,	V_189
SQ_PGM_START_VS	,	V_220
"Invalid command stream !\n"	,	L_77
V_038000_SQ_TEX_DIM_2D_ARRAY	,	V_308
CB_COLOR1_BASE	,	V_209
PACKET3_SET_RESOURCE	,	V_333
ARRAY_1D_TILED_THIN1	,	V_33
w0	,	V_277
R_028000_DB_DEPTH_SIZE	,	V_166
V_0280A0_ARRAY_LINEAR_GENERAL	,	V_70
V_028010_DEPTH_8_24	,	V_83
CP_PACKET0_GET_REG	,	F_36
AVIVO_D1MODE_VLINE_START_END	,	V_133
R_0280E4_CB_COLOR1_FRAG	,	V_190
R_008C74_SQ_FBUF_RING_SIZE	,	V_146
V_038000_SQ_TEX_DIM_CUBEMAP	,	V_305
"bad SET PREDICATION operation %d\n"	,	L_50
R_028070_CB_COLOR4_SIZE	,	V_185
CB_COLOR0_BASE	,	V_208
"bad PACKET3_SET_CONTEXT_REG\n"	,	L_64
r600_cs_track_init	,	F_9
"Unknown packet type %d at %d !\n"	,	L_21
R_028074_CB_COLOR5_SIZE	,	V_186
base_align	,	V_19
idx	,	V_93
CHIP_RV770	,	V_306
radeon_get_ib_value	,	F_33
keep_tiling_flags	,	V_161
PACKET3_DRAW_INDEX_IMMD	,	V_323
DB_DEPTH_BASE	,	V_216
"bad INDEX_TYPE/NUM_INSTANCES\n"	,	L_53
npipes	,	V_25
printk	,	F_47
PACKET3_DRAW_INDEX_AUTO	,	V_321
G_028060_SLICE_TILE_MAX	,	F_16
G_038000_TEX_WIDTH	,	F_61
R_008C44_SQ_ESGS_RING_SIZE	,	V_142
R_0280E8_CB_COLOR2_FRAG	,	V_191
dev_err	,	F_53
S_0280A0_ARRAY_MODE	,	F_54
min_family	,	V_6
G_028000_SLICE_TILE_MAX	,	F_28
"Packet (%d:%d:%d) end after CS buffer (%d) !\n"	,	L_22
kzalloc	,	F_76
PACKET3_SET_SAMPLER_END	,	V_354
R_028078_CB_COLOR6_SIZE	,	V_187
radeon_bo	,	V_289
SQ_TEX_VTX_VALID_TEXTURE	,	V_336
SQ_ALU_CONST_CACHE_GS_2	,	V_225
V_038000_ARRAY_1D_TILED_THIN1	,	V_301
SQ_ALU_CONST_CACHE_GS_3	,	V_226
"z/stencil with invalid format %d\n"	,	L_12
SQ_ALU_CONST_CACHE_GS_0	,	V_223
SQ_ALU_CONST_CACHE_GS_1	,	V_224
"alignments %d %d %d %lld\n"	,	L_48
radeon_cs_parser	,	V_57
"bad CONTEXT_CONTROL\n"	,	L_52
R_0280AC_CB_COLOR3_INFO	,	V_175
R_02806C_CB_COLOR3_SIZE	,	V_184
ptr	,	V_67
rv770	,	V_365
cb_color_bo	,	V_45
G_0280A0_TILE_MODE	,	F_11
PACKET3_SET_CTL_CONST_OFFSET	,	V_350
PACKET3_SET_CONTEXT_REG_OFFSET	,	V_331
"%s invalid tiling %d (0x%08X)\n"	,	L_15
R_0280FC_CB_COLOR7_FRAG	,	V_196
SQ_ALU_CONST_CACHE_GS_6	,	V_229
CB_COLOR7_BASE	,	V_215
SQ_ALU_CONST_CACHE_GS_7	,	V_230
SQ_ALU_CONST_CACHE_GS_4	,	V_227
"this kernel doesn't support SMX output buffer\n"	,	L_8
SQ_ALU_CONST_CACHE_GS_5	,	V_228
ARRAY_LINEAR_ALIGNED	,	V_31
"Can not parse packet at %d after CS end %d !\n"	,	L_20
SQ_ALU_CONST_CACHE_GS_8	,	V_231
G_038000_TILE_MODE	,	F_67
SQ_ALU_CONST_CACHE_GS_9	,	V_232
tiling_group_size	,	V_363
r600_cs_packet_parse	,	F_31
PACKET3_SET_BOOL_CONST_OFFSET	,	V_344
V_038000_SQ_TEX_DIM_1D	,	V_302
PACKET3_SET_LOOP_CONST	,	V_346
end_reg	,	V_312
SQ_ALU_CONST_CACHE_VS_4	,	V_259
SQ_ALU_CONST_CACHE_VS_3	,	V_258
SQ_ALU_CONST_CACHE_VS_6	,	V_261
drm_device	,	V_370
SQ_ALU_CONST_CACHE_VS_5	,	V_260
SQ_ALU_CONST_CACHE_VS_8	,	V_263
db_depth_control	,	V_56
SQ_ALU_CONST_CACHE_VS_7	,	V_262
SQ_ALU_CONST_CACHE_VS_9	,	V_264
PACKET3_SURFACE_SYNC	,	V_324
SQ_ALU_CONST_CACHE_GS_15	,	V_238
val	,	V_273
"%s offset[%d] 0x%llx, 0x%llx, %d not aligned\n"	,	L_18
SQ_ALU_CONST_CACHE_GS_10	,	V_233
radeon_cs_chunk	,	V_94
SQ_ALU_CONST_CACHE_GS_11	,	V_234
G_038000_DIM	,	F_64
r600_cs_parse	,	F_75
DB_HTILE_DATA_BASE	,	V_217
SQ_ALU_CONST_CACHE_GS_12	,	V_235
SQ_ALU_CONST_CACHE_GS_13	,	V_236
SQ_ALU_CONST_CACHE_GS_14	,	V_237
crtc	,	V_121
"%s:%d tex mip offset (0x%llx, 0x%llx, %d) invalid\n"	,	L_46
r600	,	V_360
SX_MEMORY_EXPORT_BASE	,	V_271
pitch_align	,	V_16
__func__	,	V_69
color_formats_table	,	V_2
r600_cs_parser_fini	,	F_79
R_0288A8_SQ_ESGS_RING_ITEMSIZE	,	V_141
PACKET_TYPE2	,	V_106
PACKET_TYPE3	,	V_104
PACKET_TYPE0	,	V_102
mipmap_size	,	V_282
"%s:%d db height (%d, 0x%x, %d) invalid\n"	,	L_17
kfree	,	F_77
chunks_array	,	V_369
V_038000_SQ_TEX_DIM_3D	,	V_304
nbanks	,	V_23
enabled	,	V_132
ARRAY_2D_TILED_THIN1	,	V_34
cb_color_size	,	V_42
"bad SET_RESOURCE\n"	,	L_65
"bad EVENT_WRITE\n"	,	L_61
base_offset	,	V_64
V_028010_ARRAY_1D_TILED_THIN1	,	V_89
V_038000_ARRAY_2D_TILED_THIN1	,	V_300
kpage	,	V_368
PACKET3_SURFACE_BASE_UPDATE	,	V_355
"bad SET_CONTEXT_REG "	,	L_36
SQ_ALU_CONST_CACHE_VS_0	,	V_255
V_038000_SQ_TEX_DIM_2D	,	V_303
SQ_ALU_CONST_CACHE_VS_2	,	V_257
SQ_ALU_CONST_CACHE_VS_1	,	V_256
EINVAL	,	V_35
robj	,	V_198
PACKET3_SET_CONTEXT_REG_END	,	V_332
slice_tile_max	,	V_59
depth	,	V_285
PACKET3_SET_BOOL_CONST	,	V_343
R_008C6C_SQ_PSTMP_RING_SIZE	,	V_152
width	,	V_284
PACKET3_DRAW_INDEX_IMMD_BE	,	V_322
"FMASK or CMASK buffer are not supported by this kernel\n"	,	L_1
R_0288C8_SQ_GS_VERT_ITEMSIZE	,	V_157
h_idx	,	V_125
"No relocation chunk !\n"	,	L_23
R_008C5C_SQ_GSTMP_RING_SIZE	,	V_148
data	,	V_371
r600_cs_track	,	V_36
nfaces	,	V_274
V_038000_SQ_TEX_DIM_1D_ARRAY	,	V_307
cs_reloc	,	V_108
cb_color_info	,	V_44
"this kernel doesn't support z/stencil htile\n"	,	L_11
C_028010_ARRAY_MODE	,	V_162
to_radeon_crtc	,	F_44
r600_cs_parse_packet0	,	F_48
nlevels	,	V_288
AVIVO_D2MODE_VLINE_STATUS	,	V_136
offset	,	V_283
format	,	V_1
PACKET3_START_3D_CMDBUF	,	V_316
G_028800_Z_ENABLE	,	F_23
R_02823C_CB_SHADER_MASK	,	V_170
G_0280A0_FORMAT	,	F_14
values	,	V_15
"%s:%d invalid cmd stream\n"	,	L_55
SQ_PGM_START_PS	,	V_222
PACKET3_INDEX_TYPE	,	V_318
IS_ALIGNED	,	F_18
array	,	V_297
"%s:%d cb invalid format %d for %d (0x%08X)\n"	,	L_2
PACKET3_SET_ALU_CONST	,	V_340
track	,	V_37
PACKET3_SET_PREDICATION	,	V_314
PACKET3_CONTEXT_CONTROL	,	V_317
"%s:%d tex array mode (%d) invalid\n"	,	L_43
PACKET3_SET_BOOL_CONST_END	,	V_345
R_028C04_PA_SC_AA_CONFIG	,	V_171
r600_cs_packet_next_reloc_mm	,	F_38
barray	,	V_298
"No packet3 for relocation for packet at %d.\n"	,	L_24
r600_cs_parser_relocs_legacy	,	F_78
KERN_ERR	,	V_137
CB_COLOR4_BASE	,	V_212
crtc_id	,	V_124
CHIP_R600	,	V_356
