 
****************************************
Report : area
Design : divider
Version: L-2016.03-SP2
Date   : Thu Dec  7 04:25:03 2017
****************************************

Information: Updating design information... (UID-85)
Warning: A non-unate path in clock network for clock 'ideal_clock1'
 from pin 'sub_32_I32/U2_0/S' is detected. (TIM-052)
Library(s) Used:

    saed32rvt_tt1p05v25c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db)

Number of ports:                         8389
Number of nets:                         31500
Number of cells:                        23493
Number of combinational cells:          23300
Number of sequential cells:                97
Number of macros/black boxes:               0
Number of buf/inv:                       6877
Number of references:                     109

Combinational area:              58931.672928
Buf/Inv area:                    18247.793028
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:            8819.730173

Total cell area:                 58931.672928
Total area:                      67751.403102
1
