#ifndef __CMUCAL_NODE_H__
#define __CMUCAL_NODE_H__

#include "../cmucal.h"

enum clk_id {
	OSCCLK_RCO_APM = FIXED_RATE_TYPE,
	CLK_RCO_400,
	RTC_ALIVE,
	OSCCLK_APM,
	CLK_RCO_APM,
	CLK_RCO_I3C_PMIC,
	OSCCLK_RCO_CHUB,
	RTCCLK_CHUB,
	CLK_RCO_CHUB,
	OSCCLK_RCO_CMGP,
	OSCCLK_CMGP,
	OSCCLK_CMU,
	OSCCLK_CORE,
	OSCCLK_CPUCL0,
	OSCCLK_DPU,
	IOCLK_AUDIOCDCLK0,
	IOCLK_AUDIOCDCLK1,
	IOCLK_AUDIOCDCLK2,
	OSCCLK_FSYS,
	OSCCLK_G3D,
	OSCCLK_MFC,
	OSCCLK_MIF,
	OSCCLK_PERI,
	OSCCLK_S2D,
	I_SCLK_S2D,
	OSCCLK_RCO_VTS,
	CLK_RCO_VTS,
	end_of_fixed_rate,
	num_of_fixed_rate = (end_of_fixed_rate - FIXED_RATE_TYPE) & MASK_OF_ID,

	CLK_MIF_BUSD = FIXED_FACTOR_TYPE,
	CLKCMU_OTP,
	CLK_MIF_BUSD_S2D,
	PLL_SHARED0_D2,
	PLL_SHARED0_D3,
	PLL_SHARED0_D4,
	PLL_SHARED1_D2,
	PLL_SHARED1_D3,
	PLL_SHARED1_D4,
	PLL_AUD_D2,
	PLL_AUD_D3,
	PLL_AUD_D4,
	end_of_fixed_factor,
	num_of_fixed_factor = (end_of_fixed_factor - FIXED_FACTOR_TYPE) & MASK_OF_ID,

	PLL_SHARED0 = PLL_TYPE,
	PLL_SHARED1,
	PLL_AUD,
	PLL_MIF,
	PLL_MIF_S2D,
	end_of_pll,
	num_of_pll = (end_of_pll - PLL_TYPE) & MASK_OF_ID,

	OSCCTRL_RCO_400 = MUX_TYPE,
	MUX_CLK_APM_BUS,
	MUX_CLKCMU_CHUB_BUS,
	MUX_CLKCMU_VTS_BUS,
	MUX_CLKCMU_CMGP_PERI,
	MUX_CLK_APM_UART_DBGCORE,
	MUX_CLK_APM_I3C_PMIC,
	MUX_CLK_APM_TIMER,
	MUX_CLK_CHUB_BUS,
	MUX_CLK_CHUB_TIMER,
	MUX_CLK_CHUB_USI0,
	MUX_CLK_CHUB_I2C0,
	MUX_CLK_CHUB_I2C1,
	CLK_CMGP_ADC,
	MUX_CLK_CMGP_I2C0,
	MUX_CLK_CMGP_USI0,
	MUX_CLK_CMGP_USI1,
	MUX_CLK_CMGP_USI2,
	MUX_CLK_CMGP_USI3,
	MUX_CLK_CMGP_I2C1,
	MUX_CLK_CMGP_I2C2,
	MUX_CLK_CMGP_I2C3,
	MUX_CLK_CMGP_I2C4,
	MUX_CLK_CMGP_I2C5,
	MUX_CLK_CMGP_I2C6,
	MUX_CLKCMU_DPU_BUS,
	MUX_CLKCMU_FSYS_BUS,
	MUX_CLKCMU_FSYS_MMC_EMBD,
	MUX_CLKCMU_PERI_BUS,
	MUX_CLKCMU_PERI_IP,
	MUX_CLKCMU_FSYS_MMC_CARD,
	MUX_CMU_CMUREF,
	MUX_CLKCMU_APM_BUS,
	MUX_CLKCMU_MIF_BUSP,
	MUX_CLKCMU_FSYS_USB20DRD,
	MUX_CLKCMU_CPUCL0_CPU,
	MUX_CLKCMU_G3D_BUS,
	MUX_CLKCMU_DPU_AUD_CPU,
	MUX_CLKCMU_MIF_SWITCH,
	MUX_CLKCMU_CPUCL0_DBG,
	MUX_CLKCMU_MFC_BUS,
	MUX_CLKCMU_PERI_UART,
	MUX_CLKCMU_CORE_BUS,
	MUX_CLKCMU_CORE_SSS,
	MUX_CLKCMU_CPUCL0_BUSP,
	MUX_CLKCMU_DPU_AUD_BUS,
	MUX_CLKCMU_DPU_AUDIF,
	MUX_CLKCMU_MODEM_SHARED1,
	MUX_CLK_CORE_GIC,
	MUX_CORE_CMUREF,
	MUX_CLK_CPUCL0_CPU,
	MUX_CPUCL0_CMUREF,
	MUX_CLK_AUD_UAIF0,
	MUX_CLK_AUD_UAIF1,
	MUX_CLK_DPU_AUD_CPU_HCH,
	MUX_CLK_AUD_UAIF2,
	MUX_MIF_CMUREF,
	MUX_CLK_PERI_USI00_USI,
	MUX_CLK_PERI_SPI,
	MUX_CLK_S2D_CORE,
	MUX_CLK_VTS_BUS,
	APM_CMU_APM_CLKOUT,
	CHUB_CMU_CHUB_CLKOUT,
	CMGP_CMU_CMGP_CLKOUT,
	CMU_CMU_TOP_CLKOUT,
	CORE_CMU_CORE_CLKOUT,
	CPUCL0_CMU_CPUCL0_CLKOUT,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT,
	DPU_CMU_DPU_CLKOUT,
	FSYS_CMU_FSYS_CLKOUT,
	G3D_CMU_G3D_CLKOUT,
	MFC_CMU_MFC_CLKOUT,
	MIF_CMU_MIF_CLKOUT,
	PERI_CMU_PERI_CLKOUT,
	VTS_CMU_VTS_CLKOUT,
	MUX_CLKCMU_APM_BUS_USER = ((MASK_OF_ID & VTS_CMU_VTS_CLKOUT) | USER_MUX_TYPE) + 1,
	MUX_CLK_RCO_APM_USER,
	MUX_CLKMUX_ALIVE_RCO_I3C_PMIC_USER,
	MUX_CLKCMU_CHUB_BUS_USER,
	MUX_CLK_RCO_CHUB_USER,
	MUX_CLKCMU_CORE_BUS_USER,
	MUX_CLKCMU_CORE_SSS_USER,
	MUX_CLKCMU_CPUCL0_CPU_USER,
	MUX_CLKCMU_CPUCL0_DBG_USER,
	MUX_CLKCMU_CPUCL0_BUSP_USER,
	MUX_CLKCMU_DPU_AUD_CPU_USER,
	MUX_CLKCMU_DPU_BUS_USER,
	MUX_CLKCMU_DPU_AUD_BUS_USER,
	MUX_CLKCMU_DPU_AUDIF_USER,
	MUX_CLKCMU_FSYS_BUS_USER,
	MUX_CLKCMU_FSYS_MMC_CARD_USER,
	MUX_CLKCMU_FSYS_MMC_EMBD_USER,
	MUX_CLKCMU_FSYS_USB20DRD_USER,
	MUX_CLKCMU_G3D_BUS_USER,
	MUX_CLKCMU_MFC_BUSD_USER,
	MUX_CLKCMU_MIF_BUSP_USER,
	CLKMUX_MIF_DDRPHY2X,
	MUX_CLKCMU_PERI_BUS_USER,
	MUX_CLKCMU_PERI_IP_USER,
	MUX_CLKCMU_PERI_UART_USER,
	CLKCMU_MIF_DDRPHY2X_S2D,
	MUX_CLKCMU_VTS_BUS_USER,
	MUX_CLK_RCO_VTS_USER,
	end_of_mux,
	num_of_mux = (end_of_mux - MUX_TYPE) & MASK_OF_ID,

	DIV_CLK_APM_BUS = DIV_TYPE,
	CLKCMU_VTS_BUS,
	CLKCMU_CHUB_BUS,
	CLKCMU_CMGP_PERI,
	DIV_CLK_APM_UART_DBGCORE,
	DIV_CLK_APM_I3C_PMIC,
	DIV_CLK_CHUB_BUS,
	DIV_CLK_CHUB_USI0,
	DIV_CLK_CHUB_I2C0,
	DIV_CLK_CHUB_I2C1,
	DIV_CLK_CMGP_ADC,
	DIV_CLK_CMGP_I2C0,
	DIV_CLK_CMGP_USI0,
	DIV_CLK_CMGP_USI1,
	DIV_CLK_CMGP_USI2,
	DIV_CLK_CMGP_USI3,
	DIV_CLK_CMGP_I2C1,
	DIV_CLK_CMGP_I2C2,
	DIV_CLK_CMGP_I2C3,
	DIV_CLK_CMGP_I2C4,
	DIV_CLK_CMGP_I2C5,
	DIV_CLK_CMGP_I2C6,
	CLKCMU_DPU_BUS,
	CLKCMU_FSYS_BUS,
	AP2CP_SHARED0_PLL_CLK,
	CLKCMU_PERI_BUS,
	CLKCMU_PERI_IP,
	CLKCMU_APM_BUS,
	CLKCMU_FSYS_MMC_CARD,
	CLKCMU_FSYS_MMC_EMBD,
	AP2CP_SHARED1_PLL_CLK,
	DIV_CLK_CMU_CMUREF,
	CLKCMU_CPUCL0_DBG,
	CLKCMU_MIF_BUSP,
	CLKCMU_FSYS_USB20DRD,
	CLKCMU_CPUCL0_CPU,
	CLKCMU_G3D_BUS,
	CLKCMU_DPU_AUD_CPU,
	CLKCMU_MFC_BUS,
	CLKCMU_PERI_UART,
	CLKCMU_CORE_BUS,
	AP2CP_SHARED2_PLL_CLK,
	CLKCMU_CORE_SSS,
	CLKCMU_CPUCL0_BUSP,
	CLKCMU_CMU_BOOST,
	CLKCMU_DPU_AUD_BUS,
	CLKCMU_DPU_AUDIF,
	DIV_CLK_CORE_BUSP,
	DIV_CLK_CPUCL0_SHORTSTOP,
	DIV_CLK_CLUSTER_ACLK,
	DIV_CLK_CLUSTER_PERIPHCLK,
	DIV_CLK_CLUSTER_PCLK,
	DIV_CLK_CPUCL0_BUSP,
	DIV_CLK_CLUSTER_ATCLK,
	DIV_CLK_DPU_AUD_CPU_PCLKDBG,
	DIV_CLK_DPU_AUD_CPU_ACLK,
	DIV_CLK_AUD_UAIF0,
	DIV_CLK_AUD_UAIF1,
	DIV_CLK_DPU_BUSP,
	DIV_CLK_AUD_UAIF2,
	CLK_DPU_AUD_DMIC,
	CLK_DPU_AUD_MCLK,
	DIV_CLK_DPU_AUD_CNT,
	DIV_CLK_G3D_BUSP,
	DIV_CLK_MFC_BUSP,
	DIV_CLK_PERI_I2C_0,
	DIV_CLK_PERI_SPI,
	DIV_CLK_PERI_USI00_I2C,
	DIV_CLK_PERI_USI00_USI,
	DIV_CLK_PERI_I2C_1,
	DIV_CLK_PERI_I2C_2,
	DIV_CLK_PERI_I2C_3,
	DIV_CLK_VTS_DMIC_IF,
	DIV_CLK_VTS_DMIC,
	DIV_CLK_VTS_DMIC_IF_DIV2,
	DIV_CLK_VTS_BUS,
	end_of_div,
	num_of_div = (end_of_div - DIV_TYPE) & MASK_OF_ID,

	GATE_CLKCMU_CHUB_BUS = GATE_TYPE,
	GATE_CLKCMU_CMGP_PERI,
	GOUT_BLK_APM_UID_APBIF_RTC_TOP_IPCLKPORT_PCLK,
	GATE_CLKCMU_VTS_BUS,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK,
	CLK_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_CP_WPAN_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_WPAN_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_APBIF_RTC_CHUB_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2AP_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2APM_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_APBIF_SYSREG_VGPIO2PMU_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_D_TZPC_ALIVE_0_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK,
	CLK_BLK_APM_UID_GREBE_DBGCORE_IPCLKPORT_HCLK,
	CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK,
	CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_PCLK,
	CLK_BLK_APM_UID_I3C_PMIC_IPCLKPORT_I_SCLK,
	CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_ACLK,
	CLK_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_AP_WLAN_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_CP_WLAN_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB0_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_MAILBOX_WLBT_CHUB1_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK,
	CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_UART_DBGCORE_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_APM_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_RSTNSYNC_CLK_GREBE_DBGCORE_IPCLKPORT_CLK,
	CLK_BLK_APM_UID_SLH_AXI_MI_C_CHUB_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SLH_AXI_MI_C_GNSS_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SLH_AXI_MI_C_MODEM_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SLH_AXI_MI_C_VTS_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SLH_AXI_MI_C_WLBT_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SLH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SLH_AXI_SI_G_DBGCORE_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SLH_AXI_SI_G_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SLH_AXI_SI_LP_CHUB_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SLH_AXI_SI_LP_VTS_IPCLKPORT_I_CLK,
	CLK_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_IPCLK,
	CLK_BLK_APM_UID_UART_DBGCORE_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	CLK_BLK_APM_UID_WDT_DBGCORE_IPCLKPORT_PCLK,
	GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_RTC_IPCLKPORT_CLK,
	GATE_DIV_CLK_APM_I3C_PMIC,
	GATE_DIV_CLK_APM_UART_DBGCORE,
	GATE_DIV_CLK_APM_BUS,
	GOUT_BLK_CHUB_UID_SLH_AXI_SI_C_CHUB_IPCLKPORT_I_CLK,
	CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK,
	CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK,
	CLK_BLK_CHUB_UID_WDT_CHUB1_IPCLKPORT_PCLK,
	CLK_BLK_CHUB_UID_AXI_DS_64TO32_CHUB_IPCLKPORT_ACLK,
	CLK_BLK_CHUB_UID_BAAW_C_CHUB_IPCLKPORT_I_PCLK,
	CLK_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK,
	CLK_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK,
	CLK_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK,
	CLK_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK,
	CLK_BLK_CHUB_UID_DAPASYNC_CHUB_IPCLKPORT_DAPCLKM,
	CLK_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK,
	CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK,
	CLK_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK,
	CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK,
	CLK_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK,
	CLK_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK,
	CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_ACLK,
	CLK_BLK_CHUB_UID_PPMU_CHUB_IPCLKPORT_PCLK,
	CLK_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0,
	CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK,
	CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK,
	CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK,
	CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK,
	CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK,
	CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK,
	CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_CPU_IPCLKPORT_CLK,
	CLK_BLK_CHUB_UID_SLH_AXI_MI_LP_CHUB_IPCLKPORT_I_CLK,
	CLK_BLK_CHUB_UID_SLH_AXI_MI_P_CHUB_IPCLKPORT_I_CLK,
	CLK_BLK_CHUB_UID_SLH_AXI_SI_D_CHUB_IPCLKPORT_I_CLK,
	CLK_BLK_CHUB_UID_SWEEPER_C_CHUB_IPCLKPORT_ACLK,
	CLK_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK,
	CLK_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK,
	CLK_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK,
	CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_IPCLK,
	CLK_BLK_CHUB_UID_USI_CHUB_IPCLKPORT_PCLK,
	CLK_BLK_CHUB_UID_WDT_CHUB0_IPCLKPORT_PCLK,
	CLK_BLK_CHUB_UID_XIU_DP_CHUB_IPCLKPORT_ACLK,
	CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN,
	CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK,
	CLK_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK,
	CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_D_TZPC_ALIVE_1_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CP_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_APBIF_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0,
	CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1,
	CLK_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK,
	CLK_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK,
	CLK_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK,
	CLK_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK,
	CLK_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK,
	CLK_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK,
	CLK_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK,
	CLK_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK,
	CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C4_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C5_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C6_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK,
	CLK_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
	CLK_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
	CLK_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK,
	CLK_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
	GATE_CLKCMU_DPU_BUS,
	GATE_CLKCMU_FSYS_MMC_EMBD,
	GATE_CLKCMU_FSYS_BUS,
	GATE_CLKCMU_MODEM_SHARED0,
	GATE_CLKCMU_PERI_BUS,
	GATE_CLKCMU_PERI_IP,
	GATE_CLKCMU_APM_BUS,
	GATE_CLKCMU_FSYS_MMC_CARD,
	GATE_CLKCMU_MODEM_SHARED1,
	GATE_CLKCMU_CPUCL0_DBG,
	GATE_CLKCMU_MIF_BUSP,
	GATE_CLKCMU_CPUCL0_CPU,
	GATE_CLKCMU_G3D_BUS,
	GATE_CLKCMU_DPU_AUD_CPU,
	CLKCMU_MIF_SWITCH,
	GATE_CLKCMU_MFC_BUS,
	GATE_CLKCMU_PERI_UART,
	GATE_CLKCMU_CORE_BUS,
	GATE_CLKCMU_FSYS_USB20DRD,
	GATE_CLKCMU_MODEM_SHARED2,
	GATE_CLKCMU_CORE_SSS,
	GATE_CLKCMU_CPUCL0_BUSP,
	GATE_CLKCMU_DPU_AUD_BUS,
	GATE_CLKCMU_DPU_AUDIF,
	GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM,
	GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_MI_D_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_MI_D_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_LH_AXI_MI_D_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_MI_D_FSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_MI_D_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_MI_D_GNSS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_MI_D_WLBT_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CHUB_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_SI_P_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_SI_P_FSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_SI_P_VTS_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_SI_P_PERI_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_SI_P_WLBT_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK,
	GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1,
	GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_LH_AXI_MI_D_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK,
	GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK,
	GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK,
	CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_LH_AXI_MI_D_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK,
	GOUT_BLK_CORE_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_CORE_UID_AD_DAP_CSSYS_CPUCL0_IPCLKPORT_DAPCLKM,
	GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK,
	CLK_BLK_CORE_UID_SLH_AXI_SI_P_MIF_IPCLKPORT_I_CLK,
	CLK_BLK_CORE_UID_LH_AXI_SI_D0_MIF_IPCLKPORT_I_CLK,
	CLK_BLK_CORE_UID_LH_AXI_SI_D1_MIF_IPCLKPORT_I_CLK,
	CLK_BLK_CORE_UID_LH_AXI_SI_D3_MIF_IPCLKPORT_I_CLK,
	CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK,
	CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_GIC,
	GOUT_BLK_CORE_UID_LH_AXI_SI_D2_MIF_IPCLKPORT_I_CLK,
	CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_D,
	CLK_BLK_CORE_UID_CMU_CORE_CMUREF_IPCLKPORT_CLK,
	CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_P,
	CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_SSS,
	CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK,
	CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P,
	CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK,
	GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_CPU_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	GATE_CLK_CLUSTER_SCLK,
	GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_DBGCORE_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_GRAY2BIN_ATCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ACLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_PERIPHCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_SCLK_IPCLKPORT_CLK,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK,
	GOUT_BLK_CPUCL0_UID_SLH_AXI_SI_D_CSSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK,
	GOUT_BLK_CPUCL0_UID_LH_AXI_SI_D_CPUCL0_IPCLKPORT_I_CLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_GICCLK,
	GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_DBGCORE_IPCLKPORT_I_CLK,
	GOUT_BLK_CPUCL0_UID_AD_APB_P_XIU2CSSYS_IPCLKPORT_PCLKM,
	GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER_ATCLK_IPCLKPORT_CLK,
	CLK_BLK_CPUCL0_UID_ADM_APB_D_CSSYS_IPCLKPORT_PCLKM,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK,
	CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK,
	GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_ASB,
	GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_CLKIN_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_AUD_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM,
	GOUT_BLK_DPU_UID_WDT_AUD_IPCLKPORT_PCLK,
	CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_DFTMUX_DPU_IPCLKPORT_AUD_CODEC_MCLK,
	GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_ACLK,
	GOUT_BLK_DPU_UID_SYSMMU_AUD_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_DPU_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_ACLK,
	GOUT_BLK_DPU_UID_PPMU_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_SLH_AXI_MI_P_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CPU_ACLK_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_LH_AXI_SI_D_DPU_IPCLKPORT_I_CLK,
	GOUT_BLK_DPU_UID_SYSMMU_DPU_IPCLKPORT_CLK_S1,
	GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_DAP,
	GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON,
	GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK,
	CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF0,
	CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF1,
	CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF0_IPCLKPORT_CLK,
	CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF1_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_AUD_IPCLKPORT_CCLK_CA32,
	GOUT_BLK_DPU_UID_GPIO_DPU_IPCLKPORT_PCLK,
	CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_UAIF2_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM,
	GOUT_BLK_DPU_UID_DMIC_IPCLKPORT_CLK,
	CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_UAIF2,
	GOUT_BLK_DPU_UID_AUD_IPCLKPORT_ACLK_IRQ,
	GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_AD_APB_SMMU_AUD_NS_IPCLKPORT_PCLKM,
	CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_CPU_SW_RESET_IPCLKPORT_CLK,
	CLK_BLK_DPU_UID_AUD_IPCLKPORT_BCLK_CNT,
	CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_AUD_CNT_IPCLKPORT_CLK,
	GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_ACLK,
	GOUT_BLK_DPU_UID_QE_DPU_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_ACLK,
	GOUT_BLK_DPU_UID_QE_AUD_IPCLKPORT_PCLK,
	GOUT_BLK_DPU_UID_XIU_D_DPU_IPCLKPORT_ACLK,
	GOUT_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKM,
	CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP,
	CLK_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA,
	GOUT_BLK_DPU_UID_PPMU_AUD_IPCLKPORT_PCLK,
	CLK_BLK_DPU_UID_DPU_AXI_ASB_IPCLKPORT_ACLKS,
	GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK,
	GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS_UID_SLH_AXI_MI_P_FSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS_UID_SLH_AXI_SI_D_FSYS_IPCLKPORT_I_CLK,
	GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK,
	CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK,
	GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK,
	GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK,
	GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY,
	GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK,
	CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50,
	GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20,
	GOUT_BLK_FSYS_UID_XIU_P_FSYS_IPCLKPORT_ACLK,
	CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK,
	CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26,
	CLK_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	CLK_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN,
	GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK,
	GOUT_BLK_G3D_UID_LH_AXI_SI_D_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_STACKS,
	GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_ACLK,
	GOUT_BLK_G3D_UID_PPMU_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_G3D_IPCLKPORT_CLK_COREGROUP,
	CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK,
	CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK,
	GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_G3D_UID_LH_AXI_MI_IP_G3D_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_SLH_AXI_SI_D_MFC_IPCLKPORT_I_CLK,
	GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
	GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_PPMU_MFC_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_SYSMMU_MFC_IPCLKPORT_CLK_S1,
	CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK,
	GOUT_BLK_MFC_UID_BL_IPCLKPORT_ACLK,
	GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_BL_SW_RESET_IPCLKPORT_CLK,
	GOUT_BLK_MFC_UID_BL_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK,
	GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF,
	GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE,
	GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK,
	GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK,
	CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK,
	GOUT_BLK_MIF_UID_LH_AXI_MI_D0_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_MIF_UID_LH_AXI_MI_D1_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_MIF_UID_LH_AXI_MI_D2_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_MIF_UID_LH_AXI_MI_D3_MIF_IPCLKPORT_I_CLK,
	GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
	CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	CLK_BLK_MIF_UID_DDR_PHY_IPCLKPORT_PCLK,
	CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK,
	GATE_CLK_PERI_I2C_0,
	GATE_CLK_PERI_USI00_I2C,
	GATE_CLK_PERI_I2C_1,
	GATE_CLK_PERI_I2C_2,
	CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK,
	GATE_CLK_PERI_I2C_3,
	CLK_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	CLK_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_IPCLK,
	CLK_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_IPCLK,
	CLK_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_IPCLK,
	CLK_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_IPCLK,
	CLK_BLK_PERI_UID_I2C_3_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_MCT_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0,
	CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK,
	CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_0_IPCLKPORT_CLK,
	CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_1_IPCLKPORT_CLK,
	CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_2_IPCLKPORT_CLK,
	CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_I2C_3_IPCLKPORT_CLK,
	CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK,
	CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK,
	CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK,
	CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK,
	CLK_BLK_PERI_UID_SLH_AXI_MI_P_PERI_IPCLKPORT_I_CLK,
	CLK_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK,
	CLK_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK,
	CLK_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK,
	CLK_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK,
	CLK_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_WDT0_IPCLKPORT_PCLK,
	CLK_BLK_PERI_UID_WDT1_IPCLKPORT_PCLK,
	GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
	GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
	GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
	GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
	GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_DIV2_CLK,
	CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_SLH_AXI_MI_P_VTS_IPCLKPORT_I_CLK,
	CLK_BLK_VTS_UID_AHB_BUSMATRIX_VTS_IPCLKPORT_HCLK,
	CLK_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK,
	CLK_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK,
	CLK_BLK_VTS_UID_BPS_AXI_LP_VTS_IPCLKPORT_I_CLK,
	CLK_BLK_VTS_UID_BPS_AXI_P_VTS_IPCLKPORT_I_CLK,
	CLK_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK,
	CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK,
	CLK_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK,
	CLK_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK,
	CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK,
	CLK_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS,
	CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK,
	CLK_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS,
	CLK_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_MAILBOX_AUD_VTS_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_ACLK,
	CLK_BLK_VTS_UID_PPMU_VTS_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK,
	CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK,
	CLK_BLK_VTS_UID_SLH_AXI_MI_LP_VTS_IPCLKPORT_I_CLK,
	CLK_BLK_VTS_UID_SLH_AXI_SI_C_VTS_IPCLKPORT_I_CLK,
	CLK_BLK_VTS_UID_SLH_AXI_SI_D_VTS_IPCLKPORT_I_CLK,
	CLK_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK,
	CLK_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK,
	CLK_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK,
	CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0,
	end_of_gate,
	num_of_gate = (end_of_gate - GATE_TYPE) & MASK_OF_ID,

};
#endif
