{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 26, "design__inferred_latch__count": 0, "design__instance__count": 1462, "design__instance__area": 30375, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 14, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.015380951575934887, "power__switching__total": 0.00584698561578989, "power__leakage__total": 3.802348942372191e-07, "power__total": 0.02122831717133522, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.01784950016092683, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.01784950016092683, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.3604951994510169, "timing__setup__ws__corner:nom_tt_025C_5v00": 4.989871324037583, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 14, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.030438430415493208, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.030438430415493208, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.9017640223114867, "timing__setup__ws__corner:nom_ss_125C_4v50": -0.8078444808424905, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -9.76072494901023, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -0.8078444808424905, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 21, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -0.807844, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 20, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 14, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.01215982904341294, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.01215982904341294, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.12216072943431137, "timing__setup__ws__corner:nom_ff_n40C_5v50": 7.5226795810773135, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 14, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": 0.01288341692017685, "clock__skew__worst_setup": -0.031961656448358695, "timing__hold__ws": 0.1205063305473766, "timing__setup__ws": -1.2045849103589252, "timing__hold__tns": 0, "timing__setup__tns": -17.254926864611296, "timing__hold__wns": 0, "timing__setup__wns": -1.2045849103589252, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 64, "timing__setup_r2r__ws": -1.204585, "timing__setup_r2r_vio__count": 61, "design__die__bbox": "0.0 0.0 260.42 278.34", "design__core__bbox": "6.72 15.68 253.68 262.64", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 46, "design__die__area": 72485.3, "design__core__area": 60989.2, "design__instance__count__stdcell": 1462, "design__instance__area__stdcell": 30375, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.498038, "design__instance__utilization__stdcell": 0.498038, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 44, "design__io__hpwl": 7701596, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 30505.8, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 954, "route__net__special": 2, "route__drc_errors__iter:1": 262, "route__wirelength__iter:1": 34195, "route__drc_errors__iter:2": 12, "route__wirelength__iter:2": 33820, "route__drc_errors__iter:3": 6, "route__wirelength__iter:3": 33710, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 33710, "route__drc_errors": 0, "route__wirelength": 33710, "route__vias": 5959, "route__vias__singlecut": 5959, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 522.52, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 14, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.017059965034635072, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.017059965034635072, "timing__hold__ws__corner:min_tt_025C_5v00": 0.35794179744446636, "timing__setup__ws__corner:min_tt_025C_5v00": 5.076962549622808, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 14, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.029130254588579645, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.029130254588579645, "timing__hold__ws__corner:min_ss_125C_4v50": 0.8972718377822007, "timing__setup__ws__corner:min_ss_125C_4v50": -0.5943192772803176, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -3.622865665563734, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -0.5943192772803176, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 21, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -0.4742, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 20, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 14, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.01161171192065369, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.01161171192065369, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.1205063305473766, "timing__setup__ws__corner:min_ff_n40C_5v50": 7.579270758867435, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 14, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.018765212137535764, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.018765212137535764, "timing__hold__ws__corner:max_tt_025C_5v00": 0.363317941570959, "timing__setup__ws__corner:max_tt_025C_5v00": 4.886673870534003, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 14, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.031961656448358695, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.031961656448358695, "timing__hold__ws__corner:max_ss_125C_4v50": 0.9065424223446157, "timing__setup__ws__corner:max_ss_125C_4v50": -1.2045849103589252, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -17.254926864611296, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -1.2045849103589252, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 22, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -1.204585, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 21, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 14, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.01288341692017685, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.01288341692017685, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.12409329470793307, "timing__setup__ws__corner:max_ff_n40C_5v50": 7.455357431316883, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99929, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99974, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000710209, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000803073, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000262845, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000803073, "ir__voltage__worst": 5, "ir__drop__avg": 0.000263, "ir__drop__worst": 0.00071, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}