$date
	Sun Oct 23 09:40:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#210079
b1001 !
1"
#210082
b1001 &
b1001 %
1$
#210083
0"
#210086
b11100 &
b11100 %
#210090
b1110 &
b1110 %
#210094
b111 &
b111 %
#210098
b10110 &
b10110 %
#210102
b1011 &
b1011 %
#210106
b100010 &
b100010 %
#210110
b10001 &
b10001 %
#210114
b110100 &
b110100 %
#210118
b11010 &
b11010 %
#210122
b1101 &
b1101 %
#210126
b101000 &
b101000 %
#210130
b10100 &
b10100 %
#210134
b1010 &
b1010 %
#210138
b101 &
b101 %
#210142
b10000 &
b10000 %
#210146
b1000 &
b1000 %
#210150
b100 &
b100 %
#210154
b10 &
b10 %
#210158
b1 &
1#
b1 %
#210162
b0 &
b0 %
0#
0$
#1195520
b11000 !
1"
#1195522
b11000 &
b11000 %
1$
#1195523
0"
#1195526
b1100 &
b1100 %
#1195530
b110 &
b110 %
#1195534
b11 &
b11 %
#1195538
b1010 &
b1010 %
#1195542
b101 &
b101 %
#1195546
b10000 &
b10000 %
#1195550
b1000 &
b1000 %
#1195554
b100 &
b100 %
#1195558
b10 &
b10 %
#1195562
b1 &
b1 %
1#
#1195566
b0 &
0#
b0 %
0$
#2167059
b10 !
1"
#2167062
b10 &
b10 %
1$
#2167063
0"
#2167066
b1 &
b1 %
1#
#2167070
b0 &
0#
b0 %
0$
#4500012
