<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>eth_10g_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>phy_rx_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>phy_rx_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PHY_RX_RST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PHY_RX_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>phy_tx_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>phy_tx_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PHY_TX_RST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PHY_TX_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>xcvr_ctrl_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xcvr_ctrl_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.XCVR_CTRL_RST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.XCVR_CTRL_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>phy_rx_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>phy_rx_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PHY_RX_CLK.ASSOCIATED_RESET">phy_rx_rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PHY_RX_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PHY_RX_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PHY_RX_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PHY_RX_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PHY_RX_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PHY_RX_CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PHY_RX_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>phy_tx_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>phy_tx_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PHY_TX_CLK.ASSOCIATED_RESET">phy_tx_rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PHY_TX_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PHY_TX_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PHY_TX_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PHY_TX_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PHY_TX_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.PHY_TX_CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.PHY_TX_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>xcvr_ctrl_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>xcvr_ctrl_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.XCVR_CTRL_CLK.ASSOCIATED_RESET">xcvr_ctrl_rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.XCVR_CTRL_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.XCVR_CTRL_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.XCVR_CTRL_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.XCVR_CTRL_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.XCVR_CTRL_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.XCVR_CTRL_CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.XCVR_CTRL_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_veriloginstantiationtemplate</spirit:name>
        <spirit:displayName>Verilog Instantiation Template</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_veriloginstantiationtemplate_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Feb 13 09:56:55 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:801e8cba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>eth_10g_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Feb 13 09:56:57 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:801e8cba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:801e8cba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>eth_10g_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Feb 13 09:56:57 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:801e8cba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>eth_10g_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Feb 13 09:56:57 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:17153cba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>eth_10g_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Feb 13 09:56:57 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:17153cba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Feb 13 09:56:57 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:801e8cba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>xcvr_ctrl_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>xcvr_ctrl_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>xcvr_gtpowergood_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>xcvr_gtrefclk00_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>xcvr_qpll0lock_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>xcvr_qpll0outclk_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>xcvr_qpll0outrefclk_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>xcvr_qpll0lock_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>xcvr_qpll0reset_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>xcvr_qpll0clk_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>xcvr_qpll0refclk_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>xcvr_txp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>xcvr_txn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>xcvr_rxp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>xcvr_rxn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_tx_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_tx_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_xgmii_txd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_xgmii_txc</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.CTRL_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_rx_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_rx_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_xgmii_rxd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_xgmii_rxc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.CTRL_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_tx_bad_block</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_rx_error_count</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_rx_bad_block</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_rx_sequence_error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_rx_block_lock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_rx_high_ber</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_tx_prbs31_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phy_rx_prbs31_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>HAS_COMMON</spirit:name>
        <spirit:displayName>Has Common</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HAS_COMMON">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CTRL_WIDTH</spirit:name>
        <spirit:displayName>Ctrl Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.CTRL_WIDTH" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 8)">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HDR_WIDTH</spirit:name>
        <spirit:displayName>Hdr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HDR_WIDTH">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>PRBS31_ENABLE</spirit:name>
        <spirit:displayName>Prbs31 Enable</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PRBS31_ENABLE">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TX_SERDES_PIPELINE</spirit:name>
        <spirit:displayName>Tx Serdes Pipeline</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TX_SERDES_PIPELINE">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RX_SERDES_PIPELINE</spirit:name>
        <spirit:displayName>Rx Serdes Pipeline</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RX_SERDES_PIPELINE">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BITSLIP_HIGH_CYCLES</spirit:name>
        <spirit:displayName>Bitslip High Cycles</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BITSLIP_HIGH_CYCLES">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BITSLIP_LOW_CYCLES</spirit:name>
        <spirit:displayName>Bitslip Low Cycles</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BITSLIP_LOW_CYCLES">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter>
        <spirit:name>COUNT_125US</spirit:name>
        <spirit:displayName>Count 125us</spirit:displayName>
        <spirit:value spirit:format="float" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.COUNT_125US" spirit:dependency="(125000 / 6.4000000000000004)">19531.2</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_veriloginstantiationtemplate_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>eth_10g_0.vho</spirit:name>
        <spirit:userFileType>vhdlTemplate</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>eth_10g_0.veo</spirit:name>
        <spirit:userFileType>verilogTemplate</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/gtwizard_ultrascale_0/gtwizard_ultrascale_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_xcvr.eth_xcvr_gt_full_inst</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_phy_10g.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_phy_10g_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_phy_10g_rx_ber_mon.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_phy_10g_rx_frame_sync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_phy_10g_rx_if.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_phy_10g_rx_watchdog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_phy_10g_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_phy_10g_tx_if.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/lfsr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sync_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/xgmii_baser_dec_64.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/xgmii_baser_enc_64.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_10g_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/eth_10g_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/gtwizard_ultrascale_0/gtwizard_ultrascale_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_xcvr.eth_xcvr_gt_full_inst</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_phy_10g.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_phy_10g_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_phy_10g_rx_ber_mon.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_phy_10g_rx_frame_sync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_phy_10g_rx_if.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_phy_10g_rx_watchdog.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_phy_10g_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_phy_10g_tx_if.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/lfsr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sync_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/xgmii_baser_dec_64.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/xgmii_baser_enc_64.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/eth_10g_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/eth_10g_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/eth_10g_v1_0/data/eth_10g.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/eth_10g_v1_0/data/eth_10g.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/eth_10g_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/eth_10g_v1_0/src/eth_10g.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/eth_10g_v1_0/src/eth_10g.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/eth_10g_v1_0/src/eth_10g_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">eth_10g_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_COMMON</spirit:name>
      <spirit:displayName>Has Common</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_COMMON">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CTRL_WIDTH</spirit:name>
      <spirit:displayName>Ctrl Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CTRL_WIDTH">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HDR_WIDTH</spirit:name>
      <spirit:displayName>Hdr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HDR_WIDTH">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PRBS31_ENABLE</spirit:name>
      <spirit:displayName>Prbs31 Enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PRBS31_ENABLE">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TX_SERDES_PIPELINE</spirit:name>
      <spirit:displayName>Tx Serdes Pipeline</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TX_SERDES_PIPELINE">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RX_SERDES_PIPELINE</spirit:name>
      <spirit:displayName>Rx Serdes Pipeline</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RX_SERDES_PIPELINE">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BITSLIP_HIGH_CYCLES</spirit:name>
      <spirit:displayName>Bitslip High Cycles</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BITSLIP_HIGH_CYCLES">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BITSLIP_LOW_CYCLES</spirit:name>
      <spirit:displayName>Bitslip Low Cycles</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BITSLIP_LOW_CYCLES">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>COUNT_125US</spirit:name>
      <spirit:displayName>Count 125us</spirit:displayName>
      <spirit:value spirit:format="float" spirit:resolve="user" spirit:id="PARAM_VALUE.COUNT_125US">19531.2</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>eth_10g_v1.0</xilinx:displayName>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f613ac_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cae0d1_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a0867b_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63710970_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6869f47b_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52692bf_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55571eba_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525b27cd_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3345f310_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30bae4bb_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d42a97_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@750cf3fc_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef47cf7_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4365b7cd_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c267bd8_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be7909c_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20194cad_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35904c41_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b9991d_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c997e2_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bdc3dee_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b2c634_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64837a44_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303f31ba_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b78358_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e9b90e_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7962ca4a_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f49caa_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8d2e9c_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cc9aa6_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cbf348f_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43eb889d_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2e1925_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498290e3_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f5c68f_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f716324_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39770289_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@233c616c_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e77d495_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8a9375_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5daa88_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d49bb8_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d633027_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6730ceb7_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284cbd6_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32a05271_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f8a187_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c064632_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d9f5e6_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c975a2_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679f0415_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b21856_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3178bf04_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e1be55a_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de7ed33_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399bdf4d_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652f4f90_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190fca96_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509074d_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76bd06ce_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c7fee9_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5f54b3_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf2213_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a09dd40_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b56580_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512e2681_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1b58d0_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a33426d_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f89975_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175c5b28_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606ac340_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c79eb6a_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1a6d93_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b9d5bda_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac8161f_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574f5811_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4a224e_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@786a002b_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f4210e_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec85030_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671d9ad_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb7e619_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75af93d_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b607a7_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d4b86b5_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b602d8_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7189d903_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79727e0c_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780ea1b9_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b161d81_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1576a7_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7fa6fd_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c49a246_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c3fa86_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230f72b8_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232495c2_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3efb36f9_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa8484a_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356c37da_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e60d7a7_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ccdec36_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5628f0c3_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c17b09_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cfdd4f4_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e74522_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@192f7509_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37de552f_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f18449e_ARCHIVE_LOCATION">/home/./Documents/RFSoC_Vivado/ip_repo/eth_10g_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2022.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="93d4065a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="aad957fd"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b2b10007"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="8415ea49"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f35bd73e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
