5 18 1fd81 5 7 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (generate16.3.vcd) 2 -o (generate16.3.cdd) 2 -v (generate16.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 generate16.3.v 9 34 1 
1 a 1 11 7000a 1 0 2 0 3 17 0 7 0 3 1 0
3 1 main.u$0 "main.u$0" 0 generate16.3.v 20 32 1 
3 1 main.u[0] "main.u[0]" 0 generate16.3.v 15 17 1 
1 i 3 14 30c0009 1 0 31 0 32 17 0 0 0 0 0 0
3 0 foo "main.u[0].f" 0 generate16.3.v 36 44 1 
2 1 42 42 42 c000e 4 32 1008 0 0 32 1 BIT
2 2 42 42 42 a000f 4 23 100c 0 1 1 18 0 1 0 0 0 0 a
2 3 42 42 42 9000f 4 1b 100c 2 0 1 18 0 1 1 1 0 0
2 4 42 42 42 50005 0 1 1410 0 0 1 1 b
2 5 42 42 42 5000f 3 36 e 3 4
1 a 4 37 e 1 0 2 0 3 17 7 7 0 3 1 0
1 b 5 42 60005 1 0 0 0 1 17 1 1 0 0 1 0
1 BIT 6 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 5 f 5 5 5
3 1 main.u[1] "main.u[1]" 0 generate16.3.v 15 17 1 
1 i 7 14 30c0009 1 0 31 0 32 17 1 0 0 1 0 0
3 0 foo "main.u[1].f" 0 generate16.3.v 36 44 1 
2 6 42 42 42 c000e 4 32 1008 0 0 32 1 BIT
2 7 42 42 42 a000f 4 23 1004 0 6 1 18 0 1 0 0 0 0 a
2 8 42 42 42 9000f 4 1b 1008 7 0 1 18 0 1 0 1 0 0
2 9 42 42 42 50005 0 1 1410 0 0 1 1 b
2 10 42 42 42 5000f 2 36 a 8 9
1 a 8 37 e 1 0 2 0 3 17 7 7 0 3 1 0
1 b 9 42 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 BIT 10 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
4 10 f 10 10 10
