{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575287917846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575287917847 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_lite 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"de0_lite\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575287917853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575287917882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575287917882 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_100KHz:PLL_100KHz_inst\|altpll:altpll_component\|PLL_100KHz_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL_100KHz:PLL_100KHz_inst\|altpll:altpll_component\|PLL_100KHz_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_100KHz:PLL_100KHz_inst\|altpll:altpll_component\|PLL_100KHz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 100 0 0 " "Implementing clock multiplication of 1, clock division of 100, and phase shift of 0 degrees (0 ps) for PLL_100KHz:PLL_100KHz_inst\|altpll:altpll_component\|PLL_100KHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_100KHz_altpll.v" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/db/PLL_100KHz_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1575287917938 ""}  } { { "db/PLL_100KHz_altpll.v" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/db/PLL_100KHz_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1575287917938 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575287918093 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575287918096 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287918149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287918149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287918149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287918149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287918149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287918149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287918149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287918149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287918149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287918149 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575287918149 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575287918149 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575287918160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575287918160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575287918160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575287918160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575287918160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575287918160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575287918160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575287918160 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575287918160 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575287918160 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575287918160 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575287918160 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1575287918160 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575287918163 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[0\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[0\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918334 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918334 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918334 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918334 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918334 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[1\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[1\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918334 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918334 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918334 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918334 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918334 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[2\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[2\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918334 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918334 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918334 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918334 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918334 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[3\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[3\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918335 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[4\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[4\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918335 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[5\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[5\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918335 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[6\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[6\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918335 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[7\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[7\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918335 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[8\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[8\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918335 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918335 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[9\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[9\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918336 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918336 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918336 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918336 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918336 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[10\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[10\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918336 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918336 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918336 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918336 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918336 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[11\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[11\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918336 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918336 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918336 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918336 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918336 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[12\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[12\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918337 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[13\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[13\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918337 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[14\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[14\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918337 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[15\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[15\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918337 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[16\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[16\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918337 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918337 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[17\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[17\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918338 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[18\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[18\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918338 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[19\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[19\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918338 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[20\] 4 2.5 V 2.5V 3.3V " "Pin GPIO\[20\] with I/O standard assignment 2.5 V is incompatible with I/O bank 4. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_CS_N 4 3.3V " "Pin GSENSOR_CS_N in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_CS_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[1\] 4 3.3V " "Pin GSENSOR_INT\[1\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_INT\[2\] 4 3.3V " "Pin GSENSOR_INT\[2\] in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "GSENSOR_SCLK 4 3.3V " "Pin GSENSOR_SCLK in I/O bank 4 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SCLK } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918338 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[21\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[21\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918338 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918338 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[22\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[22\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918339 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918339 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918339 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918339 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918339 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[23\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[23\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918339 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918339 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918339 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918339 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918339 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[24\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[24\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918339 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918339 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918339 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918339 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918339 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[25\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[25\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918339 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918339 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918339 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918339 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918339 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[26\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[26\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918340 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[27\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[27\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918340 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[28\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[28\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918340 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[29\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[29\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918340 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[30\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[30\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918340 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918340 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[31\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[31\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918341 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918341 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918341 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918341 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918341 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[32\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[32\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918341 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918341 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918341 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918341 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918341 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[33\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[33\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918341 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918341 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918341 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918341 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918341 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[34\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[34\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918341 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918341 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918341 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918341 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918341 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "GPIO\[35\] 3 2.5 V 2.5V 3.3V " "Pin GPIO\[35\] with I/O standard assignment 2.5 V is incompatible with I/O bank 3. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "MAX10_CLK1_50 3 3.3V " "Pin MAX10_CLK1_50 in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918342 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[0\] 3 3.3V " "Pin VGA_R\[0\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918342 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[2\] 3 3.3V " "Pin VGA_R\[2\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918342 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "VGA_R\[3\] 3 3.3V " "Pin VGA_R\[3\] in I/O bank 3 uses VCCIO 3.3V" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Design Software" 0 -1 1575287918342 ""}  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1575287918342 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575287918344 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1575287918481 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "52 MAX 10 " "52 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ADC_CLK_10 } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1575287918484 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1575287918484 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "35 " "Following 35 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently enabled " "Pin ARDUINO_IO\[8\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently enabled " "Pin ARDUINO_IO\[9\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently enabled " "Pin ARDUINO_IO\[12\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1575287918486 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1575287918486 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "33 " "Following 33 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[0\] GND " "Pin GPIO\[0\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[1\] GND " "Pin GPIO\[1\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[2\] GND " "Pin GPIO\[2\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[3\] GND " "Pin GPIO\[3\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[4\] GND " "Pin GPIO\[4\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[5\] GND " "Pin GPIO\[5\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[6\] GND " "Pin GPIO\[6\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[7\] GND " "Pin GPIO\[7\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[8\] GND " "Pin GPIO\[8\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[9\] GND " "Pin GPIO\[9\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[10\] GND " "Pin GPIO\[10\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[11\] GND " "Pin GPIO\[11\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[12\] GND " "Pin GPIO\[12\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[13\] GND " "Pin GPIO\[13\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[14\] GND " "Pin GPIO\[14\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[15\] GND " "Pin GPIO\[15\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[16\] GND " "Pin GPIO\[16\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[17\] GND " "Pin GPIO\[17\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[18\] GND " "Pin GPIO\[18\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[19\] GND " "Pin GPIO\[19\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[20\] GND " "Pin GPIO\[20\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[21\] GND " "Pin GPIO\[21\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[22\] GND " "Pin GPIO\[22\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[23\] GND " "Pin GPIO\[23\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[24\] GND " "Pin GPIO\[24\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[25\] GND " "Pin GPIO\[25\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[26\] GND " "Pin GPIO\[26\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[27\] GND " "Pin GPIO\[27\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[28\] GND " "Pin GPIO\[28\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[29\] GND " "Pin GPIO\[29\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[30\] GND " "Pin GPIO\[30\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[31\] GND " "Pin GPIO\[31\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[32\] GND " "Pin GPIO\[32\] has GND driving its datain port" {  } { { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/fbroering/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de0_lite.vhd" "" { Text "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/fbroering/Dropbox/2019-2/PLD/projects/tft_controller/sint/de0_lite/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1575287918487 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1575287918487 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 37 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 37 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "950 " "Peak virtual memory: 950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575287918597 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  2 08:58:38 2019 " "Processing ended: Mon Dec  2 08:58:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575287918597 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575287918597 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575287918597 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575287918597 ""}
