<div align="center">

# Single-cycle RISC CPU with Five-stage Pipeline

</div>

**åŸºäºRV32IæŒ‡ä»¤é›†**çš„å•å‘¨æœŸCPUï¼Œå®ç°äº†éƒ¨åˆ†æŒ‡ä»¤é›†ï¼ŒåŒ…å«äº”çº§æµæ°´çº¿å®ç°ï¼›å¹¶åœ¨Genesys2ä¸ŠéªŒè¯å¹¶éƒ¨ç½²ï¼ˆåŒå‘ï¼‰æµæ°´ç¯ã€‚

## â›“ Prerequisites

1. ç¼–è¯‘å·¥å…·ï¼š[iverilog](https://github.com/gtkwave/gtkwave)
2. ä»¿çœŸæ³¢å½¢æŸ¥çœ‹ï¼š[gtkwave](https://github.com/gtkwave/gtkwave)
3. å¯é€‰ï¼šVivadoã€Genesys2å¼€å‘æ¿

## ğŸ“œ Directory

1. `./rtl` ä¸‹ä¸ºRTLæºç ï¼Œå…¶ä¸­ `./rtl/core/pipeline` åŒ…å«ä½¿ç”¨äº”çº§æµæ°´çº¿å®ç°æ‰€éœ€çš„æ¨¡å—
2. `./test/mem` ä¸‹ä¸ºä»¿çœŸæµ‹è¯•æ‰€éœ€æ–‡ä»¶ï¼Œå…¶ä¸­ `.s` ä¸ºæµ‹è¯•çš„æ±‡ç¼–ç¨‹åºï¼ˆåŒ…æ‹¬å¯éƒ¨ç½²è‡³FPGAåŠä¾¿äºä»¿çœŸçš„ç®€åŒ–ç¨‹åºï¼‰ï¼Œ`.mem` ä¸ºå¯¹åº”çš„æœºå™¨ç ï¼›`./test/test.sh` åŒ…å«ä½¿ç”¨iverilogç¼–è¯‘ã€ä»¿çœŸã€æŸ¥çœ‹æ³¢å½¢ç­‰ç®€å•å‘½ä»¤

## ğŸ› ï¸ Usages

- ä½¿ç”¨iverilogè¿›è¡Œä»¿çœŸï¼Œé€šè¿‡ `-s <example_name>` æŒ‡å®šæ‰€ä»¿çœŸçš„ç¤ºä¾‹ï¼Œä»è€Œé€‰æ‹©ä¸åŒçš„ `.mem` æŒ‡ä»¤è‡³ `imem` ä¸­ã€‚å…·ä½“é€‰é¡¹å‚è§ä¸‹æ–¹ç¤ºä¾‹æˆ– `./test/test.sh`ã€‚æ‰€ç”Ÿæˆçš„ `.vvp` åŠ `.fst` æ³¢å½¢æ–‡ä»¶ä½äº `./test/simple` æˆ– `./test/pipeline` ï¼ˆè‹¥ä½¿ç”¨äº”çº§æµæ°´çº¿å®ç°ï¼‰ä¸‹ã€‚

    1. RV32IæŒ‡ä»¤æµ‹è¯•ä»¿çœŸç¨‹åº

        ```shell
        bash test/test.sh -s SIM_VALUE25
        ```

        è‹¥æˆåŠŸè¿è¡Œä¸”RTLæ­£ç¡®ï¼Œå°†è¾“å‡ºä»¿çœŸæ­£ç¡®ä¿¡æ¯ï¼Œä»¿çœŸçš„æœ€å `dmem` åœ°å€100å¤„å°†å†™å…¥25ã€‚

    2. å•å‘æµæ°´ç¯ä»¿çœŸç¨‹åº

        ```shell
        bash test/test.sh -s SIM_ROTATING_LEDS
        ```

        `t4` å¯„å­˜å™¨å°†ç­‰æ—¶é—´é—´éš”åœ°ï¼ˆå¯¹åº”å®é™…é—´éš”0.5sï¼‰ä» `32'h1`ã€`32'h2` å·¦ç§»è‡³ `32'h80`ï¼Œå†**ç½®** `32'h01`ï¼Œä»¥æ­¤å¾€å¤ï¼Œä»è€Œå¯¹åº”å®é™…8ä¸ªLEDçš„å•å‘ä¾æ¬¡é—ªçƒã€‚

    3. åŒå‘æµæ°´ç¯ä»¿çœŸç¨‹åº

        ```shell
        bash test/test.sh -s SIM_DB_ROTATING_LEDS
        ```

        `t4` å¯„å­˜å™¨å°†ç­‰æ—¶é—´é—´éš”åœ°ï¼ˆå¯¹åº”å®é™…é—´éš”0.5sï¼‰ä» `32'h1`ã€`32'h2` å·¦ç§»è‡³ `32'h80`ï¼Œå†**å³ç§»è‡³** `32'h01`ï¼Œä»¥æ­¤å¾€å¤ï¼Œä»è€Œå¯¹åº”å®é™…8ä¸ªLEDçš„åŒå‘ä¾æ¬¡é—ªçƒã€‚

    4. äº”çº§æµæ°´çº¿éƒ¨ç½²å®ç°ã€‚é€šè¿‡ `-p` é€‰é¡¹ç¼–è¯‘äº”çº§æµæ°´çº¿å®ç°çš„CPUï¼š

        ```shell
        bash test/test.sh -s SIM_ROTATING_LEDS -p
        # Also works
        bash test/test.sh -p -s SIM_VALUE25
        ```

- ä½¿ç”¨Vivadoè¿›è¡Œä¸Šæ¿éƒ¨ç½²ï¼šéœ€ä¾‹åŒ–Clock Wizard IPï¼Œå¹¶æ ¹æ®FPGAå®é™…æ—¶é’Ÿï¼ˆå•ç«¯/å·®åˆ†ï¼‰ä¿®æ”¹ä¾‹åŒ–éƒ¨åˆ†çš„RTLä»£ç ã€‚åœ¨Genesys2å¼€å‘æ¿ä¸Šï¼Œéœ€ä¾‹åŒ–ä¸€åŒç«¯å·®åˆ†è½¬å•ç«¯ã€æ— å¤ä½ã€100MHzè¾“å‡ºçš„Clock Wizard IPã€‚

    1. å•å‘æµæ°´ç¯ã€‚è‹¥åœ¨Vivadoä¸Šéƒ¨ç½²æ­¤å·¥ç¨‹ï¼Œåˆ™åœ¨ `./rtl/core/config.vh` ä¸‹å¼€å¯æ­¤å®å®šä¹‰ï¼š

        ```verilog
        `define USE_ROTATING_LEDS_EXAMPLE
        ```

        éƒ¨ç½²åœ¨Genesys2çš„ç°è±¡ï¼š8ä¸ªLEDå°†ä»LED0\~LED7é—´éš”~0.5sä¾æ¬¡é—ªçƒã€‚

    2. åŒå‘æµæ°´ç¯ã€‚è‹¥åœ¨Vivadoä¸Šéƒ¨ç½²æ­¤å·¥ç¨‹ï¼Œåˆ™åœ¨ `./rtl/core/config.vh` ä¸‹å¼€å¯æ­¤å®å®šä¹‰ï¼ŒåŒæ—¶æ³¨é‡Šå‰ä¸€å®å®šä¹‰ï¼š

        ```verilog
        // `define USE_ROTATING_LEDS_EXAMPLE    // This macro definition will mask the next one.
        `define USE_DOUBLE_SIDE_ROTATING_LEDS_EXAMPLE
        ```

       éƒ¨ç½²åœ¨Genesys2çš„ç°è±¡ï¼š8ä¸ªLEDå°†ä»LED\~LED7\~LED0é—´éš”~0.5såŒå‘ä¾æ¬¡é—ªçƒã€‚

    3. äº”çº§æµæ°´çº¿éƒ¨ç½²å®ç°ã€‚è‹¥åœ¨Vivadoä¸Šå®ç°äº”çº§æµæ°´çº¿éƒ¨ç½²ï¼Œåˆ™åœ¨ `./rtl/core/config.vh` ä¸‹å¼€å¯æ­¤å®å®šä¹‰ï¼š

        ```verilog
        `define USE_PIPELINE
        ```

## ğŸ“š Introduction of Examples

1. æ‰€å®ç°çš„RV32IæŒ‡ä»¤åŒ…æ‹¬ï¼š

   | Instruction |   opcode   |  funct3  |   funct7   |
   | :---------: | :--------: | :-------: | :--------: |
   |     ADD     | 7'b0110011 |  3'b000  |     0     |
   |     SUB     | 7'b0110011 |  3'b000  | 7'b0100000 |
   |     AND     | 7'b0110011 |  3'b111  |     0     |
   |     XOR     | 7'b0110011 |  3'b101  |     0     |
   |     OR     | 7'b0110011 |  3'b110  |     0     |
   |     SLT     | 7'b0110011 |  3'b010  |     0     |
   |     SLL     | 7'b0110011 |  3'b011  |     0     |
   |     SRL     | 7'b0110011 |  3'b100  |     0     |
   |    ADDI    | 7'b0010011 |  3'b000  | immediate |
   |    ANDI    | 7'b0010011 |  3'b111  | immediate |
   |    XORI    | 7'b0010011 |  3'b101  | immediate |
   |     ORI     | 7'b0010011 |  3'b110  | immediate |
   |    SLTI    | 7'b0010011 |  3'b010  | immediate |
   |    SLLI    | 7'b0010011 |  3'b011  | immediate |
   |    SRLI    | 7'b0010011 |  3'b100  | immediate |
   |     BEQ     | 7'b1100011 |  3'b000  | immediate |
   |     LW     | 7'b0000011 |  3'b010  | immediate |
   |     SW     | 7'b0100011 |  3'b010  | immediate |
   |     JAL     | 7'b1101111 | immediate | immediate |

2. RV32IæŒ‡ä»¤æµ‹è¯•ï¼šæµ‹è¯•æ‰€è®¾è®¡çš„æ‰€æœ‰æŒ‡ä»¤ï¼Œæœ€ç»ˆå°†25å†™å…¥ `dmem` åœ°å€100å¤„

   ```assembly
   #       RISC-V Assembly         Description               Address   Machine Code
   main:   addi x2, x0, 5          # x2 = 5                  00        0x00500113
           addi x3, x0, 12         # x3 = 12                 04        0x00C00193
           addi x7, x3, -9         # x7 = (12 - 9) = 3       08        0xFF718393
           or   x4, x7, x2         # x4 = (3 OR 5) = 7       0C        0x0023E233
           and  x5, x3, x4         # x5 = (12 AND 7) = 4     10        0x0041F2B3
           add  x5, x5, x4         # x5 = (4 + 7) = 11       14        0x004282B3
           beq  x5, x7, end        # shouldn't be taken      18        0x02728863
           slt  x4, x3, x4         # x4 = (12 < 7) = 0       1C        0x0041A233
           beq  x4, x0, around     # should be taken         20        0x00020463
           addi x5, x0, 0          # shouldn't happen        24        0x00000293
   around: slt  x4, x7, x2         # x4 = (3 < 5)  = 1       28        0x0023A233
           add  x7, x4, x5         # x7 = (1 + 11) = 12      2C        0x005203B3
           sub  x7, x7, x2         # x7 = (12 - 5) = 7       30        0x402383B3
           sw   x7, 84(x3)         # [96] = 7                34        0x0471AA23
           lw   x2, 96(x0)         # x2 = [96] = 7           38        0x06002103
           add  x9, x2, x5         # x9 = (7 + 11) = 18      3C        0x005104B3
           jal  x3, end            # jump to end, x3 = 0x44  40        0x008001EF
           addi x2, x0, 1          # shouldn't happen        44        0x00100113
   end:    add  x2, x2, x9         # x2 = (7 + 18)  = 25     48        0x00910133
           sw   x2, 0x20(x3)       # mem[100] = 25           4C        0x0221A023
   done:   beq  x2, x2, done       # infinite loop           50        0x00210063
   ```

3. å•å‘æµæ°´ç¯ã€‚æ¿ä¸Šæ—¶é’Ÿé¢‘ç‡100MHzï¼Œå€ŸåŠ© `t5` å¯„å­˜å™¨åŠå¾ªç¯è®¡æ•°ï¼Œè¾¾åˆ°

   $$
   100\text{M}/(2047\times 8192\times 3)\approx 2\text{Hz}
   $$

   åˆ†é¢‘ï¼Œå®ç°é—´éš”~0.5ç§’é—ªçƒæ•ˆæœã€‚åœ¨Genesys2ä¸Šï¼Œ`t4` å¯„å­˜å™¨ä½å…«ä½å¯¹åº”8ä¸ªLEDã€‚

   ```assembly
   #           RISC-V Assembly         Description                     Address  Machine Code
   init:       addi t5, x0, 2047       # count_max, t5 = 2047          00       0x7FF00F13
               add  t5, t5, t5         # count_max, t5 = 2047*2        04       0x01EF0F33
               add  t5, t5, t5         # count_max, t5 = 2047*4        08       0x01EF0F33
               add  t5, t5, t5         # count_max, t5 = 2047*8        0C       0x01EF0F33
               add  t5, t5, t5         # count_max, t5 = 2047*16       10       0x01EF0F33
               add  t5, t5, t5         # count_max, t5 = 2047*32       14       0x01EF0F33
               add  t5, t5, t5         # count_max, t5 = 2047*64       18       0x01EF0F33
               add  t5, t5, t5         # count_max, t5 = 2047*128      1C       0x01EF0F33
               add  t5, t5, t5         # count_max, t5 = 2047*256      20       0x01EF0F33
               add  t5, t5, t5         # count_max, t5 = 2047*512      24       0x01EF0F33
               add  t5, t5, t5         # count_max, t5 = 2047*1024     28       0x01EF0F33
               add  t5, t5, t5         # count_max, t5 = 2047*2048     2C       0x01EF0F33
               add  t5, t5, t5         # count_max, t5 = 2047*4096     30       0x01EF0F33
               add  t5, t5, t5         # count_max, t5 = 2047*8192     34       0x01EF0F33
               addi t6, x0, 256        # led_max, t6 = 256             38       0x10000F93
               addi t4, x0, 1          # init led value, t4 = 1        3C       0x00100E93
   clean_cnt:  addi t3, x0, 0          # clear count(t3).              40       0x00000E13
   count:      addi t3, t3, 1          # count++                       44       0x001E0E13
               beq  t3, t5, mov_led    # if count==max, jump mov_led   48       0x01EE0463
               jal  count              #                               4C       0xFF9FF06F
   mov_led:    add  t4, t4, t4         # led << 1.                     50       0x01DE8EB3
               beq  t4, t6, clean_led  #                               54       0xFFFE84E3
               jal  clean_cnt          #                               58       0xFE9FF06F
   ```

   å…¶ä¸­ï¼Œå„å¯„å­˜å™¨å«ä¹‰å¦‚ä¸‹è¡¨æ‰€åˆ—ï¼š

   | Register | Address |      Meaning      |
   | :------: | :------: | :---------------: |
   |  `t3`  | 5'b11100 | Counter of `t5` |
   |  `t4`  | 5'b11101 |    LED result    |
   |  `t5`  | 5'b11110 |  0.5s time count  |
   |  `t6`  | 5'b11111 |   Led max value   |

4. åŒå‘æµæ°´ç¯ã€‚åœ¨ä¸Šè¿°ç¤ºä¾‹åŸºç¡€ä¸Šå®ç°åŒå‘é—ªçƒï¼Œä¸»è¦åˆ©ç”¨å·¦ç§»ï¼ˆ `SLLI` ï¼‰ã€å³ç§»ï¼ˆ `SRLI` ï¼‰ã€‚

   ```assembly
    #           RISC-V Assembly         Description                     Address Machine Code
    init:       addi t5, x0, 2047       # count_max, t5 = 2047          00      0x7FF00F13
                addi t3, x0, 13         # loop_cnt = 13                 04      0x00D00E13
                addi x1, x0, 0          # x1 = 0                        08      0x00000293
    init_loop:  addi x1, x1, 1          # x1 += 1                       0C      0x00128293
                slli t5, t5, 1          # t5 << 1                       10      0x001F3F13
                beq  x1, t3, start      # if x1 == t3, jump start       14      0x005E0463
                jal  init_loop          #                               18      0xFF5FF06F
    start:      addi t6, x0, 256        # led_max = 256                 1C      0x10000F93
                addi x1, x0, 1C         # x1 = 1                        20      0x00100093
    new_cycle:  addi t4, x0, 1          # init led value, t4 = 1        24      0x00100E93
    inc_clr_cnt:addi t3, x0, 0          # clear count(t3)               28      0x00000E13
    inc_count:  addi t3, t3, 1          # count++                       2C      0x001E0E13
                beq  t3, t5, inc_led    # if count == max, jump inc_led 30      0x01EE0463
                jal  inc_count          #                               34      0xFF9FF06F
    inc_led:    slli t4, t4, 1          # led << 1                      38      0x001EBE93
                beq  t4, t6, jump256    # if led = 256, jump jump256    3C      0x01FE8C63
                jal  inc_clr_cnt        #                               40      0xFE9FF06F
    dec_clr_cnt:addi t3, x0, 0          # clear count(t3)               44      0x00000E13
    dec_count:  addi t3, t3, 1          # count++                       48      0x001E0E13
                beq  t3, t5, dec_led    # if count == max, jump dec_led 4C      0x01EE0663
                jal  dec_count          #                               50      0xFF9FF06F
    jump256:    srli t4, t4, 1          # led >> 1 = 128                54      0x001ECE93
    dec_led:    srli t4, t4, 1          # led >> 1                      58      0x001ECE93
                beq  t4, x1, new_cycle  # if led = 1, jump new_cycle    5C      0xFC1E84E3
                jal  dec_clr_cnt        #                               60      0xFE5FF06F
   ```

   å…¶ä¸­ï¼Œå„å¯„å­˜å™¨å«ä¹‰å¦‚ä¸‹è¡¨æ‰€åˆ—ï¼š

   | Register | Address |                Meaning                |
   | :------: | :------: | :------------------------------------: |
   |  `x1`  | 5'b00001 |          Temporary register          |
   |  `t3`  | 5'b11100 |           Counter of `t5`           |
   |  `t4`  | 5'b11101 |               LED result               |
   |  `t5`  | 5'b11110 |            0.5s time count            |
   |  `t6`  | 5'b11111 |            LED max value            |
