import{_ as d}from"./ValaxyMain.vue_vue_type_style_index_0_lang.BXDscpob.js";import{e as h,u as f,a as g}from"./chunks/vue-router.fX0UCdQ5.js";import{ab as b,al as a,ad as r,ae as e,ai as s,B as v,aa as _,D as Z}from"./framework.53SfwQWC.js";import"./app.D8_-IYO0.js";import"./chunks/dayjs.BdcnXKr1.js";import"./chunks/vue-i18n.BEnJbYsC.js";import"./chunks/pinia.BvWP5_ZP.js";/* empty css                    */import"./chunks/@vueuse/motion.Q6KdVLqP.js";import"./chunks/nprogress.Bru8d7fl.js";import"./YunComment.vue_vue_type_style_index_0_lang.BX7mt8JC.js";import"./index.C5okkQwF.js";import"./YunPageHeader.vue_vue_type_script_setup_true_lang.DWvzorTa.js";import"./post.Db7D0una.js";const k="/assets/vivado_folderlist.DOfAqJFo.png",B="/assets/vivado_tree.BZ-RcD83.png",N=h("/posts/ZYNQ",async n=>JSON.parse('{"title":"ZYNQ记录","description":"","frontmatter":{"title":"ZYNQ记录","tags":["ZYNQ","FPGA"],"categories":"FPGA","date":"2025-01-11","updated":"2025-04-04"},"headers":[],"relativePath":"pages/posts/ZYNQ.md","lastUpdated":1770816529000}'),{lazy:(n,o)=>n.name===o.name}),q={__name:"ZYNQ",setup(n,{expose:o}){const{data:i}=N(),p=g(),u=f(),l=Object.assign(u.meta.frontmatter||{},i.value?.frontmatter||{});return p.currentRoute.value.data=i.value,Z("valaxy:frontmatter",l),globalThis.$frontmatter=l,o({frontmatter:{title:"ZYNQ记录",tags:["ZYNQ","FPGA"],categories:"FPGA",date:"2025-01-11",updated:"2025-04-04"}}),(t,m)=>{const c=d;return _(),b(c,{frontmatter:v(l)},{"main-content-md":a(()=>[...m[0]||(m[0]=[e("p",null,[e("strong",null,"ZYNQ记录")],-1),e("h2",{id:"ebaz4025",tabindex:"-1"},[s("EBAZ4025 "),e("a",{class:"header-anchor",href:"#ebaz4025","aria-label":'Permalink to "EBAZ4025"'},"​")],-1),e("ul",null,[e("li",null,"矿板")],-1),e("p",null,[e("a",{href:"https://whycan.com/t_2297.html",target:"_blank",rel:"noreferrer"},"捡了个便宜的高级ZYNQ XC7Z010 开发板玩玩 ")],-1),e("p",null,[e("a",{href:"https://github.com/xjtuecho/EBAZ4205",target:"_blank",rel:"noreferrer"},"xjtuecho/EBAZ4205: A 5$ Xilinx ZYNQ development board.")],-1),e("p",null,[e("a",{href:"https://blog.csdn.net/Markus_xu/article/details/107752300",target:"_blank",rel:"noreferrer"},"【ZYNQ】EBAZ4205 ZYNQ 7010矿板改造开发板_ebaz4205 参数-CSDN博客")],-1),e("p",null,[e("a",{href:"https://github.com/Leungfung/ebaz4205_hw",target:"_blank",rel:"noreferrer"},"https://github.com/Leungfung/ebaz4205_hw")],-1),e("p",null,[e("a",{href:"https://github.com/ATmega8/EBAZ4205",target:"_blank",rel:"noreferrer"},"https://github.com/ATmega8/EBAZ4205")],-1),e("p",null,[e("a",{href:"https://github.com/Elrori/EBAZ4205/blob/master/xc7z010clg400pkg.txt",target:"_blank",rel:"noreferrer"},"https://github.com/Elrori/EBAZ4205/blob/master/xc7z010clg400pkg.txt")],-1),e("p",null,[e("a",{href:"https://www.jianshu.com/p/b83c663ecaaa",target:"_blank",rel:"noreferrer"},"https://www.jianshu.com/p/b83c663ecaaa")],-1),e("h2",{id:"sg2625",tabindex:"-1"},[s("SG2625 "),e("a",{class:"header-anchor",href:"#sg2625","aria-label":'Permalink to "SG2625"'},"​")],-1),e("p",null,[e("a",{href:"https://www.smartgiant.com.cn/products/zynq7000-%E7%B3%BB%E5%88%97/",target:"_blank",rel:"noreferrer"},"Zynq7000 系列 - 思林杰")],-1),e("p",null,[e("a",{href:"https://oshwhub.com/xiaoqi_ks66/si-ling-jie-zynq",target:"_blank",rel:"noreferrer"},"思灵杰zynq底板 - 立创开源硬件平台")],-1),e("p",null,[e("a",{href:"https://github.com/DouerGan/Xavier702010Board",target:"_blank",rel:"noreferrer"},"DouerGan/Xavier702010Board: SmartGiant’s Xavier_zynq7020/7010 core board schematics, packaging, and baseboard reference design.")],-1),e("h2",{id:"vivado工程目录",tabindex:"-1"},[s("Vivado工程目录 "),e("a",{class:"header-anchor",href:"#vivado工程目录","aria-label":'Permalink to "Vivado工程目录"'},"​")],-1),e("p",null,"vivado工程文件目录，如下所示：",-1),e("figure",null,[e("img",{src:k,alt:"",loading:"lazy",decoding:"async"})],-1),e("p",null,"说明：",-1),e("ul",null,[e("li",null,"project_name.cache：Vivado 软件的运行缓存"),e("li",null,"project_name.hw：所有波形文件"),e("li",null,"project_name.ip_user_files：用户关于 IP 的文件"),e("li",null,"project_name.runs：编译与综合结果 ，impl_1 文件夹存取布线后结果"),e("li",null,"project_name.sdk：SDK 环境代码，一般是 ZYNQ 设计中关于 PS 端的代码"),e("li",null,"project_name.sim：仿真结果"),e("li",null,"project_name.srcs：工程的源码、仿真文件与约束文件"),e("li",null,"project_name.xpr：Vivado 工程启动文件")],-1),e("p",null,"其中，project_name.xpr和project_name.srcs是两个最重要的文件和文件夹，其它文件夹都可以删除。",-1),e("p",null,"根据后缀名不同，文件内容也不同：",-1),e("ol",null,[e("li",null,"dcp文件，dcp文件是Design CheckPoint的缩写，中文翻译为“设计检查点”，它是一种加密的、压缩的二进制文件类型，包含了完整的设计信息，如实例化层次结构、资源使用情况、时序分析数据、约束等重要信息。在Vivado设计中，DCP文件通常用于在不同的Vivado工程或版本之间共享设计，并简化设计修改和迁移，或增量编译。"),e("li",null,"xdc文件，vivado的约束文件，比如时序约束和IO引脚约束。"),e("li",null,"xci文件，定制ip产生的文件，里面包含了定制的ip核的所有信息。"),e("li",null,"rpt文件，vivado每个过程结束输出的一个report文件，用来记录各个过程中的一些信息"),e("li",null,".Xil文件，是Vivado用来降低运行时内存使用量的临时目录，该文件无法移动到其他位置。")],-1),e("figure",null,[e("img",{src:B,alt:"",loading:"lazy",decoding:"async"})],-1)])]),"main-header":a(()=>[r(t.$slots,"main-header")]),"main-header-after":a(()=>[r(t.$slots,"main-header-after")]),"main-nav":a(()=>[r(t.$slots,"main-nav")]),"main-content-before":a(()=>[r(t.$slots,"main-content-before")]),"main-content":a(()=>[r(t.$slots,"main-content")]),"main-content-after":a(()=>[r(t.$slots,"main-content-after")]),"main-nav-before":a(()=>[r(t.$slots,"main-nav-before")]),"main-nav-after":a(()=>[r(t.$slots,"main-nav-after")]),comment:a(()=>[r(t.$slots,"comment")]),footer:a(()=>[r(t.$slots,"footer")]),aside:a(()=>[r(t.$slots,"aside")]),"aside-custom":a(()=>[r(t.$slots,"aside-custom")]),default:a(()=>[r(t.$slots,"default")]),_:3},8,["frontmatter"])}}};export{q as default,N as usePageData};
