***

### Topic: Study of the burried  SiO2 layer in Belle II DePFET modules with dedicated test structures

(_Last modified on_: {{ "2025-04-13 14:57:00 +0000" | date: '%B %d, %Y' }})

- Type: Bachelor
- Location: SiLab, ASIC Lab
- Starting date: 15.05.2025
- Contact: [Georgios Giakoustidis](mailto:giakoustidis@physik.uni-bonn.de)
- Description:
    - Basic simulation of MOSCAPs and MOSFETs with TCAD
    - CV measurements with test structures -> oxide thickness
    - IV measurements with test structures -> channel mobility, transconductance, threshold voltage, ...
    - Simulation vs Measurements
    - Study of intrawafer variabilities (oxide thickness uniformity, etc ...)
- By thesis completion, you will know: 
    - Basic soldering
    - Basic TCAD simulation
    - MOSFET and MOSCAP characteristics and how to measure them
    - Handling of systematic uncertainties in measurements
    - Python programming
    - Basic data analysis
    - Scientific plotting
    - Scientific writing
***