Global frequency set at 1000000000000 ticks per second
src/mem/dram_interface.cc:690: warn: DRAM device capacity (16384 Mbytes) does not match the address range assigned (1024 Mbytes)
src/mem/dram_interface.cc:690: warn: DRAM device capacity (16384 Mbytes) does not match the address range assigned (1024 Mbytes)
src/sim/kernel_workload.cc:46: info: kernel located at: /home/mcallisl/.cache/gem5/arm64-linux-kernel-5.4.49
src/base/loader/symtab.cc:95: warn: Cannot insert a new symbol table due to name collisions. Adding prefix to each symbol's name can resolve this issue.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/vnc/vncserver.cc:163: warn: Sockets disabled, not accepting vnc client connections
src/dev/serial/terminal.cc:174: warn: Sockets disabled, not accepting terminal connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/arch/arm/fs_workload.cc:121: info: Using bootloader at address 0x10
src/arch/arm/fs_workload.cc:139: info: Using kernel entry physical address at 0x80080000
src/arch/arm/linux/fs_workload.cc:111: info: Loading DTB file: m5out/device.dtb at address 0x88000000
src/dev/arm/energy_ctrl.cc:252: warn: Existing EnergyCtrl, but no enabled DVFSHandler found.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 24.1.0.2
gem5 compiled Apr  8 2025 17:46:57
gem5 started May  5 2025 21:43:09
gem5 executing on turing301, pid 256573
command line: /home/mcallisl/gem5/build/ALL/gem5.opt /home/mcallisl/config_scripts/run_script.py --isa ARM --cpu O3 --mem 2GiB --cache 32KiB:256KiB --cores 4 --workload boot-exit

info: Standard input is not a terminal, disabling listeners.
test1
info: Using default config
src/sim/simulate.cc:199: info: Entering event queue @ 0.  Starting simulation...
src/mem/ruby/system/Sequencer.cc:704: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
src/dev/arm/gic_v3_distributor.cc:884: warn: Gicv3Distributor::write(): setting ARE_NS to 0 is not supported!
src/dev/arm/gic_v3_distributor.cc:889: warn: Gicv3Distributor::write(): setting ARE_S to 0 is not supported!
src/dev/arm/rv_ctrl.cc:176: warn: SCReg: Access to unknown device dcc0:site0:pos0:fn7:dev0
src/mem/ruby/system/RubyPort.cc:264: warn: Cache maintenance operations are not supported in Ruby.
src/dev/arm/gic_v3_distributor.cc:913: warn: Gicv3Distributor::write(): setting ARE_NS to 0 is not supported!
src/arch/arm/insts/pseudo.cc:174: warn: 	instruction 'csdb' unimplemented
src/dev/arm/rv_ctrl.cc:122: warn: Tried to read RealView I/O at offset 0x60 that doesn't exist
src/dev/arm/rv_ctrl.cc:122: warn: Tried to read RealView I/O at offset 0x48 that doesn't exist
src/dev/arm/rv_ctrl.cc:198: warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
src/dev/arm/rv_ctrl.cc:198: warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
src/dev/arm/rv_ctrl.cc:198: warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
src/dev/arm/rv_ctrl.cc:198: warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
src/dev/arm/rv_ctrl.cc:198: warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
src/dev/arm/rv_ctrl.cc:198: warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
src/dev/arm/rv_ctrl.cc:198: warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
src/dev/arm/rv_ctrl.cc:198: warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
src/dev/arm/rv_ctrl.cc:198: warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
src/dev/arm/rv_ctrl.cc:198: warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist
src/arch/arm/insts/pseudo.cc:174: warn: 	instruction 'csdb' unimplemented
src/dev/arm/rv_ctrl.cc:122: warn: Tried to read RealView I/O at offset 0x8 that doesn't exist
src/dev/arm/rv_ctrl.cc:122: warn: Tried to read RealView I/O at offset 0x48 that doesn't exist
src/arch/arm/insts/pseudo.cc:174: warn: 	instruction 'bti' unimplemented
src/arch/arm/insts/pseudo.cc:174: warn: 	instruction 'bti' unimplemented
src/arch/arm/insts/pseudo.cc:174: warn: 	instruction 'bti' unimplemented
src/arch/arm/insts/pseudo.cc:174: warn: 	instruction 'bti' unimplemented
src/arch/arm/insts/pseudo.cc:174: warn: 	instruction 'csdb' unimplemented
src/arch/arm/insts/pseudo.cc:174: warn: 	instruction 'bti' unimplemented
src/arch/arm/insts/pseudo.cc:174: warn: 	instruction 'bti' unimplemented
src/arch/arm/insts/pseudo.cc:174: warn: 	instruction 'csdb' unimplemented
src/arch/arm/insts/pseudo.cc:174: warn: 	instruction 'bti' unimplemented
first exit event: kernel booted
2025-05-05-22-18-30
ps: 
success
    PID PSR COMMAND
 256573  35 gem5.opt

success
Name:	gem5.opt
Umask:	0022
State:	S (sleeping)
Tgid:	256573
Ngid:	0
Pid:	256573
PPid:	256571
TracerPid:	0
Uid:	1003	1003	1003	1003
Gid:	100	100	100	100
FDSize:	64
Groups:	10 100 979 
NStgid:	256573
NSpid:	256573
NSpgid:	254410
NSsid:	253425
VmPeak:	 3699628 kB
VmSize:	 3699628 kB
VmLck:	       0 kB
VmPin:	       0 kB
VmHWM:	  968364 kB
VmRSS:	  968364 kB
RssAnon:	  897644 kB
RssFile:	   70720 kB
RssShmem:	       0 kB
VmData:	 3194108 kB
VmStk:	     132 kB
VmExe:	   61316 kB
VmLib:	   13356 kB
VmPTE:	    2056 kB
VmSwap:	       0 kB
HugetlbPages:	       0 kB
CoreDumping:	0
THP_enabled:	1
untag_mask:	0xffffffffffffffff
Threads:	1
SigQ:	0/512669
SigPnd:	0000000000000000
ShdPnd:	0000000000000000
SigBlk:	0000000008000000
SigIgn:	0000000001001085
SigCgt:	0000000010000e22
CapInh:	0000000000000000
CapPrm:	0000000000000000
CapEff:	0000000000000000
CapBnd:	000001ffffffffff
CapAmb:	0000000000000000
NoNewPrivs:	0
Seccomp:	0
Seccomp_filters:	0
Speculation_Store_Bypass:	vulnerable
SpeculationIndirectBranch:	always enabled
Cpus_allowed:	ff,800ff800
Cpus_allowed_list:	11-19,31-39
Mems_allowed:	00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000003
Mems_allowed_list:	0-1
voluntary_ctxt_switches:	39075
nonvoluntary_ctxt_switches:	2566

src/sim/simulate.cc:199: info: Entering event queue @ 364674239721.  Starting simulation...
src/arch/arm/insts/pseudo.cc:174: warn: 	instruction 'bti' unimplemented
second exit event: in after boot
2025-05-05-22-56-43
ps: 
success
    PID PSR COMMAND
 256573  35 gem5.opt

success
Name:	gem5.opt
Umask:	0022
State:	S (sleeping)
Tgid:	256573
Ngid:	0
Pid:	256573
PPid:	256571
TracerPid:	0
Uid:	1003	1003	1003	1003
Gid:	100	100	100	100
FDSize:	64
Groups:	10 100 979 
NStgid:	256573
NSpid:	256573
NSpgid:	254410
NSsid:	253425
VmPeak:	 3857324 kB
VmSize:	 3857324 kB
VmLck:	       0 kB
VmPin:	       0 kB
VmHWM:	 1135944 kB
VmRSS:	 1135944 kB
RssAnon:	 1064584 kB
RssFile:	   71360 kB
RssShmem:	       0 kB
VmData:	 3351804 kB
VmStk:	     132 kB
VmExe:	   61316 kB
VmLib:	   13356 kB
VmPTE:	    2388 kB
VmSwap:	       0 kB
HugetlbPages:	       0 kB
CoreDumping:	0
THP_enabled:	1
untag_mask:	0xffffffffffffffff
Threads:	1
SigQ:	0/512669
SigPnd:	0000000000000000
ShdPnd:	0000000000000000
SigBlk:	0000000008000000
SigIgn:	0000000001001085
SigCgt:	0000000010000e22
CapInh:	0000000000000000
CapPrm:	0000000000000000
CapEff:	0000000000000000
CapBnd:	000001ffffffffff
CapAmb:	0000000000000000
NoNewPrivs:	0
Seccomp:	0
Seccomp_filters:	0
Speculation_Store_Bypass:	vulnerable
SpeculationIndirectBranch:	always enabled
Cpus_allowed:	ff,800ff800
Cpus_allowed_list:	11-19,31-39
Mems_allowed:	00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000003
Mems_allowed_list:	0-1
voluntary_ctxt_switches:	39086
nonvoluntary_ctxt_switches:	5615

src/sim/simulate.cc:199: info: Entering event queue @ 493063098012.  Starting simulation...
third exit event: after run script
2025-05-05-22-59-17
ps: 
success
    PID PSR COMMAND
 256573  35 gem5.opt

success
Name:	gem5.opt
Umask:	0022
State:	S (sleeping)
Tgid:	256573
Ngid:	0
Pid:	256573
PPid:	256571
TracerPid:	0
Uid:	1003	1003	1003	1003
Gid:	100	100	100	100
FDSize:	64
Groups:	10 100 979 
NStgid:	256573
NSpid:	256573
NSpgid:	254410
NSsid:	253425
VmPeak:	 3863468 kB
VmSize:	 3863468 kB
VmLck:	       0 kB
VmPin:	       0 kB
VmHWM:	 1142664 kB
VmRSS:	 1142664 kB
RssAnon:	 1071304 kB
RssFile:	   71360 kB
RssShmem:	       0 kB
VmData:	 3357948 kB
VmStk:	     132 kB
VmExe:	   61316 kB
VmLib:	   13356 kB
VmPTE:	    2400 kB
VmSwap:	       0 kB
HugetlbPages:	       0 kB
CoreDumping:	0
THP_enabled:	1
untag_mask:	0xffffffffffffffff
Threads:	1
SigQ:	0/512669
SigPnd:	0000000000000000
ShdPnd:	0000000000000000
SigBlk:	0000000008000000
SigIgn:	0000000001001085
SigCgt:	0000000010000e22
CapInh:	0000000000000000
CapPrm:	0000000000000000
CapEff:	0000000000000000
CapBnd:	000001ffffffffff
CapAmb:	0000000000000000
NoNewPrivs:	0
Seccomp:	0
Seccomp_filters:	0
Speculation_Store_Bypass:	vulnerable
SpeculationIndirectBranch:	always enabled
Cpus_allowed:	ff,800ff800
Cpus_allowed_list:	11-19,31-39
Mems_allowed:	00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000003
Mems_allowed_list:	0-1
voluntary_ctxt_switches:	39092
nonvoluntary_ctxt_switches:	5813


 Performance counter stats for '/home/mcallisl/gem5/build/ALL/gem5.opt /home/mcallisl/config_scripts/run_script.py --isa ARM --cpu O3 --mem 2GiB --cache 32KiB:256KiB --cores 4 --workload boot-exit':

   450,925,497,637      CPU_CLK_UNHALTED.REF_XCLK        #      6.9 %  tma_itlb_misses          (12.50%)
30,326,363,436,514      IDQ_UOPS_NOT_DELIVERED.CORE                                             (12.50%)
    36,928,115,509      cpu/ITLB_MISSES.WALK_DURATION,cmask=1/                                        (12.50%)
   450,847,994,501      CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE                                        (10.00%)
    72,831,882,540      ITLB_MISSES.STLB_HIT                                                    (10.00%)
15,311,787,866,218      CPU_CLK_UNHALTED.THREAD                                                 (12.50%)
       603,301,965      ITLB_MISSES.WALK_COMPLETED                                              (12.50%)
 5,432,338,170,245      IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE                                        (12.50%)
   451,060,888,343      CPU_CLK_UNHALTED.REF_XCLK        #     11.8 %  tma_branch_resteers      (12.50%)
30,340,019,879,924      IDQ_UOPS_NOT_DELIVERED.CORE                                             (12.50%)
    87,541,085,027      BACLEARS.ANY                                                            (10.00%)
    61,612,134,938      BR_MISP_RETIRED.ALL_BRANCHES                                            (10.00%)
   450,944,313,831      CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE                                        (10.00%)
15,315,207,204,235      CPU_CLK_UNHALTED.THREAD                                                 (12.50%)
 5,431,755,523,152      IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE                                        (12.50%)
     1,643,532,109      MACHINE_CLEARS.COUNT                                                    (12.50%)
   450,943,397,140      CPU_CLK_UNHALTED.REF_XCLK        #      1.5 %  tma_ms_switches          (12.50%)
30,331,431,925,236      IDQ_UOPS_NOT_DELIVERED.CORE                                             (12.50%)
   450,857,856,447      CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE                                        (10.00%)
15,310,341,137,966      CPU_CLK_UNHALTED.THREAD                                                 (12.50%)
 5,430,302,678,311      IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE                                        (12.50%)
   114,473,549,145      IDQ.MS_SWITCHES                                                         (12.50%)
    16,389,197,293      ILD_STALL.LCP                    #      0.1 %  tma_lcp                  (12.50%)
   450,882,555,679      CPU_CLK_UNHALTED.REF_XCLK                                               (12.50%)
30,320,044,712,467      IDQ_UOPS_NOT_DELIVERED.CORE                                             (10.00%)
   450,724,038,353      CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE                                        (10.00%)
15,305,978,745,429      CPU_CLK_UNHALTED.THREAD                                                 (12.50%)
 5,429,564,291,960      IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE                                        (12.50%)
   450,870,780,422      CPU_CLK_UNHALTED.REF_XCLK        #     18.8 %  tma_icache_misses        (12.50%)
30,333,185,549,324      IDQ_UOPS_NOT_DELIVERED.CORE                                             (12.50%)
 2,874,239,998,214      ICACHE.IFDATA_STALL                                                     (12.50%)
   450,931,400,758      CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE                                        (10.00%)
15,313,801,475,311      CPU_CLK_UNHALTED.THREAD                                                 (12.50%)
 5,431,590,030,971      IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE                                        (12.50%)
   284,055,757,166      DSB2MITE_SWITCHES.PENALTY_CYCLES #      1.9 %  tma_dsb_switches         (12.50%)
   450,921,812,980      CPU_CLK_UNHALTED.REF_XCLK                                               (12.50%)
30,330,841,854,965      IDQ_UOPS_NOT_DELIVERED.CORE                                             (12.50%)
   450,845,931,611      CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE                                        (10.00%)
15,311,907,656,495      CPU_CLK_UNHALTED.THREAD                                                 (12.50%)
 5,430,637,872,765      IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE                                        (12.50%)

    4570.370877655 seconds time elapsed

    4489.572058000 seconds user
       3.485337000 seconds sys


