/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [27:0] _02_;
  wire [2:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [22:0] celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [14:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [39:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_57z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_70z;
  wire [8:0] celloutsig_0_71z;
  wire [11:0] celloutsig_0_77z;
  wire celloutsig_0_79z;
  wire celloutsig_0_80z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [26:0] _04_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 27'h0000000;
    else _04_ <= { in_data[41:25], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z };
  assign { _02_[27:10], _02_[8:0] } = _04_;
  assign celloutsig_0_50z = ~(1'h0 & celloutsig_0_31z);
  assign celloutsig_0_6z = ~(in_data[62] & in_data[39]);
  assign celloutsig_0_79z = ~(celloutsig_0_0z & celloutsig_0_71z[5]);
  assign celloutsig_0_80z = ~(celloutsig_0_70z[6] & celloutsig_0_77z[8]);
  assign celloutsig_0_23z = ~(celloutsig_0_6z & celloutsig_0_11z);
  assign celloutsig_0_10z = !(celloutsig_0_1z ? celloutsig_0_8z[5] : celloutsig_0_5z[2]);
  assign celloutsig_0_28z = !(celloutsig_0_26z ? celloutsig_0_19z : celloutsig_0_17z);
  assign celloutsig_1_1z = ~(in_data[123] | celloutsig_1_0z[0]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z[12] | celloutsig_1_3z);
  assign celloutsig_0_39z = ~celloutsig_0_1z;
  assign celloutsig_0_68z = ~celloutsig_0_41z[3];
  assign celloutsig_1_12z = ~celloutsig_1_11z;
  assign celloutsig_0_20z = ~celloutsig_0_16z;
  assign celloutsig_0_0z = ~((in_data[69] | in_data[33]) & (in_data[30] | in_data[33]));
  assign celloutsig_0_37z = ~((in_data[89] | celloutsig_0_0z) & (celloutsig_0_34z | celloutsig_0_13z));
  assign celloutsig_0_48z = ~((celloutsig_0_47z | celloutsig_0_24z[1]) & (celloutsig_0_29z[9] | 1'h0));
  assign celloutsig_0_17z = ~((celloutsig_0_5z[0] | celloutsig_0_8z[1]) & (1'h0 | celloutsig_0_13z));
  assign celloutsig_0_31z = celloutsig_0_6z ^ celloutsig_0_26z;
  assign celloutsig_0_60z = celloutsig_0_5z[2] ^ celloutsig_0_21z;
  assign celloutsig_1_3z = celloutsig_1_2z[13] ^ in_data[153];
  assign celloutsig_0_16z = in_data[89] ^ celloutsig_0_8z[6];
  assign celloutsig_0_45z = ~(celloutsig_0_29z[5] ^ celloutsig_0_15z);
  assign celloutsig_0_67z = ~(celloutsig_0_57z ^ celloutsig_0_28z);
  assign celloutsig_1_19z = ~(celloutsig_1_3z ^ celloutsig_1_9z);
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 3'h0;
    else _01_ <= { celloutsig_0_41z[2:1], celloutsig_0_45z };
  reg [2:0] _30_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _30_ <= 3'h0;
    else _30_ <= { celloutsig_1_2z[3:2], celloutsig_1_5z };
  assign { _03_[2:1], _00_ } = _30_;
  assign celloutsig_0_38z = _02_[6:0] <= { celloutsig_0_9z, celloutsig_0_1z, 1'h0, celloutsig_0_34z, celloutsig_0_25z, celloutsig_0_37z, celloutsig_0_23z };
  assign celloutsig_0_13z = { celloutsig_0_8z[1], celloutsig_0_11z, celloutsig_0_6z, 1'h0, in_data[89], celloutsig_0_12z, celloutsig_0_9z } <= celloutsig_0_8z;
  assign celloutsig_0_33z = celloutsig_0_1z & ~(celloutsig_0_28z);
  assign celloutsig_0_42z = celloutsig_0_22z & ~(celloutsig_0_15z);
  assign celloutsig_0_43z = celloutsig_0_17z & ~(celloutsig_0_37z);
  assign celloutsig_0_1z = in_data[37] & ~(in_data[37]);
  assign celloutsig_0_18z = celloutsig_0_11z & ~(celloutsig_0_12z);
  assign celloutsig_0_41z = { celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_39z, celloutsig_0_32z } % { 1'h1, celloutsig_0_23z, celloutsig_0_9z, in_data[89] };
  assign celloutsig_0_77z = { celloutsig_0_40z[7:4], celloutsig_0_45z, _01_, _01_, celloutsig_0_19z } % { 1'h1, in_data[47:44], celloutsig_0_36z[3:1], celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_50z, celloutsig_0_13z };
  assign celloutsig_1_5z = in_data[154:151] !== { celloutsig_1_0z[3:2], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_12z = { in_data[58:53], celloutsig_0_8z, 1'h0, celloutsig_0_0z } !== { celloutsig_0_5z[6:1], 1'h0, in_data[89], celloutsig_0_9z, 1'h0, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_6z, in_data[89], celloutsig_0_6z };
  assign celloutsig_1_9z = & celloutsig_1_2z[15:9];
  assign celloutsig_0_27z = & { _02_[7:5], in_data[89] };
  assign celloutsig_0_47z = | { _02_[10], _02_[8:3], celloutsig_0_34z, celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_57z = | { celloutsig_0_46z[39:13], celloutsig_0_31z, celloutsig_0_11z, celloutsig_0_53z, celloutsig_0_48z, celloutsig_0_41z, celloutsig_0_20z, celloutsig_0_31z, celloutsig_0_23z };
  assign celloutsig_0_65z = | { celloutsig_0_53z, celloutsig_0_27z, celloutsig_0_53z, celloutsig_0_15z, celloutsig_0_39z, celloutsig_0_60z, celloutsig_0_38z, celloutsig_0_18z, celloutsig_0_45z, celloutsig_0_48z };
  assign celloutsig_0_26z = | { in_data[89], in_data[89], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_32z = | { celloutsig_0_18z, in_data[89], in_data[64:56] };
  assign celloutsig_0_44z = | { celloutsig_0_37z, celloutsig_0_34z, celloutsig_0_31z, in_data[10:2] };
  assign celloutsig_0_22z = | { celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_25z = | { celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_46z = { 1'h0, celloutsig_0_36z[3:1], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_45z, celloutsig_0_42z, celloutsig_0_45z, in_data[89], celloutsig_0_12z, celloutsig_0_44z, celloutsig_0_22z, celloutsig_0_36z[3:1], celloutsig_0_0z, celloutsig_0_36z[3:1], celloutsig_0_0z, in_data[89], celloutsig_0_36z[3:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_33z, celloutsig_0_39z, celloutsig_0_41z, celloutsig_0_6z } >> { in_data[59:49], celloutsig_0_44z, 1'h0, celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_34z };
  assign celloutsig_0_5z = { in_data[95], 1'h0, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, in_data[89], 1'h0, celloutsig_0_0z } >> { in_data[58:54], celloutsig_0_0z, celloutsig_0_1z, 1'h0 };
  assign celloutsig_0_71z = { celloutsig_0_70z[6:1], celloutsig_0_67z, celloutsig_0_28z, 1'h0 } >> in_data[20:12];
  assign celloutsig_1_2z = in_data[170:155] >> { in_data[121:107], celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_8z[6:1], celloutsig_0_15z } >> celloutsig_0_5z[7:1];
  assign celloutsig_0_29z = { _02_[23:10], 1'h0, _02_[8:1] } >> { celloutsig_0_8z[6:3], celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_23z, 1'h0, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_22z, 1'h0, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_36z[3:1] = { in_data[89], celloutsig_0_18z, celloutsig_0_34z } - { celloutsig_0_19z, 1'h0, celloutsig_0_34z };
  assign celloutsig_0_40z = { celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_24z, 1'h0, celloutsig_0_10z, celloutsig_0_20z, 1'h0, celloutsig_0_12z } - { celloutsig_0_5z[5:3], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_11z, 1'h0, celloutsig_0_0z, celloutsig_0_37z, in_data[89], celloutsig_0_21z, celloutsig_0_17z, in_data[89] };
  assign celloutsig_0_70z = { 1'h0, in_data[89], celloutsig_0_68z, _01_, celloutsig_0_17z, celloutsig_0_65z, celloutsig_0_16z, celloutsig_0_53z } - { celloutsig_0_8z[5:1], 2'h0, _01_ };
  assign celloutsig_1_0z = in_data[191:188] - in_data[186:183];
  assign celloutsig_0_8z = { celloutsig_0_5z[6:2], celloutsig_0_1z, celloutsig_0_0z } - { celloutsig_0_5z[6:1], celloutsig_0_6z };
  assign celloutsig_0_34z = ~((in_data[89] & in_data[89]) | (celloutsig_0_21z & celloutsig_0_24z[2]));
  assign celloutsig_0_53z = ~((celloutsig_0_43z & celloutsig_0_36z[3]) | (celloutsig_0_42z & celloutsig_0_50z));
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_3z) | (_03_[1] & celloutsig_1_5z));
  assign celloutsig_1_10z = ~((_00_ & celloutsig_1_7z) | (celloutsig_1_1z & celloutsig_1_2z[1]));
  assign celloutsig_1_11z = ~((celloutsig_1_5z & celloutsig_1_0z[2]) | (celloutsig_1_10z & celloutsig_1_4z));
  assign celloutsig_1_18z = ~((celloutsig_1_7z & in_data[184]) | (celloutsig_1_9z & celloutsig_1_12z));
  assign celloutsig_0_11z = ~((celloutsig_0_1z & celloutsig_0_8z[1]) | (celloutsig_0_5z[6] & celloutsig_0_5z[0]));
  assign celloutsig_0_15z = ~((celloutsig_0_13z & celloutsig_0_9z) | (celloutsig_0_8z[4] & celloutsig_0_9z));
  assign celloutsig_0_19z = ~((in_data[89] & celloutsig_0_5z[3]) | (celloutsig_0_12z & celloutsig_0_9z));
  assign celloutsig_0_21z = ~((1'h0 & celloutsig_0_13z) | (celloutsig_0_12z & celloutsig_0_1z));
  assign celloutsig_0_9z = ~celloutsig_0_5z[3];
  assign _02_[9] = 1'h0;
  assign _03_[0] = _00_;
  assign celloutsig_0_36z[0] = celloutsig_0_0z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
