"""
Build file for Lyra SystemVerilog simulator.
"""

load("@rules_cc//cc:defs.bzl", "cc_binary", "cc_library")

cc_library(
    name = "core",
    srcs = glob(["src/**/*.cpp"]),
    hdrs = glob(["include/**/*.hpp"]),
    includes = ["include"],
    visibility = ["//visibility:public"],
    deps = [
        "@slang",
        "@spdlog",
    ],
)

cc_binary(
    name = "lyra",
    srcs = ["src/main/main.cpp"],
    includes = ["include"],
    deps = ["//:core"],
)
