Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 17 14:53:26 2024
| Host         : PC-626 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (622)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (74)
5. checking no_input_delay (9)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (622)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SW[6] (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (74)
-------------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.463        0.000                      0                   84        0.101        0.000                      0                   84        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.463        0.000                      0                   84        0.101        0.000                      0                   84        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.144ns (31.412%)  route 2.498ns (68.588%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.640     5.192    driver_seg/clk_en0/CLK
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  driver_seg/clk_en0/sig_count_reg[0]/Q
                         net (fo=2, routed)           0.677     6.387    driver_seg/clk_en0/sig_count_reg[0]
    SLICE_X3Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.511 f  driver_seg/clk_en0/sig_count[1]_i_5/O
                         net (fo=2, routed)           0.583     7.094    driver_seg/clk_en0/sig_count[1]_i_5_n_0
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.150     7.244 f  driver_seg/clk_en0/sig_count[0]_i_4/O
                         net (fo=1, routed)           0.577     7.821    driver_seg/clk_en0/sig_count[0]_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I3_O)        0.352     8.173 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.661     8.834    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y50          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.507    14.878    driver_seg/clk_en0/CLK
    SLICE_X2Y50          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[16]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X2Y50          FDRE (Setup_fdre_C_R)       -0.726    14.297    driver_seg/clk_en0/sig_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.144ns (31.412%)  route 2.498ns (68.588%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.640     5.192    driver_seg/clk_en0/CLK
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  driver_seg/clk_en0/sig_count_reg[0]/Q
                         net (fo=2, routed)           0.677     6.387    driver_seg/clk_en0/sig_count_reg[0]
    SLICE_X3Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.511 f  driver_seg/clk_en0/sig_count[1]_i_5/O
                         net (fo=2, routed)           0.583     7.094    driver_seg/clk_en0/sig_count[1]_i_5_n_0
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.150     7.244 f  driver_seg/clk_en0/sig_count[0]_i_4/O
                         net (fo=1, routed)           0.577     7.821    driver_seg/clk_en0/sig_count[0]_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I3_O)        0.352     8.173 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.661     8.834    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y50          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.507    14.878    driver_seg/clk_en0/CLK
    SLICE_X2Y50          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[17]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X2Y50          FDRE (Setup_fdre_C_R)       -0.726    14.297    driver_seg/clk_en0/sig_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.144ns (31.412%)  route 2.498ns (68.588%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.640     5.192    driver_seg/clk_en0/CLK
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  driver_seg/clk_en0/sig_count_reg[0]/Q
                         net (fo=2, routed)           0.677     6.387    driver_seg/clk_en0/sig_count_reg[0]
    SLICE_X3Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.511 f  driver_seg/clk_en0/sig_count[1]_i_5/O
                         net (fo=2, routed)           0.583     7.094    driver_seg/clk_en0/sig_count[1]_i_5_n_0
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.150     7.244 f  driver_seg/clk_en0/sig_count[0]_i_4/O
                         net (fo=1, routed)           0.577     7.821    driver_seg/clk_en0/sig_count[0]_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I3_O)        0.352     8.173 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.661     8.834    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y50          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.507    14.878    driver_seg/clk_en0/CLK
    SLICE_X2Y50          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[18]/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X2Y50          FDRE (Setup_fdre_C_R)       -0.726    14.297    driver_seg/clk_en0/sig_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 1.144ns (31.440%)  route 2.495ns (68.560%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.640     5.192    driver_seg/clk_en0/CLK
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  driver_seg/clk_en0/sig_count_reg[0]/Q
                         net (fo=2, routed)           0.677     6.387    driver_seg/clk_en0/sig_count_reg[0]
    SLICE_X3Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.511 f  driver_seg/clk_en0/sig_count[1]_i_5/O
                         net (fo=2, routed)           0.583     7.094    driver_seg/clk_en0/sig_count[1]_i_5_n_0
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.150     7.244 f  driver_seg/clk_en0/sig_count[0]_i_4/O
                         net (fo=1, routed)           0.577     7.821    driver_seg/clk_en0/sig_count[0]_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I3_O)        0.352     8.173 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.657     8.830    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.523    14.895    driver_seg/clk_en0/CLK
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[10]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.726    14.406    driver_seg/clk_en0/sig_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 1.144ns (31.440%)  route 2.495ns (68.560%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.640     5.192    driver_seg/clk_en0/CLK
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  driver_seg/clk_en0/sig_count_reg[0]/Q
                         net (fo=2, routed)           0.677     6.387    driver_seg/clk_en0/sig_count_reg[0]
    SLICE_X3Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.511 f  driver_seg/clk_en0/sig_count[1]_i_5/O
                         net (fo=2, routed)           0.583     7.094    driver_seg/clk_en0/sig_count[1]_i_5_n_0
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.150     7.244 f  driver_seg/clk_en0/sig_count[0]_i_4/O
                         net (fo=1, routed)           0.577     7.821    driver_seg/clk_en0/sig_count[0]_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I3_O)        0.352     8.173 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.657     8.830    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.523    14.895    driver_seg/clk_en0/CLK
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[11]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.726    14.406    driver_seg/clk_en0/sig_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 1.144ns (31.440%)  route 2.495ns (68.560%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.640     5.192    driver_seg/clk_en0/CLK
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  driver_seg/clk_en0/sig_count_reg[0]/Q
                         net (fo=2, routed)           0.677     6.387    driver_seg/clk_en0/sig_count_reg[0]
    SLICE_X3Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.511 f  driver_seg/clk_en0/sig_count[1]_i_5/O
                         net (fo=2, routed)           0.583     7.094    driver_seg/clk_en0/sig_count[1]_i_5_n_0
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.150     7.244 f  driver_seg/clk_en0/sig_count[0]_i_4/O
                         net (fo=1, routed)           0.577     7.821    driver_seg/clk_en0/sig_count[0]_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I3_O)        0.352     8.173 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.657     8.830    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.523    14.895    driver_seg/clk_en0/CLK
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[8]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.726    14.406    driver_seg/clk_en0/sig_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 1.144ns (31.440%)  route 2.495ns (68.560%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.640     5.192    driver_seg/clk_en0/CLK
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  driver_seg/clk_en0/sig_count_reg[0]/Q
                         net (fo=2, routed)           0.677     6.387    driver_seg/clk_en0/sig_count_reg[0]
    SLICE_X3Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.511 f  driver_seg/clk_en0/sig_count[1]_i_5/O
                         net (fo=2, routed)           0.583     7.094    driver_seg/clk_en0/sig_count[1]_i_5_n_0
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.150     7.244 f  driver_seg/clk_en0/sig_count[0]_i_4/O
                         net (fo=1, routed)           0.577     7.821    driver_seg/clk_en0/sig_count[0]_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I3_O)        0.352     8.173 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.657     8.830    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.523    14.895    driver_seg/clk_en0/CLK
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[9]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.726    14.406    driver_seg/clk_en0/sig_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.144ns (32.322%)  route 2.395ns (67.678%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.640     5.192    driver_seg/clk_en0/CLK
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  driver_seg/clk_en0/sig_count_reg[0]/Q
                         net (fo=2, routed)           0.677     6.387    driver_seg/clk_en0/sig_count_reg[0]
    SLICE_X3Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.511 f  driver_seg/clk_en0/sig_count[1]_i_5/O
                         net (fo=2, routed)           0.583     7.094    driver_seg/clk_en0/sig_count[1]_i_5_n_0
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.150     7.244 f  driver_seg/clk_en0/sig_count[0]_i_4/O
                         net (fo=1, routed)           0.577     7.821    driver_seg/clk_en0/sig_count[0]_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I3_O)        0.352     8.173 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.558     8.731    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.522    14.894    driver_seg/clk_en0/CLK
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[0]/C
                         clock pessimism              0.298    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y46          FDRE (Setup_fdre_C_R)       -0.726    14.430    driver_seg/clk_en0/sig_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.144ns (32.322%)  route 2.395ns (67.678%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.640     5.192    driver_seg/clk_en0/CLK
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  driver_seg/clk_en0/sig_count_reg[0]/Q
                         net (fo=2, routed)           0.677     6.387    driver_seg/clk_en0/sig_count_reg[0]
    SLICE_X3Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.511 f  driver_seg/clk_en0/sig_count[1]_i_5/O
                         net (fo=2, routed)           0.583     7.094    driver_seg/clk_en0/sig_count[1]_i_5_n_0
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.150     7.244 f  driver_seg/clk_en0/sig_count[0]_i_4/O
                         net (fo=1, routed)           0.577     7.821    driver_seg/clk_en0/sig_count[0]_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I3_O)        0.352     8.173 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.558     8.731    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.522    14.894    driver_seg/clk_en0/CLK
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[1]/C
                         clock pessimism              0.298    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y46          FDRE (Setup_fdre_C_R)       -0.726    14.430    driver_seg/clk_en0/sig_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.144ns (32.322%)  route 2.395ns (67.678%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.640     5.192    driver_seg/clk_en0/CLK
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  driver_seg/clk_en0/sig_count_reg[0]/Q
                         net (fo=2, routed)           0.677     6.387    driver_seg/clk_en0/sig_count_reg[0]
    SLICE_X3Y46          LUT4 (Prop_lut4_I1_O)        0.124     6.511 f  driver_seg/clk_en0/sig_count[1]_i_5/O
                         net (fo=2, routed)           0.583     7.094    driver_seg/clk_en0/sig_count[1]_i_5_n_0
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.150     7.244 f  driver_seg/clk_en0/sig_count[0]_i_4/O
                         net (fo=1, routed)           0.577     7.821    driver_seg/clk_en0/sig_count[0]_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I3_O)        0.352     8.173 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.558     8.731    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.522    14.894    driver_seg/clk_en0/CLK
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[2]/C
                         clock pessimism              0.298    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y46          FDRE (Setup_fdre_C_R)       -0.726    14.430    driver_seg/clk_en0/sig_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  5.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.511    driver_seg/clk_en0/CLK
    SLICE_X2Y49          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  driver_seg/clk_en0/sig_count_reg[14]/Q
                         net (fo=2, routed)           0.126     1.801    driver_seg/clk_en0/sig_count_reg[14]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  driver_seg/clk_en0/sig_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    driver_seg/clk_en0/sig_count_reg[12]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.011 r  driver_seg/clk_en0/sig_count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.011    driver_seg/clk_en0/sig_count_reg[16]_i_1__0_n_7
    SLICE_X2Y50          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     2.021    driver_seg/clk_en0/CLK
    SLICE_X2Y50          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[16]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.910    driver_seg/clk_en0/sig_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.511    driver_seg/clk_en0/CLK
    SLICE_X2Y49          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  driver_seg/clk_en0/sig_count_reg[14]/Q
                         net (fo=2, routed)           0.126     1.801    driver_seg/clk_en0/sig_count_reg[14]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  driver_seg/clk_en0/sig_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    driver_seg/clk_en0/sig_count_reg[12]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.024 r  driver_seg/clk_en0/sig_count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.024    driver_seg/clk_en0/sig_count_reg[16]_i_1__0_n_5
    SLICE_X2Y50          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     2.021    driver_seg/clk_en0/CLK
    SLICE_X2Y50          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[18]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.910    driver_seg/clk_en0/sig_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.511    driver_seg/clk_en0/CLK
    SLICE_X2Y49          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  driver_seg/clk_en0/sig_count_reg[14]/Q
                         net (fo=2, routed)           0.126     1.801    driver_seg/clk_en0/sig_count_reg[14]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  driver_seg/clk_en0/sig_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    driver_seg/clk_en0/sig_count_reg[12]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.047 r  driver_seg/clk_en0/sig_count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.047    driver_seg/clk_en0/sig_count_reg[16]_i_1__0_n_6
    SLICE_X2Y50          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.863     2.021    driver_seg/clk_en0/CLK
    SLICE_X2Y50          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[17]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.910    driver_seg/clk_en0/sig_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 driver_seg/bin_cnt0/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/dig_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.756%)  route 0.176ns (48.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.511    driver_seg/bin_cnt0/CLK
    SLICE_X1Y48          FDRE                                         r  driver_seg/bin_cnt0/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.652 f  driver_seg/bin_cnt0/sig_count_reg[0]/Q
                         net (fo=10, routed)          0.176     1.829    driver_seg/bin_cnt0/sig_cnt_2bit[0]
    SLICE_X0Y49          LUT2 (Prop_lut2_I1_O)        0.048     1.877 r  driver_seg/bin_cnt0/dig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.877    driver_seg/bin_cnt0_n_2
    SLICE_X0Y49          FDSE                                         r  driver_seg/dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.027    driver_seg/CLK
    SLICE_X0Y49          FDSE                                         r  driver_seg/dig_reg[1]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X0Y49          FDSE (Hold_fdse_C_D)         0.107     1.634    driver_seg/dig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 driver_seg/bin_cnt0/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/dig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.357%)  route 0.176ns (48.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.511    driver_seg/bin_cnt0/CLK
    SLICE_X1Y48          FDRE                                         r  driver_seg/bin_cnt0/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_seg/bin_cnt0/sig_count_reg[0]/Q
                         net (fo=10, routed)          0.176     1.829    driver_seg/bin_cnt0/sig_cnt_2bit[0]
    SLICE_X0Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.874 r  driver_seg/bin_cnt0/dig[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    driver_seg/bin_cnt0_n_3
    SLICE_X0Y49          FDRE                                         r  driver_seg/dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.027    driver_seg/CLK
    SLICE_X0Y49          FDRE                                         r  driver_seg/dig_reg[0]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.091     1.618    driver_seg/dig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 driver_seg/bin_cnt0/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/bin_cnt0/sig_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.511    driver_seg/bin_cnt0/CLK
    SLICE_X1Y48          FDRE                                         r  driver_seg/bin_cnt0/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver_seg/bin_cnt0/sig_count_reg[0]/Q
                         net (fo=10, routed)          0.180     1.833    driver_seg/bin_cnt0/sig_cnt_2bit[0]
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.042     1.875 r  driver_seg/bin_cnt0/sig_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    driver_seg/bin_cnt0/sig_count[1]_i_1_n_0
    SLICE_X1Y48          FDRE                                         r  driver_seg/bin_cnt0/sig_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.027    driver_seg/bin_cnt0/CLK
    SLICE_X1Y48          FDRE                                         r  driver_seg/bin_cnt0/sig_count_reg[1]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.107     1.618    driver_seg/bin_cnt0/sig_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg/sig_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/sig_hex_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.597     1.510    driver_seg/CLK
    SLICE_X1Y44          FDRE                                         r  driver_seg/sig_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  driver_seg/sig_hex_reg[1]/Q
                         net (fo=8, routed)           0.168     1.820    driver_seg/sel0[1]
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  driver_seg/sig_hex[1]_i_1/O
                         net (fo=1, routed)           0.000     1.865    driver_seg/sig_hex[1]_i_1_n_0
    SLICE_X1Y44          FDRE                                         r  driver_seg/sig_hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.868     2.026    driver_seg/CLK
    SLICE_X1Y44          FDRE                                         r  driver_seg/sig_hex_reg[1]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.091     1.601    driver_seg/sig_hex_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.597     1.510    driver_seg/clk_en0/CLK
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  driver_seg/clk_en0/sig_count_reg[2]/Q
                         net (fo=2, routed)           0.125     1.800    driver_seg/clk_en0/sig_count_reg[2]
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  driver_seg/clk_en0/sig_count_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.910    driver_seg/clk_en0/sig_count_reg[0]_i_2__0_n_5
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.868     2.026    driver_seg/clk_en0/CLK
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[2]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.134     1.644    driver_seg/clk_en0/sig_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pwm_clocks/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_clocks/sig_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.565     1.478    pwm_clocks/CLK
    SLICE_X34Y48         FDRE                                         r  pwm_clocks/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  pwm_clocks/sig_count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.768    pwm_clocks/sig_count_reg[14]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  pwm_clocks/sig_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    pwm_clocks/sig_count_reg[12]_i_1_n_5
    SLICE_X34Y48         FDRE                                         r  pwm_clocks/sig_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.834     1.992    pwm_clocks/CLK
    SLICE_X34Y48         FDRE                                         r  pwm_clocks/sig_count_reg[14]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.612    pwm_clocks/sig_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.511    driver_seg/clk_en0/CLK
    SLICE_X2Y49          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  driver_seg/clk_en0/sig_count_reg[14]/Q
                         net (fo=2, routed)           0.126     1.801    driver_seg/clk_en0/sig_count_reg[14]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  driver_seg/clk_en0/sig_count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.911    driver_seg/clk_en0/sig_count_reg[12]_i_1__0_n_5
    SLICE_X2Y49          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.027    driver_seg/clk_en0/CLK
    SLICE_X2Y49          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.134     1.645    driver_seg/clk_en0/sig_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y46     driver_seg/clk_en0/sig_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48     driver_seg/clk_en0/sig_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48     driver_seg/clk_en0/sig_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y49     driver_seg/clk_en0/sig_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y49     driver_seg/clk_en0/sig_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y49     driver_seg/clk_en0/sig_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y49     driver_seg/clk_en0/sig_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y50     driver_seg/clk_en0/sig_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y50     driver_seg/clk_en0/sig_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y46     driver_seg/clk_en0/sig_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48     driver_seg/clk_en0/sig_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48     driver_seg/clk_en0/sig_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49     driver_seg/clk_en0/sig_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49     driver_seg/clk_en0/sig_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49     driver_seg/clk_en0/sig_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49     driver_seg/clk_en0/sig_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y46     driver_seg/clk_en0/sig_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y46     driver_seg/clk_en0/sig_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y46     driver_seg/clk_en0/sig_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y46     driver_seg/clk_en0/sig_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50     driver_seg/clk_en0/sig_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50     driver_seg/clk_en0/sig_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50     driver_seg/clk_en0/sig_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y46     driver_seg/clk_en0/sig_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y46     driver_seg/clk_en0/sig_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y46     driver_seg/clk_en0/sig_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44     driver_seg/sig_hex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44     driver_seg/sig_hex_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     driver_seg/sig_hex_reg[2]/C



