<!doctype html>
<!--
  Material Design Lite
  Copyright 2015 Google Inc. All rights reserved.

  Licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at

    https://www.apache.org/licenses/LICENSE-2.0

  Unless required by applicable law or agreed to in writing, software
  distributed under the License is distributed on an "AS IS" BASIS,
  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  See the License for the specific language governing permissions and
  limitations under the License
-->
<html lang="ja">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0, minimum-scale=1.0">
    <meta name="description" content="KeitetsuWorks - VHDL記述例 - UARTによるシリアル通信">
    <title>KeitetsuWorks - VHDL記述例 - UARTによるシリアル通信</title>

    <link rel="shortcut icon" href="img/favicon.ico">

    <link rel="stylesheet" href="https://fonts.googleapis.com/icon?family=Material+Icons">
    <link rel="stylesheet" href="css/material.min.css">
    <link rel="stylesheet" href="css/styles.css">

    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/lightbox2/2.11.3/css/lightbox.css">

    <link rel="stylesheet" href="css/monokai.css">

    <script src="js/common.js"></script>

    <!-- Global site tag (gtag.js) - Google Analytics -->
    <script async src="https://www.googletagmanager.com/gtag/js?id=G-PSLDBJZ3HB"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());

      gtag('config', 'G-PSLDBJZ3HB');
    </script>
    <script data-ad-client="ca-pub-8284710410017563" async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
  </head>
  <body class="mdl-keitetsu mdl-color--grey-100 mdl-color-text--grey-700">
    <div class="mdl-layout mdl-js-layout">
      <header class="mdl-layout__header mdl-layout__header--waterfall">
        <!-- Top row, always visible -->
        <div class="mdl-layout__header-row">
          <!-- Title -->
          <span class="mdl-layout-title">KeitetsuWorks</span>
        </div>

        <!-- Tabs -->
        <div class="mdl-layout__tab-bar mdl-js-ripple-effect">
          <a class="mdl-layout__tab" href="index.html">トップページ</a>
          <a class="mdl-layout__tab" href="https://keitetsu.blogspot.com/" target="_blank">BLOG</a>
          <a class="mdl-layout__tab" href="mokei.html">鉄道模型</a>
          <a class="mdl-layout__tab is-active" href="circuit.html">電子工作</a>
          <a class="mdl-layout__tab" href="notebook.html">雑記</a>
        </div>
      </header>
      <div class="mdl-layout__drawer">
        <span class="mdl-layout-title">KeitetsuWorks</span>
        <nav class="mdl-navigation">
          <a class="mdl-navigation__link" href="index.html">トップページ</a>
          <a class="mdl-navigation__link" href="https://keitetsu.blogspot.com/" target="_blank">BLOG</a>
          <a class="mdl-navigation__link" href="mokei.html">鉄道模型</a>
          <a class="mdl-navigation__link is-active" href="circuit.html">電子工作</a>
          <a class="mdl-navigation__link" href="notebook.html">雑記</a>
        </nav>
      </div>
      <main class="mdl-layout__content">
        <div class="contents mdl-grid mdl-grid--no-spacing">
          <div class="mdl-cell mdl-cell--10-col-desktop mdl-cell--6-col-tablet mdl-cell--4-col-phone">
            <div class="mdl-grid">
              <section class="mdl-cell mdl-cell--12-col mdl-shadow--4dp article">
                <h3>VHDL記述例 - UARTによるシリアル通信</h3>
                <h4>はじめに</h4>
                <p>
                  本ページでは，調歩同期方式シリアル通信を行うためのUART (Universal Asynchronous Receiver Transmitter)のVHDL記述例を紹介します．
                  UARTをFPGAに実装することにより，D-sub9ピンのシリアルケーブルやUSB-シリアル変換モジュールを経由して，PCとFPGAなどの間でRS-232C準拠のシリアル通信が実現できます．
                </p>
                <p>
                  下記の環境で動作を確認しておりますが，動作を保証するものではありません．
                  ソースコードは自己責任の上でご利用ください．
                </p>
                <div class="table-wrap">
                  <table class="mdl-data-table mdl-js-data-table">
                    <tr>
                      <th class="mdl-data-table__cell--non-numeric">OS</th>
                      <td class="mdl-data-table__cell--non-numeric">Microsoft Windows 7 Professional x64 Service Pack 1</td>
                    </tr>
                    <tr>
                      <th class="mdl-data-table__cell--non-numeric">Quartus II</th>
                      <td class="mdl-data-table__cell--non-numeric">Altera Quartus II 12.0sp2 Web Edition</td>
                    </tr>
                    <tr>
                      <th class="mdl-data-table__cell--non-numeric">ModelSim</th>
                      <td class="mdl-data-table__cell--non-numeric">Mentor Graphics ModelSim-Altera Starter Edition v10.0d Service Pack</td>
                    </tr>
                    <tr>
                      <th class="mdl-data-table__cell--non-numeric">FPGA Board</th>
                      <td class="mdl-data-table__cell--non-numeric">Terasic DE0 (Altera Cyclone III EP3C16F484C6N)</td>
                    </tr>
                  </table>
                </div>

                <h4>調歩同期方式シリアル通信とUART（準備中）</h4>
                <p>
                  調歩同期方式シリアル通信とUARTについて簡単に解説する予定です．
                </p>

                <h4>VHDL記述例</h4>
                <h5>はじめに</h5>
                <p>
                  今回紹介するUARTのVHDL記述例（以降では，UARTモジュールと呼びます）は，下図に示すような構成になっています．
                  最上位モジュール「UART」は，その下にクロック生成モジュール「clk_generator」，
                  シリアル送信モジュール「tx」およびシリアル受信モジュール「rx」を内包しています．
                  UARTモジュールは，これら下位モジュールの入出力信号を結線しています．
                </p>
                <a href="img/fpga_uart_vhd/img01.png" data-lightbox="uart" data-title="UARTモジュール">
                  <img src="img/fpga_uart_vhd/img01.png" alt="UARTモジュール" />
                </a>
                <p>
                  下表に各外部入出力信号の名称と機能をまとめました．入力クロックの周波数は50MHzです．
                </p>
                <div class="table-wrap">
                  <table class="mdl-data-table mdl-js-data-table">
                    <thead>
                      <tr>
                        <th class="mdl-data-table__cell--non-numeric">Node Name</th>
                        <th class="mdl-data-table__cell--non-numeric">Direction</th>
                        <th class="mdl-data-table__cell--non-numeric">Description</th>
                      </tr>
                    </thead>
                    <tbody>
                      <tr>
                        <td class="mdl-data-table__cell--non-numeric">CLK</td>
                        <td class="mdl-data-table__cell--non-numeric">Input</td>
                        <td class="mdl-data-table__cell--non-numeric">クロック入力．周波数は50MHzを想定</td>
                      </tr>
                      <tr>
                        <td class="mdl-data-table__cell--non-numeric">RST</td>
                        <td class="mdl-data-table__cell--non-numeric">Input</td>
                        <td class="mdl-data-table__cell--non-numeric">リセット動作: 1，通常動作: 0</td>
                      </tr>
                      <tr>
                        <td class="mdl-data-table__cell--non-numeric">TXD</td>
                        <td class="mdl-data-table__cell--non-numeric">Output</td>
                        <td class="mdl-data-table__cell--non-numeric">シリアル通信（送信）</td>
                      </tr>
                      <tr>
                        <td class="mdl-data-table__cell--non-numeric">RXD</td>
                        <td class="mdl-data-table__cell--non-numeric">Input</td>
                        <td class="mdl-data-table__cell--non-numeric">シリアル通信（受信）</td>
                      </tr>
                      <tr>
                        <td class="mdl-data-table__cell--non-numeric">DIN</td>
                        <td class="mdl-data-table__cell--non-numeric">Input</td>
                        <td class="mdl-data-table__cell--non-numeric">送信データ入力</td>
                      </tr>
                      <tr>
                        <td class="mdl-data-table__cell--non-numeric">DOUT</td>
                        <td class="mdl-data-table__cell--non-numeric">Output</td>
                        <td class="mdl-data-table__cell--non-numeric">受信データ出力</td>
                      </tr>
                      <tr>
                        <td class="mdl-data-table__cell--non-numeric">EN_TX</td>
                        <td class="mdl-data-table__cell--non-numeric">Input</td>
                        <td class="mdl-data-table__cell--non-numeric">送信有効: 1，送信無効: 0</td>
                      </tr>
                      <tr>
                        <td class="mdl-data-table__cell--non-numeric">EN_RX</td>
                        <td class="mdl-data-table__cell--non-numeric">Input</td>
                        <td class="mdl-data-table__cell--non-numeric">受信有効: 1，受信無効: 0</td>
                      </tr>
                      <tr>
                        <td class="mdl-data-table__cell--non-numeric">STBY_TX</td>
                        <td class="mdl-data-table__cell--non-numeric">Output</td>
                        <td class="mdl-data-table__cell--non-numeric">待機中（初期状態）: 1，送信中: 0</td>
                      </tr>
                      <tr>
                        <td class="mdl-data-table__cell--non-numeric">STBY_RX</td>
                        <td class="mdl-data-table__cell--non-numeric">Output</td>
                        <td class="mdl-data-table__cell--non-numeric">待機中（初期状態）: 1，受信中または受信待機中: 0</td>
                      </tr>
                    </tbody>
                  </table>
                </div>
                <p>
                  下表に通信仕様をまとめました．
                </p>
                <div class="table-wrap">
                  <table class="mdl-data-table mdl-js-data-table">
                    <tr>
                      <th class="mdl-data-table__cell--non-numeric">ビットレート</th>
                      <td class="mdl-data-table__cell--non-numeric">115200bps</td>
                    </tr>
                    <tr>
                      <th class="mdl-data-table__cell--non-numeric">データビット</th>
                      <td class="mdl-data-table__cell--non-numeric">8bit</td>
                    </tr>
                    <tr>
                      <th class="mdl-data-table__cell--non-numeric">パリティビット</th>
                      <td class="mdl-data-table__cell--non-numeric">なし</td>
                    </tr>
                    <tr>
                      <th class="mdl-data-table__cell--non-numeric">ストップビット</th>
                      <td class="mdl-data-table__cell--non-numeric">1bit</td>
                    </tr>
                    <tr>
                      <th class="mdl-data-table__cell--non-numeric">フロー制御</th>
                      <td class="mdl-data-table__cell--non-numeric">なし</td>
                    </tr>
                  </table>
                </div>

                <h5>最上位モジュール「UART」（UART.vhd）</h5>
                <p>
                  最上位モジュール「UART」は，その下にクロック生成モジュール「clk_generator」，
                  シリアル送信モジュール「tx」およびシリアル受信モジュール「rx」を内包しています．
                  UARTモジュールは，これら下位モジュールの入出力信号を結線しています．
                </p>
<pre><code class="language-vhdl">
--------------------------------------------------------------------------------
-- UART Interface Unit
--  Start-stop synchronous communication (RS-232C)
--  115200bps, 8bit, no-parity, 1stop-bit
--------------------------------------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;


-- top module
entity UART is port(
  CLK: in std_logic;
  RST: in std_logic;
  TXD: out std_logic;
  RXD: in std_logic;
  DIN: in std_logic_vector(7 downto 0);
  DOUT: out std_logic_vector(7 downto 0);
  EN_TX: in std_logic;
  EN_RX: in std_logic;
  STBY_TX: out std_logic;
  STBY_RX: out std_logic);
end UART;

architecture rtl of UART is
  signal CLK_TX: std_logic;
  signal CLK_RX: std_logic;
  
  component clk_generator port(
    clk: in std_logic;
    rst: in std_logic;
    clk_tx: out std_logic;
    clk_rx: out std_logic);
  end component;
  
  component tx port(
    clk: in std_logic;
    rst: in std_logic;
    clk_tx: in std_logic;
    txd: out std_logic;
    din: in std_logic_vector(7 downto 0);
    en: in std_logic;
    stby: out std_logic);
  end component;
  
  component rx port(
    clk: in std_logic;
    rst: in std_logic;
    clk_rx: in std_logic;
    rxd: in std_logic;
    dout: out std_logic_vector(7 downto 0);
    en: in std_logic;
    stby: out std_logic);
  end component;
  
  begin
    uclk_generator: clk_generator port map(
      clk => CLK,
      rst => RST,
      clk_tx => clk_tx,
      clk_rx => clk_rx);
    
    utx: tx port map(
      clk => CLK,
      rst => RST,
      clk_tx => clk_tx,
      txd => TXD,
      din => DIN,
      en => EN_TX,
      stby => STBY_TX);
    
    urx: rx port map(
      clk => CLK,
      rst => RST,
      clk_rx => clk_rx,
      rxd => RXD,
      dout => DOUT,
      en => EN_RX,
      stby=> STBY_RX);

end rtl;
</code></pre>

                <h5>クロック生成モジュール「clk_generator」（clk_generator.vhd）</h5>
                <p>
                  クロック生成モジュール「clk_generator」は，シリアル通信に必要なクロックを生成し，シリアル送信モジュールおよびシリアル受信モジュールに供給します．
                </p>
<pre><code class="language-vhdl">
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;


-- clock generator module
entity clk_generator is port(
  clk: in std_logic;
  rst: in std_logic;
  clk_tx: out std_logic;
  clk_rx: out std_logic);
end clk_generator;

architecture rtl of clk_generator is
  -- (1 / 115200bps) / (1 / 50MHz) = 434
  signal cnt_tx: integer range 0 to 433;
  -- (1 / 115200bps) / (1 / 50MHz) / 16 = 27
  signal cnt_rx: integer range 0 to 26;
  
  begin
    clk_tx <= '1' when(cnt_tx = 433) else '0';
    process(clk, rst) begin
      if(rst = '1') then
        cnt_tx <= 0;
      elsif(clk'event and clk = '1') then
        if(cnt_tx = 433) then
          cnt_tx <= 0;
        else
          cnt_tx <= cnt_tx + 1;
        end if;
      end if;
    end process;
    
    clk_rx <= '1' when(cnt_rx = 26) else '0';
    process(clk, rst) begin
      if(rst = '1') then
        cnt_rx <= 0;
      elsif(clk'event and clk = '1') then
        if(cnt_rx = 26) then
          cnt_rx<= 0;
        else
          cnt_rx <= cnt_rx + 1;
        end if; 
      end if;
    end process;

end rtl;
</code></pre>

                <h5>シリアル送信モジュール「tx」（tx.vhd）</h5>
                <p>
                  シリアル送信モジュール「tx」は，シリアル通信における送信機能を提供します．
                </p>
<pre><code class="language-vhdl">
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;


-- transmitter module
entity tx is port(
  clk: in std_logic;
  rst: in std_logic;
  clk_tx: in std_logic;
  txd: out std_logic;
  din: in std_logic_vector(7 downto 0);
  en: in std_logic;
  stby: out std_logic);
end tx;

architecture rtl of tx is
  signal en_tmp: std_logic;
  signal cnt_bit: integer range 0 to 9;
  signal buf: std_logic_vector(7 downto 0); 
  
  begin
    process(clk, rst) begin
      if(rst = '1') then
        txd <= '1';
        en_tmp <= '0';
        stby <= '1';
        cnt_bit <=  0;
        buf <= (others => '0');
      elsif(clk'event and clk = '1') then
        if(en = '1') then
          en_tmp <= '1';
          stby <= '0';
          buf <= din;
        elsif(clk_tx = '1' and en_tmp = '1') then
          case cnt_bit is
            when 0 => 
              txd <= '0';
              cnt_bit <= cnt_bit + 1;
            when 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 => 
              txd <= buf(0);
              buf <= '1' & buf(7 downto 1);
              cnt_bit <= cnt_bit + 1;
            when others => 
              txd <= '1';
              en_tmp <= '0';
              stby <= '1';
              cnt_bit <= 0;
          end case;
        end if;
      end if;
    end process;

end rtl;
</code></pre>

                <h5>シリアル受信モジュール「rx」（rx.vhd）</h5>
                <p>
                  シリアル受信モジュール「rx」は，シリアル通信における受信機能を提供します．
                </p>
<pre><code class="language-vhdl">
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;


-- receiver module
entity rx is port(
  clk: in std_logic;
  rst: in std_logic;
  clk_rx: in std_logic;
  rxd: in std_logic;
  dout: out std_logic_vector(7 downto 0);
  en: in std_logic;
  stby: out std_logic);
end rx;

architecture rtl of rx is
  type state_type is (idle, detect, proc, stopbit);
  signal state: state_type;
  signal dout_reg: std_logic_vector(7 downto 0);
  signal en_tmp: std_logic;
  signal cnt_bitnum: integer range 0 to 7;
  signal cnt_bitwidth: integer range 0 to 15;
  signal buf: std_logic; 
  
  begin
    dout <= dout_reg;
    
    process(clk, rst) begin
      if(rst ='1') then
        buf <= '0';
      elsif(clk'event and clk = '1') then
        buf <= rxd;
      end if;
    end process;
    
    process(clk, rst) begin
      if(rst ='1') then
        en_tmp <= '0';
        stby <= '1';
        dout_reg <= (others => '0');
        cnt_bitnum <= 0;
        cnt_bitwidth <= 0;
        state <= idle;
      elsif(clk'event and clk = '1') then
        if(en = '1') then
          en_tmp <= '1';
          stby <= '0';
        end if;
        if(en_tmp = '1') then
          case state is
            when idle => 
              if(buf = '0') then
                cnt_bitnum <= 0;
                cnt_bitwidth <= 0;
                state <= detect;
              else
                state <= state;
              end if;
            when detect =>
              if(clk_rx = '1') then
                if(cnt_bitwidth = 7) then
                  cnt_bitwidth <= 0;
                  state <= proc;
                else
                  cnt_bitwidth <= cnt_bitwidth + 1;
                  state <= state;
                end if;
              else
                state <= state;
              end if;
            when proc =>
              if(clk_rx = '1') then
                if(cnt_bitwidth = 15) then
                  if(cnt_bitnum = 7) then
                    cnt_bitnum <= 0;
                    state <= stopbit;
                  else
                    cnt_bitnum <= cnt_bitnum + 1;
                    state <= state;
                  end if;
                  dout_reg <= rxd & dout_reg(7 downto 1);
                  cnt_bitwidth <= 0;
                else
                  cnt_bitwidth <= cnt_bitwidth + 1;
                  state <= state;
                end if;
              else
                state <= state;
              end if;
            when stopbit =>
              if(clk_rx = '1') then
                if(cnt_bitwidth = 15) then
                  en_tmp <= en;
                  state <= idle;
                else
                  cnt_bitwidth <= cnt_bitwidth + 1;
                  state <= state;
                end if;
              else
                state <= state;
              end if;
            when others =>
              en_tmp <= '0';
              state <= idle;
          end case;
        elsif(en = '0' and en_tmp = '0') then
          stby <= '1';
        end if;
      end if;
    end process;
  
end rtl;
</code></pre>

                <h4>テストベンチとRTLシミュレーション</h4>
                <h5>テストベンチ記述例</h5>
                <p>
                  以下は，UARTモジュール用のテストベンチ記述例（tb_UART.vhd）です．
                  テストベンチ記述，Quartus IIおよびModelSimを用いたRTLシミュレーションの方法については，<a href="fpga_tutorial_adder_sim.html">加算器のRTLシミュレーション</a>が参考になると思います．
                </p>
<pre><code class="language-vhdl">
library IEEE;
use IEEE.std_logic_1164.all;


entity tb_UART is
end tb_UART;

architecture rtl of tb_UART is
  signal CLK: std_logic;
  signal RST: std_logic;
  signal TXD: std_logic;
  signal RXD: std_logic;
  signal DIN: std_logic_vector(7 downto 0);
  signal DOUT: std_logic_vector(7 downto 0);
  signal EN_TX: std_logic;
  signal EN_RX: std_logic;
  signal STBY_TX: std_logic;
  signal STBY_RX: std_logic;
  
  -- global clock period
  constant CP: time := 20 ns;
  -- bit rate (1 / 115200bps)
  constant BR: time := 8680 ns;
  
  component UART port(
    CLK: in std_logic;
    RST: in std_logic;
    TXD: out std_logic;
    RXD: in std_logic;
    DIN: in std_logic_vector(7 downto 0);
    DOUT: out std_logic_vector(7 downto 0);
    EN_TX: in std_logic;
    EN_RX: in std_logic;
    STBY_TX: out std_logic;
    STBY_RX: out std_logic);
  end component;
  
  begin
    uUART: UART port map(
      CLK => CLK,
      RST => RST,
      TXD => TXD,
      RXD => RXD,
      DIN => DIN,
      DOUT => DOUT,
      EN_TX => EN_TX,
      EN_RX => EN_RX,
      STBY_TX => STBY_TX,
      STBY_RX => STBY_RX);
  
  -- clock signal
  process begin
    CLK <= '0';
    wait for CP / 2;
    CLK <= '1';
    wait for CP / 2;
  end process;
  
  process begin
    RST <= '1'; RXD <= '1'; DIN <= x"ff"; EN_TX <= '0'; EN_RX <= '0';
    wait for CP; RST <= '0';

    wait for CP; DIN <= x"65";
    wait for CP; EN_TX <= '1';
    wait for CP; EN_TX <= '0';

    wait for (16 * BR); EN_RX <= '1';
    wait for CP; EN_RX <= '0';

    wait for BR; RXD <= '0'; -- start-bit
    wait for BR; RXD <= '1'; -- data-bit 8'hc5
    wait for BR; RXD <= '0';
    wait for BR; RXD <= '1';
    wait for BR; RXD <= '0';
    wait for BR; RXD <= '0';
    wait for BR; RXD <= '0';
    wait for BR; RXD <= '1';
    wait for BR; RXD <= '1';
    wait for BR; RXD <= '1'; -- stop-bit
    
    wait for (2 * BR); EN_RX <= '1';
    wait for CP; EN_RX <= '0';

    wait for BR; RXD <= '0'; -- start-bit
    wait for BR; RXD <= '0'; -- data-bit 8'hf0
    wait for BR; RXD <= '0';
    wait for BR; RXD <= '0';
    wait for BR; RXD <= '0';
    wait for BR; RXD <= '1';
    wait for BR; RXD <= '1';
    wait for BR; RXD <= '1';
    wait for BR; RXD <= '1';
    wait for BR; RXD <= '1'; -- stop-bit

    wait for (4 * BR); RST <= '1';
    
    assert false report "Simulation End." severity failure;
  end process;
  
end rtl;
</code></pre>

                <h4>RTLシミュレーション結果</h4>
                <p>
                  下図に，上記のテストベンチ記述例を使用したRTLシミュレーションの結果を示します．
                </p>
                <a href="img/fpga_uart_vhd/img02.png" data-lightbox="uart" data-title="UARTモジュールのRTLシミュレーション結果">
                  <img src="img/fpga_uart_vhd/img02.png" width="400" alt="UARTモジュールのRTLシミュレーション結果" />
                </a>

                <h4>Terasic DE0に，UARTによるシリアル通信を実装するためには</h4>
                <p>
                  Terasic DE0にはD-sub9端子が実装されておらず，シリアル通信を行うためには，
                  シリアルケーブルの作成やUSB-シリアル変換モジュールの購入などが必要となります．
                  下記にこれらの実装例をまとめましたので，ご一読ください．
                </p>
                <ul>
                  <li>blog 渓鉄: <a href="http://keitetsu.blogspot.jp/2012/09/fpga-terasic-de0ftdi-ft232rluart.html" target="_blank">FPGA入門 - Terasic DE0+FTDI FT232RLでシリアル通信(UART)</a></li>
                  <li>blog 渓鉄: <a href="http://keitetsu.blogspot.jp/2012/09/fpga-terasic-de0uart.html" target="_blank">FPGA入門 - Terasic DE0でシリアル通信(UART)</li>
                </ul>
              </section>
            </div>
            <div class="mdl-grid">
              <div class="mdl-cell mdl-cell--6-col">
                <div class="mdl-cell--amazon-banner">
                  <iframe class="amazon-banner-2" src="https://rcm-fe.amazon-adsystem.com/e/cm?o=9&p=12&l=ez&f=ifr&linkID=a7ec7ffcf94f21c2beaf0e9d83c8042d&t=keitetsu-22&tracking_id=keitetsu-22" width="300" height="250" style="border:none;"></iframe>
                </div>
              </div>
              <div class="mdl-cell mdl-cell--6-col">
                <div class="mdl-cell--amazon-banner">
                  <iframe class="amazon-banner-2" src="https://rcm-fe.amazon-adsystem.com/e/cm?o=9&p=12&l=ur1&category=consumables&banner=01FFPGM6WNKYF9VQMHR2&f=ifr&linkID=8787af772f93befc97ae2df9f989341c&t=keitetsu-22&tracking_id=keitetsu-22" width="300" height="250" style="border:none;"></iframe>
                </div>
              </div>
            </div>
          </div>
          <div class="mdl-cell mdl-cell--2-col-desktop mdl-cell--2-col-tablet mdl-cell--hide-phone">
            <div class="mdl-cell--amazon-banner">
              <iframe class="amazon-banner-1" src="https://rcm-fe.amazon-adsystem.com/e/cm?o=9&p=11&l=ez&f=ifr&linkID=94c5721e7acc89e5886e59b6c10e7739&t=keitetsu-22&tracking_id=keitetsu-22" width="120" height="600" style="border:none;"></iframe>
            </div>
          </div>
        </div>
        <footer class="mdl-mini-footer">
          <div class="mdl-mini-footer__left-section">
            <div class="mdl-logo">&copy; 2004-<script>showNowYear();</script> Keitetsu</div>
          </div>
          <div class="mdl-mini-footer__right-section">
            <ul class="mdl-mini-footer__link-list">
              <li><a href="index.html#help">Help</a></li>
            </ul>
          </div>
        </footer>
      </main>
    </div>
    <script defer src="js/material.min.js"></script>
    <script src="https://code.jquery.com/jquery-3.5.1.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/lightbox2/2.11.3/js/lightbox.min.js"></script>
    <script src="js/highlight.pack.js"></script>
    <script>hljs.highlightAll();</script>
  </body>
</html>
