

================================================================
== Synthesis Summary Report of 'example'
================================================================
+ General Information: 
    * Date:           Tue Oct 11 17:22:08 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        myproj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flga2104-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |                 Modules                | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |            |     |
    |                 & Loops                | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ example*                              |     -|  3.59|       34|  340.000|         -|       29|     -|  dataflow|     -|   -|  580 (~0%)|  1178 (~0%)|    -|
    | + proc_1*                              |     -|  3.62|       32|  320.000|         -|       29|     -|  dataflow|     -|   -|  246 (~0%)|   597 (~0%)|    -|
    |  + proc_1_1                            |     -|  4.47|       28|  280.000|         -|       28|     -|        no|     -|   -|   55 (~0%)|   229 (~0%)|    -|
    |   + proc_1_1_Pipeline_VITIS_LOOP_41_1  |     -|  4.47|       12|  120.000|         -|       12|     -|        no|     -|   -|   39 (~0%)|    81 (~0%)|    -|
    |    o VITIS_LOOP_41_1                   |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|     -|   -|          -|           -|    -|
    |   + proc_1_1_Pipeline_VITIS_LOOP_45_2  |     -|  5.90|       12|  120.000|         -|       12|     -|        no|     -|   -|    7 (~0%)|    70 (~0%)|    -|
    |    o VITIS_LOOP_45_2                   |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|     -|   -|          -|           -|    -|
    |  + proc_1_2                            |     -|  3.62|       28|  280.000|         -|       28|     -|        no|     -|   -|   54 (~0%)|   277 (~0%)|    -|
    |   + proc_1_2_Pipeline_VITIS_LOOP_54_1  |     -|  3.62|       12|  120.000|         -|       12|     -|        no|     -|   -|   39 (~0%)|   129 (~0%)|    -|
    |    o VITIS_LOOP_54_1                   |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|     -|   -|          -|           -|    -|
    |   + proc_1_2_Pipeline_VITIS_LOOP_58_2  |     -|  5.90|       12|  120.000|         -|       12|     -|        no|     -|   -|    7 (~0%)|    70 (~0%)|    -|
    |    o VITIS_LOOP_58_2                   |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|     -|   -|          -|           -|    -|
    | + proc_2*                              |     -|  3.59|       28|  280.000|         -|       29|     -|  dataflow|     -|   -|  198 (~0%)|   499 (~0%)|    -|
    |  + proc_2_1                            |     -|  3.62|       28|  280.000|         -|       28|     -|        no|     -|   -|   55 (~0%)|   286 (~0%)|    -|
    |   + proc_2_1_Pipeline_VITIS_LOOP_75_1  |     -|  3.62|       12|  120.000|         -|       12|     -|        no|     -|   -|   39 (~0%)|   129 (~0%)|    -|
    |    o VITIS_LOOP_75_1                   |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|     -|   -|          -|           -|    -|
    |   + proc_2_1_Pipeline_VITIS_LOOP_79_2  |     -|  5.90|       12|  120.000|         -|       12|     -|        no|     -|   -|    7 (~0%)|    70 (~0%)|    -|
    |    o VITIS_LOOP_79_2                   |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|     -|   -|          -|           -|    -|
    |  + proc_2_2                            |     -|  3.59|       12|  120.000|         -|       12|     -|        no|     -|   -|    7 (~0%)|   131 (~0%)|    -|
    |   o VITIS_LOOP_87_1                    |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|     -|   -|          -|           -|    -|
    +----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| A         | 32         |
| B         | 32         |
+-----------+------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------+
| Argument | Direction | Datatype        |
+----------+-----------+-----------------+
| A        | in        | stream<int, 0>& |
| B        | out       | stream<int, 0>& |
+----------+-----------+-----------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| A        | A            | interface |
| B        | B            | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                   | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------------------------+-----+--------+----------+-----+--------+---------+
| + example                              | 0   |        |          |     |        |         |
|  + proc_1                              | 0   |        |          |     |        |         |
|   + proc_1_1                           | 0   |        |          |     |        |         |
|    + proc_1_1_Pipeline_VITIS_LOOP_41_1 | 0   |        |          |     |        |         |
|      i_11_fu_85_p2                     | -   |        | i_11     | add | fabric | 0       |
|    + proc_1_1_Pipeline_VITIS_LOOP_45_2 | 0   |        |          |     |        |         |
|      i_10_fu_69_p2                     | -   |        | i_10     | add | fabric | 0       |
|   + proc_1_2                           | 0   |        |          |     |        |         |
|    + proc_1_2_Pipeline_VITIS_LOOP_54_1 | 0   |        |          |     |        |         |
|      i_9_fu_92_p2                      | -   |        | i_9      | add | fabric | 0       |
|      tmp_8_fu_103_p2                   | -   |        | tmp_8    | add | fabric | 0       |
|    + proc_1_2_Pipeline_VITIS_LOOP_58_2 | 0   |        |          |     |        |         |
|      i_7_fu_69_p2                      | -   |        | i_7      | add | fabric | 0       |
|  + proc_2                              | 0   |        |          |     |        |         |
|   + proc_2_1                           | 0   |        |          |     |        |         |
|    + proc_2_1_Pipeline_VITIS_LOOP_75_1 | 0   |        |          |     |        |         |
|      i_6_fu_92_p2                      | -   |        | i_6      | add | fabric | 0       |
|      tmp_5_fu_103_p2                   | -   |        | tmp_5    | add | fabric | 0       |
|    + proc_2_1_Pipeline_VITIS_LOOP_79_2 | 0   |        |          |     |        |         |
|      i_4_fu_69_p2                      | -   |        | i_4      | add | fabric | 0       |
|   + proc_2_2                           | 0   |        |          |     |        |         |
|     i_2_fu_77_p2                       | -   |        | i_2      | add | fabric | 0       |
|     B_din                              | -   |        | tmp_2    | add | fabric | 0       |
+----------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------+------+------+--------+---------------+---------+------+---------+
| Name               | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+--------------------+------+------+--------+---------------+---------+------+---------+
| + example          | 0    | 0    |        |               |         |      |         |
|   data_channel1_U  | -    | -    |        | data_channel1 | fifo    | srl  | 0       |
|   data_channel2_U  | -    | -    |        | data_channel2 | fifo    | srl  | 0       |
|  + proc_1          | 0    | 0    |        |               |         |      |         |
|    data_channel1_U | -    | -    |        | data_channel1 | fifo    | srl  | 0       |
|    data_channel2_U | -    | -    |        | data_channel2 | fifo    | srl  | 0       |
|  + proc_2          | 0    | 0    |        |               |         |      |         |
|    data_channel1_U | -    | -    |        | data_channel1 | fifo    | srl  | 0       |
|    data_channel2_U | -    | -    |        | data_channel2 | fifo    | srl  | 0       |
+--------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+-----------+-----------------+-------------------------------+---------------------------------------------------+
| Type      | Options         | Location                      | Messages                                          |
+-----------+-----------------+-------------------------------+---------------------------------------------------+
| interface | ap_fifo port=&A | example.cpp:20 in example, &A | extra token before variable expression is ignored |
| interface | ap_fifo port=&B | example.cpp:21 in example, &B | extra token before variable expression is ignored |
+-----------+-----------------+-------------------------------+---------------------------------------------------+

* Valid Pragma Syntax
+----------+---------+---------------------------+
| Type     | Options | Location                  |
+----------+---------+---------------------------+
| dataflow |         | example.cpp:19 in example |
| dataflow |         | example.cpp:30 in proc_1  |
| dataflow |         | example.cpp:64 in proc_2  |
+----------+---------+---------------------------+


