$date
	Sat Oct 22 22:52:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#606624
b11100 !
1"
#606626
b11100 &
b11100 %
1$
#606627
0"
#606630
b1110 &
b1110 %
#606634
b111 &
b111 %
#606638
b10110 &
b10110 %
#606642
b1011 &
b1011 %
#606646
b100010 &
b100010 %
#606650
b10001 &
b10001 %
#606654
b110100 &
b110100 %
#606658
b11010 &
b11010 %
#606662
b1101 &
b1101 %
#606666
b101000 &
b101000 %
#606670
b10100 &
b10100 %
#606674
b1010 &
b1010 %
#606678
b101 &
b101 %
#606682
b10000 &
b10000 %
#606686
b1000 &
b1000 %
#606690
b100 &
b100 %
#606694
b10 &
b10 %
#606698
b1 &
b1 %
1#
#606702
b0 &
0#
b0 %
0$
#1666169
b10100 !
1"
#1666170
b10100 &
b10100 %
1$
#1666171
0"
#1666174
b1010 &
b1010 %
#1666178
b101 &
b101 %
#1666182
b10000 &
b10000 %
#1666186
b1000 &
b1000 %
#1666190
b100 &
b100 %
#1666194
b10 &
b10 %
#1666198
b1 &
1#
b1 %
#1666202
b0 &
b0 %
0#
0$
#2670975
b11000 !
1"
#2670978
b11000 &
b11000 %
1$
#2670979
0"
#2670982
b1100 &
b1100 %
#2670986
b110 &
b110 %
#2670990
b11 &
b11 %
#2670994
b1010 &
b1010 %
#2670998
b101 &
b101 %
#2671002
b10000 &
b10000 %
#2671006
b1000 &
b1000 %
#2671010
b100 &
b100 %
#2671014
b10 &
b10 %
#2671018
b1 &
b1 %
1#
#2671022
b0 &
0#
b0 %
0$
#4500012
