{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635166539269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635166539286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 25 20:55:38 2021 " "Processing started: Mon Oct 25 20:55:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635166539286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635166539286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ly_2257_3 -c ly_2257_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ly_2257_3 -c ly_2257_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635166539288 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635166542463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635166542463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ly_2257_3.v 1 1 " "Found 1 design units, including 1 entities, in source file ly_2257_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ly_2257_3 " "Found entity 1: ly_2257_3" {  } { { "ly_2257_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635166566635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635166566635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ly_2257_3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ly_2257_3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ly_2257_3_1 " "Found entity 1: ly_2257_3_1" {  } { { "ly_2257_3_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635166566644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635166566644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ly_2257_3_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ly_2257_3_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ly_2257_3_2 " "Found entity 1: ly_2257_3_2" {  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635166566653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635166566653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ly_2257_3 " "Elaborating entity \"ly_2257_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635166566786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_3_1 ly_2257_3_1:js " "Elaborating entity \"ly_2257_3_1\" for hierarchy \"ly_2257_3_1:js\"" {  } { { "ly_2257_3.v" "js" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635166566789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_3_2 ly_2257_3_2:ym " "Elaborating entity \"ly_2257_3_2\" for hierarchy \"ly_2257_3_2:ym\"" {  } { { "ly_2257_3.v" "ym" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635166566793 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ly_2257_3_2.v(8) " "Verilog HDL Case Statement warning at ly_2257_3_2.v(8): incomplete case statement has no default case item" {  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1635166566794 "|ly_2257_3|ly_2257_3_2:ym"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "codeout ly_2257_3_2.v(6) " "Verilog HDL Always Construct warning at ly_2257_3_2.v(6): inferring latch(es) for variable \"codeout\", which holds its previous value in one or more paths through the always construct" {  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635166566794 "|ly_2257_3|ly_2257_3_2:ym"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeout\[0\] ly_2257_3_2.v(6) " "Inferred latch for \"codeout\[0\]\" at ly_2257_3_2.v(6)" {  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635166566795 "|ly_2257_3|ly_2257_3_2:ym"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeout\[1\] ly_2257_3_2.v(6) " "Inferred latch for \"codeout\[1\]\" at ly_2257_3_2.v(6)" {  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635166566795 "|ly_2257_3|ly_2257_3_2:ym"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeout\[2\] ly_2257_3_2.v(6) " "Inferred latch for \"codeout\[2\]\" at ly_2257_3_2.v(6)" {  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635166566795 "|ly_2257_3|ly_2257_3_2:ym"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeout\[3\] ly_2257_3_2.v(6) " "Inferred latch for \"codeout\[3\]\" at ly_2257_3_2.v(6)" {  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635166566795 "|ly_2257_3|ly_2257_3_2:ym"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeout\[4\] ly_2257_3_2.v(6) " "Inferred latch for \"codeout\[4\]\" at ly_2257_3_2.v(6)" {  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635166566795 "|ly_2257_3|ly_2257_3_2:ym"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeout\[5\] ly_2257_3_2.v(6) " "Inferred latch for \"codeout\[5\]\" at ly_2257_3_2.v(6)" {  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635166566795 "|ly_2257_3|ly_2257_3_2:ym"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeout\[6\] ly_2257_3_2.v(6) " "Inferred latch for \"codeout\[6\]\" at ly_2257_3_2.v(6)" {  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635166566795 "|ly_2257_3|ly_2257_3_2:ym"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ly_2257_3_2:ym\|codeout\[0\] " "Latch ly_2257_3_2:ym\|codeout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ly_2257_3_1:js\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal ly_2257_3_1:js\|Q\[1\]" {  } { { "ly_2257_3_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635166567585 ""}  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635166567585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ly_2257_3_2:ym\|codeout\[1\] " "Latch ly_2257_3_2:ym\|codeout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ly_2257_3_1:js\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal ly_2257_3_1:js\|Q\[2\]" {  } { { "ly_2257_3_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635166567585 ""}  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635166567585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ly_2257_3_2:ym\|codeout\[2\] " "Latch ly_2257_3_2:ym\|codeout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ly_2257_3_1:js\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal ly_2257_3_1:js\|Q\[2\]" {  } { { "ly_2257_3_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635166567585 ""}  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635166567585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ly_2257_3_2:ym\|codeout\[3\] " "Latch ly_2257_3_2:ym\|codeout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ly_2257_3_1:js\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal ly_2257_3_1:js\|Q\[1\]" {  } { { "ly_2257_3_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635166567586 ""}  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635166567586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ly_2257_3_2:ym\|codeout\[4\] " "Latch ly_2257_3_2:ym\|codeout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ly_2257_3_1:js\|Q\[2\] " "Ports D and ENA on the latch are fed by the same signal ly_2257_3_1:js\|Q\[2\]" {  } { { "ly_2257_3_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635166567586 ""}  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635166567586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ly_2257_3_2:ym\|codeout\[5\] " "Latch ly_2257_3_2:ym\|codeout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ly_2257_3_1:js\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal ly_2257_3_1:js\|Q\[1\]" {  } { { "ly_2257_3_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635166567586 ""}  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635166567586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ly_2257_3_2:ym\|codeout\[6\] " "Latch ly_2257_3_2:ym\|codeout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ly_2257_3_1:js\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal ly_2257_3_1:js\|Q\[1\]" {  } { { "ly_2257_3_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_1.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635166567586 ""}  } { { "ly_2257_3_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3_2.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635166567586 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg VCC " "Pin \"seg\" is stuck at VCC" {  } { { "ly_2257_3.v" "" { Text "D:/intelFPGA_lite/ly_2257_3/ly_2257_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635166567613 "|ly_2257_3|seg"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635166567613 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635166567778 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635166568643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635166568643 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635166568722 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635166568722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635166568722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635166568722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635166568758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 25 20:56:08 2021 " "Processing ended: Mon Oct 25 20:56:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635166568758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635166568758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635166568758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635166568758 ""}
