# vsim top -l top.log -c -do "log -r /*; run -all;quit" -wlf waveform.wlf 
# Start time: 02:10:21 on Oct 10,2022
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.d_flipflop(fast)
# Loading work.test(fast)
# log -r /*
#  run -all
# test side[0] = d data is :x and q data is :x
# DUT side [0] = d data is: x and q data is: x
# test side[10] = d data is :0 and q data is :x
# DUT side [10] = d data is: 0 and q data is: 0
# test side[20] = d data is :1 and q data is :0
# DUT side [20] = d data is: 1 and q data is: 1
# test side[30] = d data is :1 and q data is :1
# test side[40] = d data is :1 and q data is :1
# test side[50] = d data is :1 and q data is :1
# test side[60] = d data is :1 and q data is :1
# test side[70] = d data is :1 and q data is :1
# test side[80] = d data is :0 and q data is :1
# DUT side [80] = d data is: 0 and q data is: 0
# test side[90] = d data is :1 and q data is :0
# ** Note: $finish    : test.sv(16)
#    Time: 90 ns  Iteration: 1  Instance: /top/t2
# End time: 02:10:22 on Oct 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
