0.6
2018.1
Apr  4 2018
18:43:17
/home/VLSI-24/17P61A0405/BinaryCounter/BinaryCounter.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/VLSI-24/17P61A0405/BinaryCounter/BinaryCounter.srcs/sim_1/new/BinaryCounter_tb.v,1612436491,verilog,,,,BinaryCounter_tb,,,,,,,,
/home/VLSI-24/17P61A0405/BinaryCounter/BinaryCounter.srcs/sources_1/new/BinaryCounter.v,1612436398,verilog,,/home/VLSI-24/17P61A0405/BinaryCounter/BinaryCounter.srcs/sim_1/new/BinaryCounter_tb.v,,BinaryCounter,,,,,,,,
