// Seed: 1240590316
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output tri0 id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = 1'h0;
endmodule
module module_1 (
    input wor  id_0,
    input wire id_1,
    input wire id_2
);
  logic [7:0] id_4;
  assign id_4[1 : 1] = (id_1 < id_4);
  logic [7:0] id_5;
  wire id_6;
  ;
  parameter id_7 = 1;
  assign id_5[1] = id_5;
  logic id_8 = id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_8,
      id_6,
      id_8,
      id_7,
      id_6,
      id_6,
      id_8,
      id_8,
      id_7,
      id_7,
      id_7,
      id_8,
      id_8,
      id_8
  );
  wire id_9;
endmodule
