// Seed: 1556281750
module module_0 (
    id_1
);
  output wire id_1;
  logic [1 : -1 'b0] id_2;
  ;
  wire id_3;
  assign id_1 = id_2[~&1'b0];
  wire id_4;
  wire [+  1 : ""] id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  module_0 modCall_1 (id_3);
  inout wire id_7;
  output wire id_6;
  output wor id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = -1 < -1;
endmodule
