
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16596 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 564.660 ; gain = 185.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv:24]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv:33]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/DataMemory.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (1#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/DataMemory.sv:24]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv:34]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:24]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:33]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
WARNING: [Synth 8-3848] Net memory in module/entity InstructionMemory does not have driver. [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:29]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (2#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:24]
WARNING: [Synth 8-7023] instance 'IM' of module 'InstructionMemory' has 2 connections declared, but only 0 given [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv:34]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv:35]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ProgramCounter.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (3#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ProgramCounter.sv:24]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv:36]
INFO: [Synth 8-6157] synthesizing module 'GeneralPurposeRegisters' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/GeneralPurposeRegisters.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'GeneralPurposeRegisters' (4#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/GeneralPurposeRegisters.sv:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv:37]
INFO: [Synth 8-6157] synthesizing module 'ArithmaticLogicUnit' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:135]
INFO: [Synth 8-6157] synthesizing module 'adder_32' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_32' (5#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:24]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'adder_32' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:148]
WARNING: [Synth 8-6090] variable 'Over' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:174]
WARNING: [Synth 8-6090] variable 'Over' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:179]
WARNING: [Synth 8-6090] variable 'Over' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:184]
WARNING: [Synth 8-6090] variable 'Over' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:189]
WARNING: [Synth 8-87] always_comb on 'C_reg' did not result in combinational logic [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:175]
WARNING: [Synth 8-87] always_comb on 'mask_reg' did not result in combinational logic [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:199]
WARNING: [Synth 8-87] always_comb on 'temp_reg' did not result in combinational logic [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:202]
INFO: [Synth 8-6155] done synthesizing module 'ArithmaticLogicUnit' (6#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:135]
WARNING: [Synth 8-7023] instance 'ALU' of module 'ArithmaticLogicUnit' has 5 connections declared, but only 0 given [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (7#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv:24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port address[0]
WARNING: [Synth 8-3331] design CPU has unconnected port clock
WARNING: [Synth 8-3331] design CPU has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 774.957 ; gain = 396.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 774.957 ; gain = 396.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 774.957 ; gain = 396.066
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "C" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:175]
WARNING: [Synth 8-327] inferring latch for variable 'mask_reg' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:199]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:202]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1162.898 ; gain = 784.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |muxpart__2048_DataMemory |           1|     65504|
|2     |case_DataMemory__GD      |           1|        32|
|3     |DataMemory__GB2          |           1|      4032|
|4     |DataMemory__GB3          |           1|     17408|
|5     |DataMemory__GB4          |           1|     21728|
|6     |DataMemory__GB5          |           1|     28511|
|7     |DataMemory__GB6          |           1|     42863|
|8     |CPU__GCB0                |           1|     34245|
|9     |CPU__GCB1                |           1|      3357|
+------+-------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2080  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2048  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module adder_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ArithmaticLogicUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module GeneralPurposeRegisters 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module ProgramCounter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design CPU has unconnected port clock
WARNING: [Synth 8-3331] design CPU has unconnected port reset
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port address[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1191.434 ; gain = 812.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |muxpart__2048_DataMemory |           1|     65504|
|2     |DataMemory__GB2          |           1|      4032|
|3     |DataMemory__GB3          |           1|     17408|
|4     |DataMemory__GB4          |           1|     21728|
|5     |DataMemory__GB5          |           1|     22782|
|6     |DataMemory__GB6          |           1|      2588|
|7     |CPU__GCB0                |           1|         0|
+------+-------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 1191.434 ; gain = 812.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 1191.434 ; gain = 812.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1191.434 ; gain = 812.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1191.434 ; gain = 812.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1191.434 ; gain = 812.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1191.434 ; gain = 812.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1191.434 ; gain = 812.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1191.434 ; gain = 812.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1191.434 ; gain = 812.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1112 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1191.434 ; gain = 812.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1191.434 ; gain = 812.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1191.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 188 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1191.434 ; gain = 836.402
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1191.434 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 13 17:22:45 2022...
