Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Sun Apr 29 21:28:30 2018
| Host             : JFW1702-WS running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------------------------+
| Total On-Chip Power (W)  | 7.508 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                    |
| Power Budget Margin (W)  | NA                              |
| Dynamic (W)              | 6.786                           |
| Device Static (W)        | 0.722                           |
| Effective TJA (C/W)      | 11.5                            |
| Max Ambient (C)          | 0.0                             |
| Junction Temperature (C) | 111.6                           |
| Confidence Level         | Low                             |
| Setting File             | ---                             |
| Simulation Activity File | ---                             |
| Design Nets Matched      | NA                              |
+--------------------------+---------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.040 |     2061 |       --- |             --- |
|   LUT as Logic |     0.935 |     1454 |     53200 |            2.73 |
|   F7/F8 Muxes  |     0.052 |       54 |     53200 |            0.10 |
|   CARRY4       |     0.028 |      137 |     13300 |            1.03 |
|   Register     |     0.019 |      129 |    106400 |            0.12 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      136 |       --- |             --- |
| Signals        |     1.972 |     2101 |       --- |             --- |
| Block RAM      |     3.649 |       40 |       140 |           28.57 |
| DSPs           |     0.029 |        2 |       220 |            0.91 |
| I/O            |     0.096 |       16 |       200 |            8.00 |
| Static Power   |     0.722 |          |           |                 |
| Total          |     7.508 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.572 |       6.368 |      0.204 |
| Vccaux    |       1.800 |     0.074 |       0.003 |      0.071 |
| Vcco33    |       3.300 |     0.027 |       0.026 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.363 |       0.325 |      0.038 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.289 |       0.000 |      0.289 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| main                                           |     6.786 |
|   disp                                         |     0.537 |
|   mem                                          |     5.577 |
|     frame0                                     |     2.119 |
|       U0                                       |     2.119 |
|         inst_blk_mem_gen                       |     2.119 |
|           gnbram.gnativebmg.native_blk_mem_gen |     2.119 |
|             valid.cstr                         |     2.119 |
|               bindec_a.bindec_inst_a           |     0.000 |
|               bindec_b.bindec_inst_b           |    <0.001 |
|               has_mux_b.B                      |     0.155 |
|               ramloop[0].ram.r                 |     0.120 |
|                 prim_init.ram                  |     0.120 |
|               ramloop[10].ram.r                |     0.120 |
|                 prim_init.ram                  |     0.120 |
|               ramloop[11].ram.r                |     0.001 |
|                 prim_init.ram                  |     0.001 |
|               ramloop[12].ram.r                |     0.120 |
|                 prim_init.ram                  |     0.120 |
|               ramloop[13].ram.r                |     0.119 |
|                 prim_init.ram                  |     0.119 |
|               ramloop[14].ram.r                |     0.122 |
|                 prim_init.ram                  |     0.122 |
|               ramloop[15].ram.r                |     0.120 |
|                 prim_init.ram                  |     0.120 |
|               ramloop[16].ram.r                |     0.001 |
|                 prim_init.ram                  |     0.001 |
|               ramloop[17].ram.r                |     0.122 |
|                 prim_init.ram                  |     0.122 |
|               ramloop[18].ram.r                |     0.130 |
|                 prim_init.ram                  |     0.130 |
|               ramloop[19].ram.r                |     0.120 |
|                 prim_init.ram                  |     0.120 |
|               ramloop[1].ram.r                 |     0.001 |
|                 prim_init.ram                  |     0.001 |
|               ramloop[2].ram.r                 |     0.124 |
|                 prim_init.ram                  |     0.124 |
|               ramloop[3].ram.r                 |     0.121 |
|                 prim_init.ram                  |     0.121 |
|               ramloop[4].ram.r                 |     0.121 |
|                 prim_init.ram                  |     0.121 |
|               ramloop[5].ram.r                 |     0.130 |
|                 prim_init.ram                  |     0.130 |
|               ramloop[6].ram.r                 |     0.001 |
|                 prim_init.ram                  |     0.001 |
|               ramloop[7].ram.r                 |     0.127 |
|                 prim_init.ram                  |     0.127 |
|               ramloop[8].ram.r                 |     0.122 |
|                 prim_init.ram                  |     0.122 |
|               ramloop[9].ram.r                 |     0.123 |
|                 prim_init.ram                  |     0.123 |
|     frame1                                     |     2.156 |
|       U0                                       |     2.156 |
|         inst_blk_mem_gen                       |     2.156 |
|           gnbram.gnativebmg.native_blk_mem_gen |     2.156 |
|             valid.cstr                         |     2.156 |
|               bindec_a.bindec_inst_a           |     0.000 |
|               bindec_b.bindec_inst_b           |    <0.001 |
|               has_mux_b.B                      |     0.180 |
|               ramloop[0].ram.r                 |     0.122 |
|                 prim_init.ram                  |     0.122 |
|               ramloop[10].ram.r                |     0.122 |
|                 prim_init.ram                  |     0.122 |
|               ramloop[11].ram.r                |     0.001 |
|                 prim_init.ram                  |     0.001 |
|               ramloop[12].ram.r                |     0.124 |
|                 prim_init.ram                  |     0.124 |
|               ramloop[13].ram.r                |     0.121 |
|                 prim_init.ram                  |     0.121 |
|               ramloop[14].ram.r                |     0.121 |
|                 prim_init.ram                  |     0.121 |
|               ramloop[15].ram.r                |     0.122 |
|                 prim_init.ram                  |     0.122 |
|               ramloop[16].ram.r                |     0.001 |
|                 prim_init.ram                  |     0.001 |
|               ramloop[17].ram.r                |     0.122 |
|                 prim_init.ram                  |     0.122 |
|               ramloop[18].ram.r                |     0.123 |
|                 prim_init.ram                  |     0.123 |
|               ramloop[19].ram.r                |     0.123 |
|                 prim_init.ram                  |     0.123 |
|               ramloop[1].ram.r                 |     0.001 |
|                 prim_init.ram                  |     0.001 |
|               ramloop[2].ram.r                 |     0.121 |
|                 prim_init.ram                  |     0.121 |
|               ramloop[3].ram.r                 |     0.127 |
|                 prim_init.ram                  |     0.127 |
|               ramloop[4].ram.r                 |     0.123 |
|                 prim_init.ram                  |     0.123 |
|               ramloop[5].ram.r                 |     0.126 |
|                 prim_init.ram                  |     0.126 |
|               ramloop[6].ram.r                 |     0.001 |
|                 prim_init.ram                  |     0.001 |
|               ramloop[7].ram.r                 |     0.123 |
|                 prim_init.ram                  |     0.123 |
|               ramloop[8].ram.r                 |     0.121 |
|                 prim_init.ram                  |     0.121 |
|               ramloop[9].ram.r                 |     0.131 |
|                 prim_init.ram                  |     0.131 |
|   vga                                          |     0.225 |
+------------------------------------------------+-----------+


