Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 26 08:21:49 2022
| Host         : dilafet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file motherboard_timing_summary_routed.rpt -pb motherboard_timing_summary_routed.pb -rpx motherboard_timing_summary_routed.rpx -warn_on_violation
| Design       : motherboard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
LUTAR-1    Warning           LUT drives async reset alert   20          
TIMING-16  Warning           Large setup violation          1000        
TIMING-18  Warning           Missing input or output delay  4           
TIMING-20  Warning           Non-clocked latch              10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (208)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1162)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (208)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cpu/MEM_WB_reg_w_addr_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cpu/MEM_WB_reg_w_addr_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cpu/MEM_WB_reg_w_addr_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cpu/MEM_WB_reg_w_addr_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cpu/MEM_WB_reg_w_addr_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/MEM_WB_reg_w_data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/MEM_WB_reg_w_data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/MEM_WB_reg_w_data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/MEM_WB_reg_w_data_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/MEM_WB_reg_w_data_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/MEM_WB_reg_w_data_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/MEM_WB_reg_w_data_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/MEM_WB_reg_w_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/MEM_WB_reg_w_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/MEM_WB_reg_w_data_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/register_file/registers_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/register_file/registers_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/register_file/registers_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/register_file/registers_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/register_file/registers_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/register_file/registers_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/register_file/registers_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/register_file/registers_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/register_file/registers_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/register_file/registers_reg[10][9]/Q (HIGH)

 There are 128 register/latch pins with no clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1162)
---------------------------------------------------
 There are 1162 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.572   -46968.250                   4804                 9493        0.039        0.000                      0                 9493        3.750        0.000                       0                  4012  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -14.572   -46968.250                   4804                 9473        0.039        0.000                      0                 9473        3.750        0.000                       0                  4012  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.214        0.000                      0                   20        0.972        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         4804  Failing Endpoints,  Worst Slack      -14.572ns,  Total Violation   -46968.249ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.572ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/buffer_reg[0][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.279ns  (logic 5.276ns (21.730%)  route 19.003ns (78.270%))
  Logic Levels:           30  (CARRY4=7 LUT3=2 LUT4=1 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 15.932 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X30Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDCE (Prop_fdce_C_Q)         0.518     7.118 r  cpu/MEM_WB_reg_w_addr_reg[2]/Q
                         net (fo=35, routed)          0.460     7.578    cpu/ecall/registers_reg[10][31][2]
    SLICE_X31Y164        LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  cpu/ecall/registers[10][31]_i_5/O
                         net (fo=66, routed)          0.580     8.282    cpu/register_file/registers_reg[10][0]_1
    SLICE_X28Y164        LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  cpu/register_file/index1[7]_i_37/O
                         net (fo=1, routed)           0.401     8.807    cpu/register_file/ecall/p_0_in[1]
    SLICE_X29Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.463 r  cpu/register_file/index1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.463    cpu/register_file/index1_reg[7]_i_20_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.577 r  cpu/register_file/buffer_reg[1][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/register_file/buffer_reg[1][0]_i_37_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.691 r  cpu/register_file/buffer_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.691    cpu/register_file/buffer_reg[1][0]_i_103_n_0
    SLICE_X29Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  cpu/register_file/buffer_reg[1][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.805    cpu/register_file/buffer_reg[1][0]_i_131_n_0
    SLICE_X29Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  cpu/register_file/buffer_reg[2][1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.919    cpu/register_file/buffer_reg[2][1]_i_228_n_0
    SLICE_X29Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  cpu/register_file/buffer_reg[2][1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.033    cpu/register_file/buffer_reg[2][1]_i_233_n_0
    SLICE_X29Y169        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.272 r  cpu/register_file/index1_reg[7]_i_152/O[2]
                         net (fo=1, routed)           0.644    10.916    cpu/register_file/ecall/int0[27]
    SLICE_X29Y171        LUT3 (Prop_lut3_I0_O)        0.302    11.218 r  cpu/register_file/index1[7]_i_143/O
                         net (fo=12, routed)          1.089    12.307    cpu/register_file/ecall/int[27]
    SLICE_X29Y172        LUT6 (Prop_lut6_I1_O)        0.124    12.431 r  cpu/register_file/index1[7]_i_169/O
                         net (fo=5, routed)           0.835    13.266    cpu/register_file/index1[7]_i_169_n_0
    SLICE_X28Y173        LUT6 (Prop_lut6_I0_O)        0.124    13.390 r  cpu/register_file/index1[7]_i_163/O
                         net (fo=4, routed)           1.051    14.441    cpu/register_file/index1[7]_i_163_n_0
    SLICE_X33Y176        LUT6 (Prop_lut6_I5_O)        0.124    14.565 r  cpu/register_file/index1[7]_i_149/O
                         net (fo=4, routed)           0.822    15.387    cpu/register_file/index1[7]_i_149_n_0
    SLICE_X30Y175        LUT5 (Prop_lut5_I4_O)        0.124    15.511 r  cpu/register_file/index1[7]_i_134/O
                         net (fo=6, routed)           0.862    16.373    cpu/register_file/index1[7]_i_134_n_0
    SLICE_X34Y175        LUT6 (Prop_lut6_I1_O)        0.124    16.497 r  cpu/register_file/buffer[2][1]_i_202/O
                         net (fo=9, routed)           1.167    17.664    cpu/register_file/buffer[2][1]_i_202_n_0
    SLICE_X36Y171        LUT6 (Prop_lut6_I3_O)        0.124    17.788 r  cpu/register_file/buffer[2][1]_i_170/O
                         net (fo=5, routed)           0.975    18.763    cpu/register_file/buffer[2][1]_i_170_n_0
    SLICE_X36Y174        LUT6 (Prop_lut6_I2_O)        0.124    18.887 r  cpu/register_file/buffer[2][1]_i_165/O
                         net (fo=4, routed)           0.837    19.724    cpu/register_file/buffer[2][1]_i_165_n_0
    SLICE_X39Y174        LUT6 (Prop_lut6_I5_O)        0.124    19.848 r  cpu/register_file/buffer[2][1]_i_118/O
                         net (fo=7, routed)           0.673    20.521    cpu/register_file/buffer[2][1]_i_118_n_0
    SLICE_X39Y173        LUT5 (Prop_lut5_I3_O)        0.124    20.645 r  cpu/register_file/buffer[2][1]_i_108/O
                         net (fo=5, routed)           0.874    21.519    cpu/register_file/buffer[2][1]_i_108_n_0
    SLICE_X38Y174        LUT5 (Prop_lut5_I4_O)        0.124    21.643 r  cpu/register_file/buffer[2][1]_i_98/O
                         net (fo=5, routed)           0.887    22.530    cpu/register_file/buffer[2][1]_i_98_n_0
    SLICE_X34Y177        LUT6 (Prop_lut6_I0_O)        0.124    22.654 r  cpu/register_file/buffer[2][1]_i_124/O
                         net (fo=4, routed)           0.647    23.301    cpu/register_file/buffer[2][1]_i_124_n_0
    SLICE_X33Y176        LUT6 (Prop_lut6_I5_O)        0.124    23.425 r  cpu/register_file/buffer[2][1]_i_74/O
                         net (fo=5, routed)           0.837    24.261    cpu/register_file/buffer[2][1]_i_74_n_0
    SLICE_X32Y178        LUT4 (Prop_lut4_I0_O)        0.124    24.385 r  cpu/register_file/buffer[2][1]_i_82/O
                         net (fo=6, routed)           0.842    25.227    cpu/register_file/buffer[2][1]_i_82_n_0
    SLICE_X32Y177        LUT6 (Prop_lut6_I0_O)        0.124    25.351 r  cpu/register_file/buffer[1][0]_i_62/O
                         net (fo=4, routed)           0.813    26.164    cpu/register_file/buffer[1][0]_i_62_n_0
    SLICE_X30Y178        LUT5 (Prop_lut5_I4_O)        0.124    26.288 r  cpu/register_file/index1[7]_i_46/O
                         net (fo=1, routed)           0.589    26.877    cpu/register_file/ecall/bcds[1]__0[2]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.124    27.001 r  cpu/register_file/index1[7]_i_25/O
                         net (fo=1, routed)           0.000    27.001    cpu/register_file/index1[7]_i_25_n_0
    SLICE_X29Y177        MUXF7 (Prop_muxf7_I0_O)      0.212    27.213 r  cpu/register_file/index1_reg[7]_i_17/O
                         net (fo=2, routed)           0.849    28.062    cpu/register_file/index1_reg[7]_i_17_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I5_O)        0.299    28.361 r  cpu/register_file/index1[7]_i_12/O
                         net (fo=3, routed)           0.843    29.204    cpu/register_file/index1[7]_i_12_n_0
    SLICE_X26Y177        LUT5 (Prop_lut5_I1_O)        0.124    29.328 r  cpu/register_file/index1[7]_i_6/O
                         net (fo=6, routed)           0.646    29.974    cpu/register_file/index2_reg[2]
    SLICE_X27Y174        LUT6 (Prop_lut6_I4_O)        0.124    30.098 r  cpu/register_file/buffer[0][7]_i_1/O
                         net (fo=8, routed)           0.782    30.880    cpu/ecall/buffer_reg[0][7]_1[0]
    SLICE_X27Y174        FDCE                                         r  cpu/ecall/buffer_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.667    15.932    cpu/ecall/cpu_clk_BUFG
    SLICE_X27Y174        FDCE                                         r  cpu/ecall/buffer_reg[0][3]/C
                         clock pessimism              0.617    16.548    
                         clock uncertainty           -0.035    16.513    
    SLICE_X27Y174        FDCE (Setup_fdce_C_CE)      -0.205    16.308    cpu/ecall/buffer_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.308    
                         arrival time                         -30.880    
  -------------------------------------------------------------------
                         slack                                -14.572    

Slack (VIOLATED) :        -14.553ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/buffer_reg[1][7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.276ns  (logic 5.276ns (21.734%)  route 19.000ns (78.266%))
  Logic Levels:           30  (CARRY4=7 LUT3=2 LUT4=1 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 15.930 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X30Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDCE (Prop_fdce_C_Q)         0.518     7.118 r  cpu/MEM_WB_reg_w_addr_reg[2]/Q
                         net (fo=35, routed)          0.460     7.578    cpu/ecall/registers_reg[10][31][2]
    SLICE_X31Y164        LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  cpu/ecall/registers[10][31]_i_5/O
                         net (fo=66, routed)          0.580     8.282    cpu/register_file/registers_reg[10][0]_1
    SLICE_X28Y164        LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  cpu/register_file/index1[7]_i_37/O
                         net (fo=1, routed)           0.401     8.807    cpu/register_file/ecall/p_0_in[1]
    SLICE_X29Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.463 r  cpu/register_file/index1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.463    cpu/register_file/index1_reg[7]_i_20_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.577 r  cpu/register_file/buffer_reg[1][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/register_file/buffer_reg[1][0]_i_37_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.691 r  cpu/register_file/buffer_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.691    cpu/register_file/buffer_reg[1][0]_i_103_n_0
    SLICE_X29Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  cpu/register_file/buffer_reg[1][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.805    cpu/register_file/buffer_reg[1][0]_i_131_n_0
    SLICE_X29Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  cpu/register_file/buffer_reg[2][1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.919    cpu/register_file/buffer_reg[2][1]_i_228_n_0
    SLICE_X29Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  cpu/register_file/buffer_reg[2][1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.033    cpu/register_file/buffer_reg[2][1]_i_233_n_0
    SLICE_X29Y169        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.272 r  cpu/register_file/index1_reg[7]_i_152/O[2]
                         net (fo=1, routed)           0.644    10.916    cpu/register_file/ecall/int0[27]
    SLICE_X29Y171        LUT3 (Prop_lut3_I0_O)        0.302    11.218 r  cpu/register_file/index1[7]_i_143/O
                         net (fo=12, routed)          1.089    12.307    cpu/register_file/ecall/int[27]
    SLICE_X29Y172        LUT6 (Prop_lut6_I1_O)        0.124    12.431 r  cpu/register_file/index1[7]_i_169/O
                         net (fo=5, routed)           0.835    13.266    cpu/register_file/index1[7]_i_169_n_0
    SLICE_X28Y173        LUT6 (Prop_lut6_I0_O)        0.124    13.390 r  cpu/register_file/index1[7]_i_163/O
                         net (fo=4, routed)           1.051    14.441    cpu/register_file/index1[7]_i_163_n_0
    SLICE_X33Y176        LUT6 (Prop_lut6_I5_O)        0.124    14.565 r  cpu/register_file/index1[7]_i_149/O
                         net (fo=4, routed)           0.822    15.387    cpu/register_file/index1[7]_i_149_n_0
    SLICE_X30Y175        LUT5 (Prop_lut5_I4_O)        0.124    15.511 r  cpu/register_file/index1[7]_i_134/O
                         net (fo=6, routed)           0.862    16.373    cpu/register_file/index1[7]_i_134_n_0
    SLICE_X34Y175        LUT6 (Prop_lut6_I1_O)        0.124    16.497 r  cpu/register_file/buffer[2][1]_i_202/O
                         net (fo=9, routed)           1.167    17.664    cpu/register_file/buffer[2][1]_i_202_n_0
    SLICE_X36Y171        LUT6 (Prop_lut6_I3_O)        0.124    17.788 r  cpu/register_file/buffer[2][1]_i_170/O
                         net (fo=5, routed)           0.975    18.763    cpu/register_file/buffer[2][1]_i_170_n_0
    SLICE_X36Y174        LUT6 (Prop_lut6_I2_O)        0.124    18.887 r  cpu/register_file/buffer[2][1]_i_165/O
                         net (fo=4, routed)           0.837    19.724    cpu/register_file/buffer[2][1]_i_165_n_0
    SLICE_X39Y174        LUT6 (Prop_lut6_I5_O)        0.124    19.848 r  cpu/register_file/buffer[2][1]_i_118/O
                         net (fo=7, routed)           0.673    20.521    cpu/register_file/buffer[2][1]_i_118_n_0
    SLICE_X39Y173        LUT5 (Prop_lut5_I3_O)        0.124    20.645 r  cpu/register_file/buffer[2][1]_i_108/O
                         net (fo=5, routed)           0.874    21.519    cpu/register_file/buffer[2][1]_i_108_n_0
    SLICE_X38Y174        LUT5 (Prop_lut5_I4_O)        0.124    21.643 r  cpu/register_file/buffer[2][1]_i_98/O
                         net (fo=5, routed)           0.887    22.530    cpu/register_file/buffer[2][1]_i_98_n_0
    SLICE_X34Y177        LUT6 (Prop_lut6_I0_O)        0.124    22.654 r  cpu/register_file/buffer[2][1]_i_124/O
                         net (fo=4, routed)           0.647    23.301    cpu/register_file/buffer[2][1]_i_124_n_0
    SLICE_X33Y176        LUT6 (Prop_lut6_I5_O)        0.124    23.425 r  cpu/register_file/buffer[2][1]_i_74/O
                         net (fo=5, routed)           0.837    24.261    cpu/register_file/buffer[2][1]_i_74_n_0
    SLICE_X32Y178        LUT4 (Prop_lut4_I0_O)        0.124    24.385 r  cpu/register_file/buffer[2][1]_i_82/O
                         net (fo=6, routed)           0.842    25.227    cpu/register_file/buffer[2][1]_i_82_n_0
    SLICE_X32Y177        LUT6 (Prop_lut6_I0_O)        0.124    25.351 r  cpu/register_file/buffer[1][0]_i_62/O
                         net (fo=4, routed)           0.813    26.164    cpu/register_file/buffer[1][0]_i_62_n_0
    SLICE_X30Y178        LUT5 (Prop_lut5_I4_O)        0.124    26.288 r  cpu/register_file/index1[7]_i_46/O
                         net (fo=1, routed)           0.589    26.877    cpu/register_file/ecall/bcds[1]__0[2]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.124    27.001 r  cpu/register_file/index1[7]_i_25/O
                         net (fo=1, routed)           0.000    27.001    cpu/register_file/index1[7]_i_25_n_0
    SLICE_X29Y177        MUXF7 (Prop_muxf7_I0_O)      0.212    27.213 r  cpu/register_file/index1_reg[7]_i_17/O
                         net (fo=2, routed)           0.849    28.062    cpu/register_file/index1_reg[7]_i_17_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I5_O)        0.299    28.361 r  cpu/register_file/index1[7]_i_12/O
                         net (fo=3, routed)           0.843    29.204    cpu/register_file/index1[7]_i_12_n_0
    SLICE_X26Y177        LUT5 (Prop_lut5_I1_O)        0.124    29.328 r  cpu/register_file/index1[7]_i_6/O
                         net (fo=6, routed)           0.532    29.859    cpu/register_file/index2_reg[2]
    SLICE_X26Y176        LUT6 (Prop_lut6_I2_O)        0.124    29.983 r  cpu/register_file/buffer[1][7]_i_1/O
                         net (fo=8, routed)           0.893    30.876    cpu/ecall/buffer_reg[1][7]_3[0]
    SLICE_X31Y174        FDCE                                         r  cpu/ecall/buffer_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.665    15.930    cpu/ecall/cpu_clk_BUFG
    SLICE_X31Y174        FDCE                                         r  cpu/ecall/buffer_reg[1][7]/C
                         clock pessimism              0.634    16.563    
                         clock uncertainty           -0.035    16.528    
    SLICE_X31Y174        FDCE (Setup_fdce_C_CE)      -0.205    16.323    cpu/ecall/buffer_reg[1][7]
  -------------------------------------------------------------------
                         required time                         16.323    
                         arrival time                         -30.876    
  -------------------------------------------------------------------
                         slack                                -14.553    

Slack (VIOLATED) :        -14.495ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/buffer_reg[221][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.215ns  (logic 5.230ns (21.598%)  route 18.985ns (78.402%))
  Logic Levels:           29  (CARRY4=7 LUT3=2 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 15.945 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X30Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDCE (Prop_fdce_C_Q)         0.518     7.118 r  cpu/MEM_WB_reg_w_addr_reg[2]/Q
                         net (fo=35, routed)          0.460     7.578    cpu/ecall/registers_reg[10][31][2]
    SLICE_X31Y164        LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  cpu/ecall/registers[10][31]_i_5/O
                         net (fo=66, routed)          0.580     8.282    cpu/register_file/registers_reg[10][0]_1
    SLICE_X28Y164        LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  cpu/register_file/index1[7]_i_37/O
                         net (fo=1, routed)           0.401     8.807    cpu/register_file/ecall/p_0_in[1]
    SLICE_X29Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.463 r  cpu/register_file/index1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.463    cpu/register_file/index1_reg[7]_i_20_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.577 r  cpu/register_file/buffer_reg[1][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/register_file/buffer_reg[1][0]_i_37_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.691 r  cpu/register_file/buffer_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.691    cpu/register_file/buffer_reg[1][0]_i_103_n_0
    SLICE_X29Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  cpu/register_file/buffer_reg[1][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.805    cpu/register_file/buffer_reg[1][0]_i_131_n_0
    SLICE_X29Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  cpu/register_file/buffer_reg[2][1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.919    cpu/register_file/buffer_reg[2][1]_i_228_n_0
    SLICE_X29Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  cpu/register_file/buffer_reg[2][1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.033    cpu/register_file/buffer_reg[2][1]_i_233_n_0
    SLICE_X29Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.346 r  cpu/register_file/index1_reg[7]_i_152/O[3]
                         net (fo=2, routed)           0.658    11.004    cpu/register_file/ecall/int0[28]
    SLICE_X31Y169        LUT3 (Prop_lut3_I0_O)        0.306    11.310 r  cpu/register_file/index1[7]_i_147/O
                         net (fo=12, routed)          1.281    12.591    cpu/register_file/ecall/int[28]
    SLICE_X30Y174        LUT6 (Prop_lut6_I0_O)        0.124    12.715 r  cpu/register_file/index1[7]_i_154/O
                         net (fo=6, routed)           0.667    13.382    cpu/register_file/index1[7]_i_154_n_0
    SLICE_X32Y174        LUT5 (Prop_lut5_I2_O)        0.124    13.506 r  cpu/register_file/index1[7]_i_141/O
                         net (fo=6, routed)           0.917    14.423    cpu/register_file/index1[7]_i_141_n_0
    SLICE_X33Y174        LUT6 (Prop_lut6_I1_O)        0.124    14.547 r  cpu/register_file/buffer[2][1]_i_225/O
                         net (fo=9, routed)           0.951    15.498    cpu/register_file/buffer[2][1]_i_225_n_0
    SLICE_X35Y175        LUT5 (Prop_lut5_I1_O)        0.124    15.622 r  cpu/register_file/index1[7]_i_136/O
                         net (fo=5, routed)           0.861    16.483    cpu/register_file/index1[7]_i_136_n_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I0_O)        0.124    16.607 r  cpu/register_file/index1[7]_i_130/O
                         net (fo=7, routed)           0.764    17.371    cpu/register_file/index1[7]_i_130_n_0
    SLICE_X36Y175        LUT6 (Prop_lut6_I5_O)        0.124    17.495 r  cpu/register_file/buffer[2][1]_i_195/O
                         net (fo=6, routed)           0.893    18.388    cpu/register_file/buffer[2][1]_i_195_n_0
    SLICE_X39Y175        LUT6 (Prop_lut6_I2_O)        0.124    18.512 r  cpu/register_file/buffer[2][1]_i_163/O
                         net (fo=6, routed)           0.905    19.417    cpu/register_file/buffer[2][1]_i_163_n_0
    SLICE_X37Y174        LUT6 (Prop_lut6_I1_O)        0.124    19.541 r  cpu/register_file/buffer[2][1]_i_117/O
                         net (fo=7, routed)           1.116    20.657    cpu/register_file/buffer[2][1]_i_117_n_0
    SLICE_X39Y171        LUT6 (Prop_lut6_I3_O)        0.124    20.781 r  cpu/register_file/buffer[2][1]_i_91/O
                         net (fo=7, routed)           0.824    21.605    cpu/register_file/buffer[2][1]_i_91_n_0
    SLICE_X43Y171        LUT5 (Prop_lut5_I2_O)        0.124    21.729 r  cpu/register_file/buffer[2][1]_i_71/O
                         net (fo=3, routed)           0.876    22.604    cpu/register_file/buffer[2][1]_i_71_n_0
    SLICE_X46Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.728 r  cpu/register_file/buffer[2][1]_i_53/O
                         net (fo=7, routed)           0.857    23.586    cpu/register_file/buffer[2][1]_i_53_n_0
    SLICE_X44Y165        LUT6 (Prop_lut6_I4_O)        0.124    23.710 r  cpu/register_file/buffer[2][1]_i_29/O
                         net (fo=7, routed)           0.741    24.451    cpu/register_file/buffer[2][1]_i_29_n_0
    SLICE_X40Y171        LUT6 (Prop_lut6_I5_O)        0.124    24.575 r  cpu/register_file/buffer[2][1]_i_23/O
                         net (fo=4, routed)           0.820    25.394    cpu/register_file/buffer[2][1]_i_23_n_0
    SLICE_X41Y172        LUT5 (Prop_lut5_I0_O)        0.124    25.518 r  cpu/register_file/index1[7]_i_40/O
                         net (fo=2, routed)           1.106    26.624    cpu/register_file/index1[7]_i_40_n_0
    SLICE_X25Y171        LUT6 (Prop_lut6_I1_O)        0.124    26.748 f  cpu/register_file/index1[7]_i_27_comp/O
                         net (fo=1, routed)           0.864    27.611    cpu/register_file/index1[7]_i_27_n_0
    SLICE_X25Y179        LUT6 (Prop_lut6_I0_O)        0.124    27.735 f  cpu/register_file/index1[7]_i_18/O
                         net (fo=1, routed)           0.000    27.735    cpu/register_file/index1[7]_i_18_n_0
    SLICE_X25Y179        MUXF7 (Prop_muxf7_I0_O)      0.212    27.947 f  cpu/register_file/index1_reg[7]_i_13/O
                         net (fo=5, routed)           0.641    28.588    cpu/register_file/index2_reg[3]_1
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.299    28.887 f  cpu/register_file/buffer[2][7]_i_5/O
                         net (fo=125, routed)         1.272    30.159    cpu/ecall/buffer_reg[46][7]_0
    SLICE_X31Y188        LUT6 (Prop_lut6_I2_O)        0.124    30.283 r  cpu/ecall/buffer[221][7]_i_1/O
                         net (fo=8, routed)           0.532    30.816    cpu/ecall/buffer[221][7]_i_1_n_0
    SLICE_X31Y190        FDCE                                         r  cpu/ecall/buffer_reg[221][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.680    15.945    cpu/ecall/cpu_clk_BUFG
    SLICE_X31Y190        FDCE                                         r  cpu/ecall/buffer_reg[221][3]/C
                         clock pessimism              0.617    16.561    
                         clock uncertainty           -0.035    16.526    
    SLICE_X31Y190        FDCE (Setup_fdce_C_CE)      -0.205    16.321    cpu/ecall/buffer_reg[221][3]
  -------------------------------------------------------------------
                         required time                         16.321    
                         arrival time                         -30.816    
  -------------------------------------------------------------------
                         slack                                -14.495    

Slack (VIOLATED) :        -14.495ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/buffer_reg[221][7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.215ns  (logic 5.230ns (21.598%)  route 18.985ns (78.402%))
  Logic Levels:           29  (CARRY4=7 LUT3=2 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 15.945 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X30Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDCE (Prop_fdce_C_Q)         0.518     7.118 r  cpu/MEM_WB_reg_w_addr_reg[2]/Q
                         net (fo=35, routed)          0.460     7.578    cpu/ecall/registers_reg[10][31][2]
    SLICE_X31Y164        LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  cpu/ecall/registers[10][31]_i_5/O
                         net (fo=66, routed)          0.580     8.282    cpu/register_file/registers_reg[10][0]_1
    SLICE_X28Y164        LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  cpu/register_file/index1[7]_i_37/O
                         net (fo=1, routed)           0.401     8.807    cpu/register_file/ecall/p_0_in[1]
    SLICE_X29Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.463 r  cpu/register_file/index1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.463    cpu/register_file/index1_reg[7]_i_20_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.577 r  cpu/register_file/buffer_reg[1][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/register_file/buffer_reg[1][0]_i_37_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.691 r  cpu/register_file/buffer_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.691    cpu/register_file/buffer_reg[1][0]_i_103_n_0
    SLICE_X29Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  cpu/register_file/buffer_reg[1][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.805    cpu/register_file/buffer_reg[1][0]_i_131_n_0
    SLICE_X29Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  cpu/register_file/buffer_reg[2][1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.919    cpu/register_file/buffer_reg[2][1]_i_228_n_0
    SLICE_X29Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  cpu/register_file/buffer_reg[2][1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.033    cpu/register_file/buffer_reg[2][1]_i_233_n_0
    SLICE_X29Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.346 r  cpu/register_file/index1_reg[7]_i_152/O[3]
                         net (fo=2, routed)           0.658    11.004    cpu/register_file/ecall/int0[28]
    SLICE_X31Y169        LUT3 (Prop_lut3_I0_O)        0.306    11.310 r  cpu/register_file/index1[7]_i_147/O
                         net (fo=12, routed)          1.281    12.591    cpu/register_file/ecall/int[28]
    SLICE_X30Y174        LUT6 (Prop_lut6_I0_O)        0.124    12.715 r  cpu/register_file/index1[7]_i_154/O
                         net (fo=6, routed)           0.667    13.382    cpu/register_file/index1[7]_i_154_n_0
    SLICE_X32Y174        LUT5 (Prop_lut5_I2_O)        0.124    13.506 r  cpu/register_file/index1[7]_i_141/O
                         net (fo=6, routed)           0.917    14.423    cpu/register_file/index1[7]_i_141_n_0
    SLICE_X33Y174        LUT6 (Prop_lut6_I1_O)        0.124    14.547 r  cpu/register_file/buffer[2][1]_i_225/O
                         net (fo=9, routed)           0.951    15.498    cpu/register_file/buffer[2][1]_i_225_n_0
    SLICE_X35Y175        LUT5 (Prop_lut5_I1_O)        0.124    15.622 r  cpu/register_file/index1[7]_i_136/O
                         net (fo=5, routed)           0.861    16.483    cpu/register_file/index1[7]_i_136_n_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I0_O)        0.124    16.607 r  cpu/register_file/index1[7]_i_130/O
                         net (fo=7, routed)           0.764    17.371    cpu/register_file/index1[7]_i_130_n_0
    SLICE_X36Y175        LUT6 (Prop_lut6_I5_O)        0.124    17.495 r  cpu/register_file/buffer[2][1]_i_195/O
                         net (fo=6, routed)           0.893    18.388    cpu/register_file/buffer[2][1]_i_195_n_0
    SLICE_X39Y175        LUT6 (Prop_lut6_I2_O)        0.124    18.512 r  cpu/register_file/buffer[2][1]_i_163/O
                         net (fo=6, routed)           0.905    19.417    cpu/register_file/buffer[2][1]_i_163_n_0
    SLICE_X37Y174        LUT6 (Prop_lut6_I1_O)        0.124    19.541 r  cpu/register_file/buffer[2][1]_i_117/O
                         net (fo=7, routed)           1.116    20.657    cpu/register_file/buffer[2][1]_i_117_n_0
    SLICE_X39Y171        LUT6 (Prop_lut6_I3_O)        0.124    20.781 r  cpu/register_file/buffer[2][1]_i_91/O
                         net (fo=7, routed)           0.824    21.605    cpu/register_file/buffer[2][1]_i_91_n_0
    SLICE_X43Y171        LUT5 (Prop_lut5_I2_O)        0.124    21.729 r  cpu/register_file/buffer[2][1]_i_71/O
                         net (fo=3, routed)           0.876    22.604    cpu/register_file/buffer[2][1]_i_71_n_0
    SLICE_X46Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.728 r  cpu/register_file/buffer[2][1]_i_53/O
                         net (fo=7, routed)           0.857    23.586    cpu/register_file/buffer[2][1]_i_53_n_0
    SLICE_X44Y165        LUT6 (Prop_lut6_I4_O)        0.124    23.710 r  cpu/register_file/buffer[2][1]_i_29/O
                         net (fo=7, routed)           0.741    24.451    cpu/register_file/buffer[2][1]_i_29_n_0
    SLICE_X40Y171        LUT6 (Prop_lut6_I5_O)        0.124    24.575 r  cpu/register_file/buffer[2][1]_i_23/O
                         net (fo=4, routed)           0.820    25.394    cpu/register_file/buffer[2][1]_i_23_n_0
    SLICE_X41Y172        LUT5 (Prop_lut5_I0_O)        0.124    25.518 r  cpu/register_file/index1[7]_i_40/O
                         net (fo=2, routed)           1.106    26.624    cpu/register_file/index1[7]_i_40_n_0
    SLICE_X25Y171        LUT6 (Prop_lut6_I1_O)        0.124    26.748 f  cpu/register_file/index1[7]_i_27_comp/O
                         net (fo=1, routed)           0.864    27.611    cpu/register_file/index1[7]_i_27_n_0
    SLICE_X25Y179        LUT6 (Prop_lut6_I0_O)        0.124    27.735 f  cpu/register_file/index1[7]_i_18/O
                         net (fo=1, routed)           0.000    27.735    cpu/register_file/index1[7]_i_18_n_0
    SLICE_X25Y179        MUXF7 (Prop_muxf7_I0_O)      0.212    27.947 f  cpu/register_file/index1_reg[7]_i_13/O
                         net (fo=5, routed)           0.641    28.588    cpu/register_file/index2_reg[3]_1
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.299    28.887 f  cpu/register_file/buffer[2][7]_i_5/O
                         net (fo=125, routed)         1.272    30.159    cpu/ecall/buffer_reg[46][7]_0
    SLICE_X31Y188        LUT6 (Prop_lut6_I2_O)        0.124    30.283 r  cpu/ecall/buffer[221][7]_i_1/O
                         net (fo=8, routed)           0.532    30.816    cpu/ecall/buffer[221][7]_i_1_n_0
    SLICE_X31Y190        FDCE                                         r  cpu/ecall/buffer_reg[221][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.680    15.945    cpu/ecall/cpu_clk_BUFG
    SLICE_X31Y190        FDCE                                         r  cpu/ecall/buffer_reg[221][7]/C
                         clock pessimism              0.617    16.561    
                         clock uncertainty           -0.035    16.526    
    SLICE_X31Y190        FDCE (Setup_fdce_C_CE)      -0.205    16.321    cpu/ecall/buffer_reg[221][7]
  -------------------------------------------------------------------
                         required time                         16.321    
                         arrival time                         -30.816    
  -------------------------------------------------------------------
                         slack                                -14.495    

Slack (VIOLATED) :        -14.475ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/buffer_reg[239][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.182ns  (logic 5.230ns (21.628%)  route 18.952ns (78.372%))
  Logic Levels:           29  (CARRY4=7 LUT3=2 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 15.931 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X30Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDCE (Prop_fdce_C_Q)         0.518     7.118 r  cpu/MEM_WB_reg_w_addr_reg[2]/Q
                         net (fo=35, routed)          0.460     7.578    cpu/ecall/registers_reg[10][31][2]
    SLICE_X31Y164        LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  cpu/ecall/registers[10][31]_i_5/O
                         net (fo=66, routed)          0.580     8.282    cpu/register_file/registers_reg[10][0]_1
    SLICE_X28Y164        LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  cpu/register_file/index1[7]_i_37/O
                         net (fo=1, routed)           0.401     8.807    cpu/register_file/ecall/p_0_in[1]
    SLICE_X29Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.463 r  cpu/register_file/index1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.463    cpu/register_file/index1_reg[7]_i_20_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.577 r  cpu/register_file/buffer_reg[1][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/register_file/buffer_reg[1][0]_i_37_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.691 r  cpu/register_file/buffer_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.691    cpu/register_file/buffer_reg[1][0]_i_103_n_0
    SLICE_X29Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  cpu/register_file/buffer_reg[1][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.805    cpu/register_file/buffer_reg[1][0]_i_131_n_0
    SLICE_X29Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  cpu/register_file/buffer_reg[2][1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.919    cpu/register_file/buffer_reg[2][1]_i_228_n_0
    SLICE_X29Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  cpu/register_file/buffer_reg[2][1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.033    cpu/register_file/buffer_reg[2][1]_i_233_n_0
    SLICE_X29Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.346 r  cpu/register_file/index1_reg[7]_i_152/O[3]
                         net (fo=2, routed)           0.658    11.004    cpu/register_file/ecall/int0[28]
    SLICE_X31Y169        LUT3 (Prop_lut3_I0_O)        0.306    11.310 r  cpu/register_file/index1[7]_i_147/O
                         net (fo=12, routed)          1.281    12.591    cpu/register_file/ecall/int[28]
    SLICE_X30Y174        LUT6 (Prop_lut6_I0_O)        0.124    12.715 r  cpu/register_file/index1[7]_i_154/O
                         net (fo=6, routed)           0.667    13.382    cpu/register_file/index1[7]_i_154_n_0
    SLICE_X32Y174        LUT5 (Prop_lut5_I2_O)        0.124    13.506 r  cpu/register_file/index1[7]_i_141/O
                         net (fo=6, routed)           0.917    14.423    cpu/register_file/index1[7]_i_141_n_0
    SLICE_X33Y174        LUT6 (Prop_lut6_I1_O)        0.124    14.547 r  cpu/register_file/buffer[2][1]_i_225/O
                         net (fo=9, routed)           0.951    15.498    cpu/register_file/buffer[2][1]_i_225_n_0
    SLICE_X35Y175        LUT5 (Prop_lut5_I1_O)        0.124    15.622 r  cpu/register_file/index1[7]_i_136/O
                         net (fo=5, routed)           0.861    16.483    cpu/register_file/index1[7]_i_136_n_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I0_O)        0.124    16.607 r  cpu/register_file/index1[7]_i_130/O
                         net (fo=7, routed)           0.764    17.371    cpu/register_file/index1[7]_i_130_n_0
    SLICE_X36Y175        LUT6 (Prop_lut6_I5_O)        0.124    17.495 r  cpu/register_file/buffer[2][1]_i_195/O
                         net (fo=6, routed)           0.893    18.388    cpu/register_file/buffer[2][1]_i_195_n_0
    SLICE_X39Y175        LUT6 (Prop_lut6_I2_O)        0.124    18.512 r  cpu/register_file/buffer[2][1]_i_163/O
                         net (fo=6, routed)           0.905    19.417    cpu/register_file/buffer[2][1]_i_163_n_0
    SLICE_X37Y174        LUT6 (Prop_lut6_I1_O)        0.124    19.541 r  cpu/register_file/buffer[2][1]_i_117/O
                         net (fo=7, routed)           1.116    20.657    cpu/register_file/buffer[2][1]_i_117_n_0
    SLICE_X39Y171        LUT6 (Prop_lut6_I3_O)        0.124    20.781 r  cpu/register_file/buffer[2][1]_i_91/O
                         net (fo=7, routed)           0.824    21.605    cpu/register_file/buffer[2][1]_i_91_n_0
    SLICE_X43Y171        LUT5 (Prop_lut5_I2_O)        0.124    21.729 r  cpu/register_file/buffer[2][1]_i_71/O
                         net (fo=3, routed)           0.876    22.604    cpu/register_file/buffer[2][1]_i_71_n_0
    SLICE_X46Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.728 r  cpu/register_file/buffer[2][1]_i_53/O
                         net (fo=7, routed)           0.857    23.586    cpu/register_file/buffer[2][1]_i_53_n_0
    SLICE_X44Y165        LUT6 (Prop_lut6_I4_O)        0.124    23.710 r  cpu/register_file/buffer[2][1]_i_29/O
                         net (fo=7, routed)           0.741    24.451    cpu/register_file/buffer[2][1]_i_29_n_0
    SLICE_X40Y171        LUT6 (Prop_lut6_I5_O)        0.124    24.575 r  cpu/register_file/buffer[2][1]_i_23/O
                         net (fo=4, routed)           0.820    25.394    cpu/register_file/buffer[2][1]_i_23_n_0
    SLICE_X41Y172        LUT5 (Prop_lut5_I0_O)        0.124    25.518 r  cpu/register_file/index1[7]_i_40/O
                         net (fo=2, routed)           1.106    26.624    cpu/register_file/index1[7]_i_40_n_0
    SLICE_X25Y171        LUT6 (Prop_lut6_I1_O)        0.124    26.748 f  cpu/register_file/index1[7]_i_27_comp/O
                         net (fo=1, routed)           0.864    27.611    cpu/register_file/index1[7]_i_27_n_0
    SLICE_X25Y179        LUT6 (Prop_lut6_I0_O)        0.124    27.735 f  cpu/register_file/index1[7]_i_18/O
                         net (fo=1, routed)           0.000    27.735    cpu/register_file/index1[7]_i_18_n_0
    SLICE_X25Y179        MUXF7 (Prop_muxf7_I0_O)      0.212    27.947 f  cpu/register_file/index1_reg[7]_i_13/O
                         net (fo=5, routed)           0.641    28.588    cpu/register_file/index2_reg[3]_1
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.299    28.887 f  cpu/register_file/buffer[2][7]_i_5/O
                         net (fo=125, routed)         1.137    30.024    cpu/ecall/buffer_reg[46][7]_0
    SLICE_X40Y181        LUT5 (Prop_lut5_I4_O)        0.124    30.148 r  cpu/ecall/buffer[239][7]_i_1/O
                         net (fo=8, routed)           0.634    30.782    cpu/ecall/buffer[239][7]_i_1_n_0
    SLICE_X45Y181        FDCE                                         r  cpu/ecall/buffer_reg[239][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.666    15.931    cpu/ecall/cpu_clk_BUFG
    SLICE_X45Y181        FDCE                                         r  cpu/ecall/buffer_reg[239][0]/C
                         clock pessimism              0.617    16.547    
                         clock uncertainty           -0.035    16.512    
    SLICE_X45Y181        FDCE (Setup_fdce_C_CE)      -0.205    16.307    cpu/ecall/buffer_reg[239][0]
  -------------------------------------------------------------------
                         required time                         16.307    
                         arrival time                         -30.782    
  -------------------------------------------------------------------
                         slack                                -14.475    

Slack (VIOLATED) :        -14.453ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/buffer_reg[235][7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.169ns  (logic 5.230ns (21.639%)  route 18.939ns (78.361%))
  Logic Levels:           29  (CARRY4=7 LUT3=2 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 15.941 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X30Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDCE (Prop_fdce_C_Q)         0.518     7.118 r  cpu/MEM_WB_reg_w_addr_reg[2]/Q
                         net (fo=35, routed)          0.460     7.578    cpu/ecall/registers_reg[10][31][2]
    SLICE_X31Y164        LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  cpu/ecall/registers[10][31]_i_5/O
                         net (fo=66, routed)          0.580     8.282    cpu/register_file/registers_reg[10][0]_1
    SLICE_X28Y164        LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  cpu/register_file/index1[7]_i_37/O
                         net (fo=1, routed)           0.401     8.807    cpu/register_file/ecall/p_0_in[1]
    SLICE_X29Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.463 r  cpu/register_file/index1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.463    cpu/register_file/index1_reg[7]_i_20_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.577 r  cpu/register_file/buffer_reg[1][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/register_file/buffer_reg[1][0]_i_37_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.691 r  cpu/register_file/buffer_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.691    cpu/register_file/buffer_reg[1][0]_i_103_n_0
    SLICE_X29Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  cpu/register_file/buffer_reg[1][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.805    cpu/register_file/buffer_reg[1][0]_i_131_n_0
    SLICE_X29Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  cpu/register_file/buffer_reg[2][1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.919    cpu/register_file/buffer_reg[2][1]_i_228_n_0
    SLICE_X29Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  cpu/register_file/buffer_reg[2][1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.033    cpu/register_file/buffer_reg[2][1]_i_233_n_0
    SLICE_X29Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.346 r  cpu/register_file/index1_reg[7]_i_152/O[3]
                         net (fo=2, routed)           0.658    11.004    cpu/register_file/ecall/int0[28]
    SLICE_X31Y169        LUT3 (Prop_lut3_I0_O)        0.306    11.310 r  cpu/register_file/index1[7]_i_147/O
                         net (fo=12, routed)          1.281    12.591    cpu/register_file/ecall/int[28]
    SLICE_X30Y174        LUT6 (Prop_lut6_I0_O)        0.124    12.715 r  cpu/register_file/index1[7]_i_154/O
                         net (fo=6, routed)           0.667    13.382    cpu/register_file/index1[7]_i_154_n_0
    SLICE_X32Y174        LUT5 (Prop_lut5_I2_O)        0.124    13.506 r  cpu/register_file/index1[7]_i_141/O
                         net (fo=6, routed)           0.917    14.423    cpu/register_file/index1[7]_i_141_n_0
    SLICE_X33Y174        LUT6 (Prop_lut6_I1_O)        0.124    14.547 r  cpu/register_file/buffer[2][1]_i_225/O
                         net (fo=9, routed)           0.951    15.498    cpu/register_file/buffer[2][1]_i_225_n_0
    SLICE_X35Y175        LUT5 (Prop_lut5_I1_O)        0.124    15.622 r  cpu/register_file/index1[7]_i_136/O
                         net (fo=5, routed)           0.861    16.483    cpu/register_file/index1[7]_i_136_n_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I0_O)        0.124    16.607 r  cpu/register_file/index1[7]_i_130/O
                         net (fo=7, routed)           0.764    17.371    cpu/register_file/index1[7]_i_130_n_0
    SLICE_X36Y175        LUT6 (Prop_lut6_I5_O)        0.124    17.495 r  cpu/register_file/buffer[2][1]_i_195/O
                         net (fo=6, routed)           0.893    18.388    cpu/register_file/buffer[2][1]_i_195_n_0
    SLICE_X39Y175        LUT6 (Prop_lut6_I2_O)        0.124    18.512 r  cpu/register_file/buffer[2][1]_i_163/O
                         net (fo=6, routed)           0.905    19.417    cpu/register_file/buffer[2][1]_i_163_n_0
    SLICE_X37Y174        LUT6 (Prop_lut6_I1_O)        0.124    19.541 r  cpu/register_file/buffer[2][1]_i_117/O
                         net (fo=7, routed)           1.116    20.657    cpu/register_file/buffer[2][1]_i_117_n_0
    SLICE_X39Y171        LUT6 (Prop_lut6_I3_O)        0.124    20.781 r  cpu/register_file/buffer[2][1]_i_91/O
                         net (fo=7, routed)           0.824    21.605    cpu/register_file/buffer[2][1]_i_91_n_0
    SLICE_X43Y171        LUT5 (Prop_lut5_I2_O)        0.124    21.729 r  cpu/register_file/buffer[2][1]_i_71/O
                         net (fo=3, routed)           0.876    22.604    cpu/register_file/buffer[2][1]_i_71_n_0
    SLICE_X46Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.728 r  cpu/register_file/buffer[2][1]_i_53/O
                         net (fo=7, routed)           0.857    23.586    cpu/register_file/buffer[2][1]_i_53_n_0
    SLICE_X44Y165        LUT6 (Prop_lut6_I4_O)        0.124    23.710 r  cpu/register_file/buffer[2][1]_i_29/O
                         net (fo=7, routed)           0.741    24.451    cpu/register_file/buffer[2][1]_i_29_n_0
    SLICE_X40Y171        LUT6 (Prop_lut6_I5_O)        0.124    24.575 r  cpu/register_file/buffer[2][1]_i_23/O
                         net (fo=4, routed)           0.820    25.394    cpu/register_file/buffer[2][1]_i_23_n_0
    SLICE_X41Y172        LUT5 (Prop_lut5_I0_O)        0.124    25.518 r  cpu/register_file/index1[7]_i_40/O
                         net (fo=2, routed)           1.106    26.624    cpu/register_file/index1[7]_i_40_n_0
    SLICE_X25Y171        LUT6 (Prop_lut6_I1_O)        0.124    26.748 f  cpu/register_file/index1[7]_i_27_comp/O
                         net (fo=1, routed)           0.864    27.611    cpu/register_file/index1[7]_i_27_n_0
    SLICE_X25Y179        LUT6 (Prop_lut6_I0_O)        0.124    27.735 f  cpu/register_file/index1[7]_i_18/O
                         net (fo=1, routed)           0.000    27.735    cpu/register_file/index1[7]_i_18_n_0
    SLICE_X25Y179        MUXF7 (Prop_muxf7_I0_O)      0.212    27.947 f  cpu/register_file/index1_reg[7]_i_13/O
                         net (fo=5, routed)           0.641    28.588    cpu/register_file/index2_reg[3]_1
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.299    28.887 f  cpu/register_file/buffer[2][7]_i_5/O
                         net (fo=125, routed)         1.100    29.987    cpu/ecall/buffer_reg[46][7]_0
    SLICE_X34Y181        LUT6 (Prop_lut6_I2_O)        0.124    30.111 r  cpu/ecall/buffer[235][7]_i_1/O
                         net (fo=8, routed)           0.658    30.770    cpu/ecall/buffer[235][7]_i_1_n_0
    SLICE_X37Y185        FDCE                                         r  cpu/ecall/buffer_reg[235][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.676    15.941    cpu/ecall/cpu_clk_BUFG
    SLICE_X37Y185        FDCE                                         r  cpu/ecall/buffer_reg[235][7]/C
                         clock pessimism              0.617    16.557    
                         clock uncertainty           -0.035    16.522    
    SLICE_X37Y185        FDCE (Setup_fdce_C_CE)      -0.205    16.317    cpu/ecall/buffer_reg[235][7]
  -------------------------------------------------------------------
                         required time                         16.317    
                         arrival time                         -30.770    
  -------------------------------------------------------------------
                         slack                                -14.453    

Slack (VIOLATED) :        -14.442ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/buffer_reg[1][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.150ns  (logic 5.276ns (21.847%)  route 18.874ns (78.153%))
  Logic Levels:           30  (CARRY4=7 LUT3=2 LUT4=1 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 15.932 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X30Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDCE (Prop_fdce_C_Q)         0.518     7.118 r  cpu/MEM_WB_reg_w_addr_reg[2]/Q
                         net (fo=35, routed)          0.460     7.578    cpu/ecall/registers_reg[10][31][2]
    SLICE_X31Y164        LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  cpu/ecall/registers[10][31]_i_5/O
                         net (fo=66, routed)          0.580     8.282    cpu/register_file/registers_reg[10][0]_1
    SLICE_X28Y164        LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  cpu/register_file/index1[7]_i_37/O
                         net (fo=1, routed)           0.401     8.807    cpu/register_file/ecall/p_0_in[1]
    SLICE_X29Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.463 r  cpu/register_file/index1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.463    cpu/register_file/index1_reg[7]_i_20_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.577 r  cpu/register_file/buffer_reg[1][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/register_file/buffer_reg[1][0]_i_37_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.691 r  cpu/register_file/buffer_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.691    cpu/register_file/buffer_reg[1][0]_i_103_n_0
    SLICE_X29Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  cpu/register_file/buffer_reg[1][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.805    cpu/register_file/buffer_reg[1][0]_i_131_n_0
    SLICE_X29Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  cpu/register_file/buffer_reg[2][1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.919    cpu/register_file/buffer_reg[2][1]_i_228_n_0
    SLICE_X29Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  cpu/register_file/buffer_reg[2][1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.033    cpu/register_file/buffer_reg[2][1]_i_233_n_0
    SLICE_X29Y169        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.272 r  cpu/register_file/index1_reg[7]_i_152/O[2]
                         net (fo=1, routed)           0.644    10.916    cpu/register_file/ecall/int0[27]
    SLICE_X29Y171        LUT3 (Prop_lut3_I0_O)        0.302    11.218 r  cpu/register_file/index1[7]_i_143/O
                         net (fo=12, routed)          1.089    12.307    cpu/register_file/ecall/int[27]
    SLICE_X29Y172        LUT6 (Prop_lut6_I1_O)        0.124    12.431 r  cpu/register_file/index1[7]_i_169/O
                         net (fo=5, routed)           0.835    13.266    cpu/register_file/index1[7]_i_169_n_0
    SLICE_X28Y173        LUT6 (Prop_lut6_I0_O)        0.124    13.390 r  cpu/register_file/index1[7]_i_163/O
                         net (fo=4, routed)           1.051    14.441    cpu/register_file/index1[7]_i_163_n_0
    SLICE_X33Y176        LUT6 (Prop_lut6_I5_O)        0.124    14.565 r  cpu/register_file/index1[7]_i_149/O
                         net (fo=4, routed)           0.822    15.387    cpu/register_file/index1[7]_i_149_n_0
    SLICE_X30Y175        LUT5 (Prop_lut5_I4_O)        0.124    15.511 r  cpu/register_file/index1[7]_i_134/O
                         net (fo=6, routed)           0.862    16.373    cpu/register_file/index1[7]_i_134_n_0
    SLICE_X34Y175        LUT6 (Prop_lut6_I1_O)        0.124    16.497 r  cpu/register_file/buffer[2][1]_i_202/O
                         net (fo=9, routed)           1.167    17.664    cpu/register_file/buffer[2][1]_i_202_n_0
    SLICE_X36Y171        LUT6 (Prop_lut6_I3_O)        0.124    17.788 r  cpu/register_file/buffer[2][1]_i_170/O
                         net (fo=5, routed)           0.975    18.763    cpu/register_file/buffer[2][1]_i_170_n_0
    SLICE_X36Y174        LUT6 (Prop_lut6_I2_O)        0.124    18.887 r  cpu/register_file/buffer[2][1]_i_165/O
                         net (fo=4, routed)           0.837    19.724    cpu/register_file/buffer[2][1]_i_165_n_0
    SLICE_X39Y174        LUT6 (Prop_lut6_I5_O)        0.124    19.848 r  cpu/register_file/buffer[2][1]_i_118/O
                         net (fo=7, routed)           0.673    20.521    cpu/register_file/buffer[2][1]_i_118_n_0
    SLICE_X39Y173        LUT5 (Prop_lut5_I3_O)        0.124    20.645 r  cpu/register_file/buffer[2][1]_i_108/O
                         net (fo=5, routed)           0.874    21.519    cpu/register_file/buffer[2][1]_i_108_n_0
    SLICE_X38Y174        LUT5 (Prop_lut5_I4_O)        0.124    21.643 r  cpu/register_file/buffer[2][1]_i_98/O
                         net (fo=5, routed)           0.887    22.530    cpu/register_file/buffer[2][1]_i_98_n_0
    SLICE_X34Y177        LUT6 (Prop_lut6_I0_O)        0.124    22.654 r  cpu/register_file/buffer[2][1]_i_124/O
                         net (fo=4, routed)           0.647    23.301    cpu/register_file/buffer[2][1]_i_124_n_0
    SLICE_X33Y176        LUT6 (Prop_lut6_I5_O)        0.124    23.425 r  cpu/register_file/buffer[2][1]_i_74/O
                         net (fo=5, routed)           0.837    24.261    cpu/register_file/buffer[2][1]_i_74_n_0
    SLICE_X32Y178        LUT4 (Prop_lut4_I0_O)        0.124    24.385 r  cpu/register_file/buffer[2][1]_i_82/O
                         net (fo=6, routed)           0.842    25.227    cpu/register_file/buffer[2][1]_i_82_n_0
    SLICE_X32Y177        LUT6 (Prop_lut6_I0_O)        0.124    25.351 r  cpu/register_file/buffer[1][0]_i_62/O
                         net (fo=4, routed)           0.813    26.164    cpu/register_file/buffer[1][0]_i_62_n_0
    SLICE_X30Y178        LUT5 (Prop_lut5_I4_O)        0.124    26.288 r  cpu/register_file/index1[7]_i_46/O
                         net (fo=1, routed)           0.589    26.877    cpu/register_file/ecall/bcds[1]__0[2]
    SLICE_X29Y177        LUT6 (Prop_lut6_I0_O)        0.124    27.001 r  cpu/register_file/index1[7]_i_25/O
                         net (fo=1, routed)           0.000    27.001    cpu/register_file/index1[7]_i_25_n_0
    SLICE_X29Y177        MUXF7 (Prop_muxf7_I0_O)      0.212    27.213 r  cpu/register_file/index1_reg[7]_i_17/O
                         net (fo=2, routed)           0.849    28.062    cpu/register_file/index1_reg[7]_i_17_n_0
    SLICE_X29Y177        LUT6 (Prop_lut6_I5_O)        0.299    28.361 r  cpu/register_file/index1[7]_i_12/O
                         net (fo=3, routed)           0.843    29.204    cpu/register_file/index1[7]_i_12_n_0
    SLICE_X26Y177        LUT5 (Prop_lut5_I1_O)        0.124    29.328 r  cpu/register_file/index1[7]_i_6/O
                         net (fo=6, routed)           0.532    29.859    cpu/register_file/index2_reg[2]
    SLICE_X26Y176        LUT6 (Prop_lut6_I2_O)        0.124    29.983 r  cpu/register_file/buffer[1][7]_i_1/O
                         net (fo=8, routed)           0.767    30.750    cpu/ecall/buffer_reg[1][7]_3[0]
    SLICE_X37Y172        FDCE                                         r  cpu/ecall/buffer_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.667    15.932    cpu/ecall/cpu_clk_BUFG
    SLICE_X37Y172        FDCE                                         r  cpu/ecall/buffer_reg[1][5]/C
                         clock pessimism              0.617    16.548    
                         clock uncertainty           -0.035    16.513    
    SLICE_X37Y172        FDCE (Setup_fdce_C_CE)      -0.205    16.308    cpu/ecall/buffer_reg[1][5]
  -------------------------------------------------------------------
                         required time                         16.308    
                         arrival time                         -30.750    
  -------------------------------------------------------------------
                         slack                                -14.442    

Slack (VIOLATED) :        -14.437ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/buffer_reg[221][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.158ns  (logic 5.230ns (21.649%)  route 18.928ns (78.351%))
  Logic Levels:           29  (CARRY4=7 LUT3=2 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 15.945 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X30Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDCE (Prop_fdce_C_Q)         0.518     7.118 r  cpu/MEM_WB_reg_w_addr_reg[2]/Q
                         net (fo=35, routed)          0.460     7.578    cpu/ecall/registers_reg[10][31][2]
    SLICE_X31Y164        LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  cpu/ecall/registers[10][31]_i_5/O
                         net (fo=66, routed)          0.580     8.282    cpu/register_file/registers_reg[10][0]_1
    SLICE_X28Y164        LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  cpu/register_file/index1[7]_i_37/O
                         net (fo=1, routed)           0.401     8.807    cpu/register_file/ecall/p_0_in[1]
    SLICE_X29Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.463 r  cpu/register_file/index1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.463    cpu/register_file/index1_reg[7]_i_20_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.577 r  cpu/register_file/buffer_reg[1][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/register_file/buffer_reg[1][0]_i_37_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.691 r  cpu/register_file/buffer_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.691    cpu/register_file/buffer_reg[1][0]_i_103_n_0
    SLICE_X29Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  cpu/register_file/buffer_reg[1][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.805    cpu/register_file/buffer_reg[1][0]_i_131_n_0
    SLICE_X29Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  cpu/register_file/buffer_reg[2][1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.919    cpu/register_file/buffer_reg[2][1]_i_228_n_0
    SLICE_X29Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  cpu/register_file/buffer_reg[2][1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.033    cpu/register_file/buffer_reg[2][1]_i_233_n_0
    SLICE_X29Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.346 r  cpu/register_file/index1_reg[7]_i_152/O[3]
                         net (fo=2, routed)           0.658    11.004    cpu/register_file/ecall/int0[28]
    SLICE_X31Y169        LUT3 (Prop_lut3_I0_O)        0.306    11.310 r  cpu/register_file/index1[7]_i_147/O
                         net (fo=12, routed)          1.281    12.591    cpu/register_file/ecall/int[28]
    SLICE_X30Y174        LUT6 (Prop_lut6_I0_O)        0.124    12.715 r  cpu/register_file/index1[7]_i_154/O
                         net (fo=6, routed)           0.667    13.382    cpu/register_file/index1[7]_i_154_n_0
    SLICE_X32Y174        LUT5 (Prop_lut5_I2_O)        0.124    13.506 r  cpu/register_file/index1[7]_i_141/O
                         net (fo=6, routed)           0.917    14.423    cpu/register_file/index1[7]_i_141_n_0
    SLICE_X33Y174        LUT6 (Prop_lut6_I1_O)        0.124    14.547 r  cpu/register_file/buffer[2][1]_i_225/O
                         net (fo=9, routed)           0.951    15.498    cpu/register_file/buffer[2][1]_i_225_n_0
    SLICE_X35Y175        LUT5 (Prop_lut5_I1_O)        0.124    15.622 r  cpu/register_file/index1[7]_i_136/O
                         net (fo=5, routed)           0.861    16.483    cpu/register_file/index1[7]_i_136_n_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I0_O)        0.124    16.607 r  cpu/register_file/index1[7]_i_130/O
                         net (fo=7, routed)           0.764    17.371    cpu/register_file/index1[7]_i_130_n_0
    SLICE_X36Y175        LUT6 (Prop_lut6_I5_O)        0.124    17.495 r  cpu/register_file/buffer[2][1]_i_195/O
                         net (fo=6, routed)           0.893    18.388    cpu/register_file/buffer[2][1]_i_195_n_0
    SLICE_X39Y175        LUT6 (Prop_lut6_I2_O)        0.124    18.512 r  cpu/register_file/buffer[2][1]_i_163/O
                         net (fo=6, routed)           0.905    19.417    cpu/register_file/buffer[2][1]_i_163_n_0
    SLICE_X37Y174        LUT6 (Prop_lut6_I1_O)        0.124    19.541 r  cpu/register_file/buffer[2][1]_i_117/O
                         net (fo=7, routed)           1.116    20.657    cpu/register_file/buffer[2][1]_i_117_n_0
    SLICE_X39Y171        LUT6 (Prop_lut6_I3_O)        0.124    20.781 r  cpu/register_file/buffer[2][1]_i_91/O
                         net (fo=7, routed)           0.824    21.605    cpu/register_file/buffer[2][1]_i_91_n_0
    SLICE_X43Y171        LUT5 (Prop_lut5_I2_O)        0.124    21.729 r  cpu/register_file/buffer[2][1]_i_71/O
                         net (fo=3, routed)           0.876    22.604    cpu/register_file/buffer[2][1]_i_71_n_0
    SLICE_X46Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.728 r  cpu/register_file/buffer[2][1]_i_53/O
                         net (fo=7, routed)           0.857    23.586    cpu/register_file/buffer[2][1]_i_53_n_0
    SLICE_X44Y165        LUT6 (Prop_lut6_I4_O)        0.124    23.710 r  cpu/register_file/buffer[2][1]_i_29/O
                         net (fo=7, routed)           0.741    24.451    cpu/register_file/buffer[2][1]_i_29_n_0
    SLICE_X40Y171        LUT6 (Prop_lut6_I5_O)        0.124    24.575 r  cpu/register_file/buffer[2][1]_i_23/O
                         net (fo=4, routed)           0.820    25.394    cpu/register_file/buffer[2][1]_i_23_n_0
    SLICE_X41Y172        LUT5 (Prop_lut5_I0_O)        0.124    25.518 r  cpu/register_file/index1[7]_i_40/O
                         net (fo=2, routed)           1.106    26.624    cpu/register_file/index1[7]_i_40_n_0
    SLICE_X25Y171        LUT6 (Prop_lut6_I1_O)        0.124    26.748 f  cpu/register_file/index1[7]_i_27_comp/O
                         net (fo=1, routed)           0.864    27.611    cpu/register_file/index1[7]_i_27_n_0
    SLICE_X25Y179        LUT6 (Prop_lut6_I0_O)        0.124    27.735 f  cpu/register_file/index1[7]_i_18/O
                         net (fo=1, routed)           0.000    27.735    cpu/register_file/index1[7]_i_18_n_0
    SLICE_X25Y179        MUXF7 (Prop_muxf7_I0_O)      0.212    27.947 f  cpu/register_file/index1_reg[7]_i_13/O
                         net (fo=5, routed)           0.641    28.588    cpu/register_file/index2_reg[3]_1
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.299    28.887 f  cpu/register_file/buffer[2][7]_i_5/O
                         net (fo=125, routed)         1.272    30.159    cpu/ecall/buffer_reg[46][7]_0
    SLICE_X31Y188        LUT6 (Prop_lut6_I2_O)        0.124    30.283 r  cpu/ecall/buffer[221][7]_i_1/O
                         net (fo=8, routed)           0.475    30.758    cpu/ecall/buffer[221][7]_i_1_n_0
    SLICE_X32Y190        FDCE                                         r  cpu/ecall/buffer_reg[221][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.680    15.945    cpu/ecall/cpu_clk_BUFG
    SLICE_X32Y190        FDCE                                         r  cpu/ecall/buffer_reg[221][0]/C
                         clock pessimism              0.617    16.561    
                         clock uncertainty           -0.035    16.526    
    SLICE_X32Y190        FDCE (Setup_fdce_C_CE)      -0.205    16.321    cpu/ecall/buffer_reg[221][0]
  -------------------------------------------------------------------
                         required time                         16.321    
                         arrival time                         -30.758    
  -------------------------------------------------------------------
                         slack                                -14.437    

Slack (VIOLATED) :        -14.437ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/buffer_reg[221][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.158ns  (logic 5.230ns (21.649%)  route 18.928ns (78.351%))
  Logic Levels:           29  (CARRY4=7 LUT3=2 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 15.945 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X30Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDCE (Prop_fdce_C_Q)         0.518     7.118 r  cpu/MEM_WB_reg_w_addr_reg[2]/Q
                         net (fo=35, routed)          0.460     7.578    cpu/ecall/registers_reg[10][31][2]
    SLICE_X31Y164        LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  cpu/ecall/registers[10][31]_i_5/O
                         net (fo=66, routed)          0.580     8.282    cpu/register_file/registers_reg[10][0]_1
    SLICE_X28Y164        LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  cpu/register_file/index1[7]_i_37/O
                         net (fo=1, routed)           0.401     8.807    cpu/register_file/ecall/p_0_in[1]
    SLICE_X29Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.463 r  cpu/register_file/index1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.463    cpu/register_file/index1_reg[7]_i_20_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.577 r  cpu/register_file/buffer_reg[1][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/register_file/buffer_reg[1][0]_i_37_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.691 r  cpu/register_file/buffer_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.691    cpu/register_file/buffer_reg[1][0]_i_103_n_0
    SLICE_X29Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  cpu/register_file/buffer_reg[1][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.805    cpu/register_file/buffer_reg[1][0]_i_131_n_0
    SLICE_X29Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  cpu/register_file/buffer_reg[2][1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.919    cpu/register_file/buffer_reg[2][1]_i_228_n_0
    SLICE_X29Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  cpu/register_file/buffer_reg[2][1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.033    cpu/register_file/buffer_reg[2][1]_i_233_n_0
    SLICE_X29Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.346 r  cpu/register_file/index1_reg[7]_i_152/O[3]
                         net (fo=2, routed)           0.658    11.004    cpu/register_file/ecall/int0[28]
    SLICE_X31Y169        LUT3 (Prop_lut3_I0_O)        0.306    11.310 r  cpu/register_file/index1[7]_i_147/O
                         net (fo=12, routed)          1.281    12.591    cpu/register_file/ecall/int[28]
    SLICE_X30Y174        LUT6 (Prop_lut6_I0_O)        0.124    12.715 r  cpu/register_file/index1[7]_i_154/O
                         net (fo=6, routed)           0.667    13.382    cpu/register_file/index1[7]_i_154_n_0
    SLICE_X32Y174        LUT5 (Prop_lut5_I2_O)        0.124    13.506 r  cpu/register_file/index1[7]_i_141/O
                         net (fo=6, routed)           0.917    14.423    cpu/register_file/index1[7]_i_141_n_0
    SLICE_X33Y174        LUT6 (Prop_lut6_I1_O)        0.124    14.547 r  cpu/register_file/buffer[2][1]_i_225/O
                         net (fo=9, routed)           0.951    15.498    cpu/register_file/buffer[2][1]_i_225_n_0
    SLICE_X35Y175        LUT5 (Prop_lut5_I1_O)        0.124    15.622 r  cpu/register_file/index1[7]_i_136/O
                         net (fo=5, routed)           0.861    16.483    cpu/register_file/index1[7]_i_136_n_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I0_O)        0.124    16.607 r  cpu/register_file/index1[7]_i_130/O
                         net (fo=7, routed)           0.764    17.371    cpu/register_file/index1[7]_i_130_n_0
    SLICE_X36Y175        LUT6 (Prop_lut6_I5_O)        0.124    17.495 r  cpu/register_file/buffer[2][1]_i_195/O
                         net (fo=6, routed)           0.893    18.388    cpu/register_file/buffer[2][1]_i_195_n_0
    SLICE_X39Y175        LUT6 (Prop_lut6_I2_O)        0.124    18.512 r  cpu/register_file/buffer[2][1]_i_163/O
                         net (fo=6, routed)           0.905    19.417    cpu/register_file/buffer[2][1]_i_163_n_0
    SLICE_X37Y174        LUT6 (Prop_lut6_I1_O)        0.124    19.541 r  cpu/register_file/buffer[2][1]_i_117/O
                         net (fo=7, routed)           1.116    20.657    cpu/register_file/buffer[2][1]_i_117_n_0
    SLICE_X39Y171        LUT6 (Prop_lut6_I3_O)        0.124    20.781 r  cpu/register_file/buffer[2][1]_i_91/O
                         net (fo=7, routed)           0.824    21.605    cpu/register_file/buffer[2][1]_i_91_n_0
    SLICE_X43Y171        LUT5 (Prop_lut5_I2_O)        0.124    21.729 r  cpu/register_file/buffer[2][1]_i_71/O
                         net (fo=3, routed)           0.876    22.604    cpu/register_file/buffer[2][1]_i_71_n_0
    SLICE_X46Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.728 r  cpu/register_file/buffer[2][1]_i_53/O
                         net (fo=7, routed)           0.857    23.586    cpu/register_file/buffer[2][1]_i_53_n_0
    SLICE_X44Y165        LUT6 (Prop_lut6_I4_O)        0.124    23.710 r  cpu/register_file/buffer[2][1]_i_29/O
                         net (fo=7, routed)           0.741    24.451    cpu/register_file/buffer[2][1]_i_29_n_0
    SLICE_X40Y171        LUT6 (Prop_lut6_I5_O)        0.124    24.575 r  cpu/register_file/buffer[2][1]_i_23/O
                         net (fo=4, routed)           0.820    25.394    cpu/register_file/buffer[2][1]_i_23_n_0
    SLICE_X41Y172        LUT5 (Prop_lut5_I0_O)        0.124    25.518 r  cpu/register_file/index1[7]_i_40/O
                         net (fo=2, routed)           1.106    26.624    cpu/register_file/index1[7]_i_40_n_0
    SLICE_X25Y171        LUT6 (Prop_lut6_I1_O)        0.124    26.748 f  cpu/register_file/index1[7]_i_27_comp/O
                         net (fo=1, routed)           0.864    27.611    cpu/register_file/index1[7]_i_27_n_0
    SLICE_X25Y179        LUT6 (Prop_lut6_I0_O)        0.124    27.735 f  cpu/register_file/index1[7]_i_18/O
                         net (fo=1, routed)           0.000    27.735    cpu/register_file/index1[7]_i_18_n_0
    SLICE_X25Y179        MUXF7 (Prop_muxf7_I0_O)      0.212    27.947 f  cpu/register_file/index1_reg[7]_i_13/O
                         net (fo=5, routed)           0.641    28.588    cpu/register_file/index2_reg[3]_1
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.299    28.887 f  cpu/register_file/buffer[2][7]_i_5/O
                         net (fo=125, routed)         1.272    30.159    cpu/ecall/buffer_reg[46][7]_0
    SLICE_X31Y188        LUT6 (Prop_lut6_I2_O)        0.124    30.283 r  cpu/ecall/buffer[221][7]_i_1/O
                         net (fo=8, routed)           0.475    30.758    cpu/ecall/buffer[221][7]_i_1_n_0
    SLICE_X32Y190        FDCE                                         r  cpu/ecall/buffer_reg[221][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.680    15.945    cpu/ecall/cpu_clk_BUFG
    SLICE_X32Y190        FDCE                                         r  cpu/ecall/buffer_reg[221][1]/C
                         clock pessimism              0.617    16.561    
                         clock uncertainty           -0.035    16.526    
    SLICE_X32Y190        FDCE (Setup_fdce_C_CE)      -0.205    16.321    cpu/ecall/buffer_reg[221][1]
  -------------------------------------------------------------------
                         required time                         16.321    
                         arrival time                         -30.758    
  -------------------------------------------------------------------
                         slack                                -14.437    

Slack (VIOLATED) :        -14.437ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/buffer_reg[221][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.158ns  (logic 5.230ns (21.649%)  route 18.928ns (78.351%))
  Logic Levels:           29  (CARRY4=7 LUT3=2 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 15.945 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X30Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDCE (Prop_fdce_C_Q)         0.518     7.118 r  cpu/MEM_WB_reg_w_addr_reg[2]/Q
                         net (fo=35, routed)          0.460     7.578    cpu/ecall/registers_reg[10][31][2]
    SLICE_X31Y164        LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  cpu/ecall/registers[10][31]_i_5/O
                         net (fo=66, routed)          0.580     8.282    cpu/register_file/registers_reg[10][0]_1
    SLICE_X28Y164        LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  cpu/register_file/index1[7]_i_37/O
                         net (fo=1, routed)           0.401     8.807    cpu/register_file/ecall/p_0_in[1]
    SLICE_X29Y163        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.463 r  cpu/register_file/index1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.463    cpu/register_file/index1_reg[7]_i_20_n_0
    SLICE_X29Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.577 r  cpu/register_file/buffer_reg[1][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.577    cpu/register_file/buffer_reg[1][0]_i_37_n_0
    SLICE_X29Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.691 r  cpu/register_file/buffer_reg[1][0]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.691    cpu/register_file/buffer_reg[1][0]_i_103_n_0
    SLICE_X29Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  cpu/register_file/buffer_reg[1][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.805    cpu/register_file/buffer_reg[1][0]_i_131_n_0
    SLICE_X29Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  cpu/register_file/buffer_reg[2][1]_i_228/CO[3]
                         net (fo=1, routed)           0.000     9.919    cpu/register_file/buffer_reg[2][1]_i_228_n_0
    SLICE_X29Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  cpu/register_file/buffer_reg[2][1]_i_233/CO[3]
                         net (fo=1, routed)           0.000    10.033    cpu/register_file/buffer_reg[2][1]_i_233_n_0
    SLICE_X29Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.346 r  cpu/register_file/index1_reg[7]_i_152/O[3]
                         net (fo=2, routed)           0.658    11.004    cpu/register_file/ecall/int0[28]
    SLICE_X31Y169        LUT3 (Prop_lut3_I0_O)        0.306    11.310 r  cpu/register_file/index1[7]_i_147/O
                         net (fo=12, routed)          1.281    12.591    cpu/register_file/ecall/int[28]
    SLICE_X30Y174        LUT6 (Prop_lut6_I0_O)        0.124    12.715 r  cpu/register_file/index1[7]_i_154/O
                         net (fo=6, routed)           0.667    13.382    cpu/register_file/index1[7]_i_154_n_0
    SLICE_X32Y174        LUT5 (Prop_lut5_I2_O)        0.124    13.506 r  cpu/register_file/index1[7]_i_141/O
                         net (fo=6, routed)           0.917    14.423    cpu/register_file/index1[7]_i_141_n_0
    SLICE_X33Y174        LUT6 (Prop_lut6_I1_O)        0.124    14.547 r  cpu/register_file/buffer[2][1]_i_225/O
                         net (fo=9, routed)           0.951    15.498    cpu/register_file/buffer[2][1]_i_225_n_0
    SLICE_X35Y175        LUT5 (Prop_lut5_I1_O)        0.124    15.622 r  cpu/register_file/index1[7]_i_136/O
                         net (fo=5, routed)           0.861    16.483    cpu/register_file/index1[7]_i_136_n_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I0_O)        0.124    16.607 r  cpu/register_file/index1[7]_i_130/O
                         net (fo=7, routed)           0.764    17.371    cpu/register_file/index1[7]_i_130_n_0
    SLICE_X36Y175        LUT6 (Prop_lut6_I5_O)        0.124    17.495 r  cpu/register_file/buffer[2][1]_i_195/O
                         net (fo=6, routed)           0.893    18.388    cpu/register_file/buffer[2][1]_i_195_n_0
    SLICE_X39Y175        LUT6 (Prop_lut6_I2_O)        0.124    18.512 r  cpu/register_file/buffer[2][1]_i_163/O
                         net (fo=6, routed)           0.905    19.417    cpu/register_file/buffer[2][1]_i_163_n_0
    SLICE_X37Y174        LUT6 (Prop_lut6_I1_O)        0.124    19.541 r  cpu/register_file/buffer[2][1]_i_117/O
                         net (fo=7, routed)           1.116    20.657    cpu/register_file/buffer[2][1]_i_117_n_0
    SLICE_X39Y171        LUT6 (Prop_lut6_I3_O)        0.124    20.781 r  cpu/register_file/buffer[2][1]_i_91/O
                         net (fo=7, routed)           0.824    21.605    cpu/register_file/buffer[2][1]_i_91_n_0
    SLICE_X43Y171        LUT5 (Prop_lut5_I2_O)        0.124    21.729 r  cpu/register_file/buffer[2][1]_i_71/O
                         net (fo=3, routed)           0.876    22.604    cpu/register_file/buffer[2][1]_i_71_n_0
    SLICE_X46Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.728 r  cpu/register_file/buffer[2][1]_i_53/O
                         net (fo=7, routed)           0.857    23.586    cpu/register_file/buffer[2][1]_i_53_n_0
    SLICE_X44Y165        LUT6 (Prop_lut6_I4_O)        0.124    23.710 r  cpu/register_file/buffer[2][1]_i_29/O
                         net (fo=7, routed)           0.741    24.451    cpu/register_file/buffer[2][1]_i_29_n_0
    SLICE_X40Y171        LUT6 (Prop_lut6_I5_O)        0.124    24.575 r  cpu/register_file/buffer[2][1]_i_23/O
                         net (fo=4, routed)           0.820    25.394    cpu/register_file/buffer[2][1]_i_23_n_0
    SLICE_X41Y172        LUT5 (Prop_lut5_I0_O)        0.124    25.518 r  cpu/register_file/index1[7]_i_40/O
                         net (fo=2, routed)           1.106    26.624    cpu/register_file/index1[7]_i_40_n_0
    SLICE_X25Y171        LUT6 (Prop_lut6_I1_O)        0.124    26.748 f  cpu/register_file/index1[7]_i_27_comp/O
                         net (fo=1, routed)           0.864    27.611    cpu/register_file/index1[7]_i_27_n_0
    SLICE_X25Y179        LUT6 (Prop_lut6_I0_O)        0.124    27.735 f  cpu/register_file/index1[7]_i_18/O
                         net (fo=1, routed)           0.000    27.735    cpu/register_file/index1[7]_i_18_n_0
    SLICE_X25Y179        MUXF7 (Prop_muxf7_I0_O)      0.212    27.947 f  cpu/register_file/index1_reg[7]_i_13/O
                         net (fo=5, routed)           0.641    28.588    cpu/register_file/index2_reg[3]_1
    SLICE_X25Y178        LUT6 (Prop_lut6_I1_O)        0.299    28.887 f  cpu/register_file/buffer[2][7]_i_5/O
                         net (fo=125, routed)         1.272    30.159    cpu/ecall/buffer_reg[46][7]_0
    SLICE_X31Y188        LUT6 (Prop_lut6_I2_O)        0.124    30.283 r  cpu/ecall/buffer[221][7]_i_1/O
                         net (fo=8, routed)           0.475    30.758    cpu/ecall/buffer[221][7]_i_1_n_0
    SLICE_X32Y190        FDCE                                         r  cpu/ecall/buffer_reg[221][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.680    15.945    cpu/ecall/cpu_clk_BUFG
    SLICE_X32Y190        FDCE                                         r  cpu/ecall/buffer_reg[221][2]/C
                         clock pessimism              0.617    16.561    
                         clock uncertainty           -0.035    16.526    
    SLICE_X32Y190        FDCE (Setup_fdce_C_CE)      -0.205    16.321    cpu/ecall/buffer_reg[221][2]
  -------------------------------------------------------------------
                         required time                         16.321    
                         arrival time                         -30.758    
  -------------------------------------------------------------------
                         slack                                -14.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu/IF_ID_pc_plus4_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ID_EX_pc_plus4_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.832%)  route 0.211ns (53.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.552     2.162    cpu/cpu_clk_BUFG
    SLICE_X52Y130        FDCE                                         r  cpu/IF_ID_pc_plus4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y130        FDCE (Prop_fdce_C_Q)         0.141     2.303 r  cpu/IF_ID_pc_plus4_reg[4]/Q
                         net (fo=1, routed)           0.211     2.514    cpu/ecall/ID_EX_pc_plus4_reg[31][3]
    SLICE_X49Y131        LUT2 (Prop_lut2_I0_O)        0.045     2.559 r  cpu/ecall/ID_EX_pc_plus4[4]_i_1/O
                         net (fo=1, routed)           0.000     2.559    cpu/ecall_n_326
    SLICE_X49Y131        FDCE                                         r  cpu/ID_EX_pc_plus4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.823     2.828    cpu/cpu_clk_BUFG
    SLICE_X49Y131        FDCE                                         r  cpu/ID_EX_pc_plus4_reg[4]/C
                         clock pessimism             -0.400     2.428    
    SLICE_X49Y131        FDCE (Hold_fdce_C_D)         0.091     2.519    cpu/ID_EX_pc_plus4_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cpu/IF_ID_pc_plus4_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ID_EX_pc_plus4_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.190ns (45.602%)  route 0.227ns (54.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.557     2.167    cpu/cpu_clk_BUFG
    SLICE_X52Y137        FDCE                                         r  cpu/IF_ID_pc_plus4_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE (Prop_fdce_C_Q)         0.141     2.308 r  cpu/IF_ID_pc_plus4_reg[27]/Q
                         net (fo=1, routed)           0.227     2.534    cpu/ecall/ID_EX_pc_plus4_reg[31][26]
    SLICE_X49Y140        LUT2 (Prop_lut2_I0_O)        0.049     2.583 r  cpu/ecall/ID_EX_pc_plus4[27]_i_1/O
                         net (fo=1, routed)           0.000     2.583    cpu/ecall_n_303
    SLICE_X49Y140        FDCE                                         r  cpu/ID_EX_pc_plus4_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.831     2.836    cpu/cpu_clk_BUFG
    SLICE_X49Y140        FDCE                                         r  cpu/ID_EX_pc_plus4_reg[27]/C
                         clock pessimism             -0.400     2.436    
    SLICE_X49Y140        FDCE (Hold_fdce_C_D)         0.107     2.543    cpu/ID_EX_pc_plus4_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cpu/IF_ID_pc_plus4_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ID_EX_pc_plus4_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.499%)  route 0.262ns (58.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.556     2.166    cpu/cpu_clk_BUFG
    SLICE_X53Y136        FDCE                                         r  cpu/IF_ID_pc_plus4_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        FDCE (Prop_fdce_C_Q)         0.141     2.307 r  cpu/IF_ID_pc_plus4_reg[22]/Q
                         net (fo=1, routed)           0.262     2.569    cpu/ecall/ID_EX_pc_plus4_reg[31][21]
    SLICE_X47Y139        LUT2 (Prop_lut2_I0_O)        0.045     2.614 r  cpu/ecall/ID_EX_pc_plus4[22]_i_1/O
                         net (fo=1, routed)           0.000     2.614    cpu/ecall_n_308
    SLICE_X47Y139        FDCE                                         r  cpu/ID_EX_pc_plus4_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.831     2.835    cpu/cpu_clk_BUFG
    SLICE_X47Y139        FDCE                                         r  cpu/ID_EX_pc_plus4_reg[22]/C
                         clock pessimism             -0.400     2.435    
    SLICE_X47Y139        FDCE (Hold_fdce_C_D)         0.092     2.527    cpu/ID_EX_pc_plus4_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cpu/ID_EX_pc_plus4_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/EX_MEM_pc_plus4_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.370%)  route 0.244ns (65.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.554     2.164    cpu/cpu_clk_BUFG
    SLICE_X52Y132        FDCE                                         r  cpu/ID_EX_pc_plus4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDCE (Prop_fdce_C_Q)         0.128     2.292 r  cpu/ID_EX_pc_plus4_reg[7]/Q
                         net (fo=1, routed)           0.244     2.536    cpu/ID_EX_pc_plus4[7]
    SLICE_X51Y139        FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.829     2.833    cpu/cpu_clk_BUFG
    SLICE_X51Y139        FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[7]/C
                         clock pessimism             -0.400     2.433    
    SLICE_X51Y139        FDCE (Hold_fdce_C_D)         0.016     2.449    cpu/EX_MEM_pc_plus4_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cpu/ID_EX_sw_r2_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/EX_MEM_data_mem_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.504%)  route 0.262ns (58.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.552     2.162    cpu/cpu_clk_BUFG
    SLICE_X51Y129        FDCE                                         r  cpu/ID_EX_sw_r2_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y129        FDCE (Prop_fdce_C_Q)         0.141     2.303 r  cpu/ID_EX_sw_r2_sel_reg[1]/Q
                         net (fo=33, routed)          0.262     2.565    cpu/ID_EX_sw_r2_sel[1]
    SLICE_X53Y135        LUT5 (Prop_lut5_I4_O)        0.045     2.610 r  cpu/EX_MEM_data_mem_data[10]_i_1/O
                         net (fo=1, routed)           0.000     2.610    cpu/p_1_in[10]
    SLICE_X53Y135        FDCE                                         r  cpu/EX_MEM_data_mem_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.824     2.829    cpu/cpu_clk_BUFG
    SLICE_X53Y135        FDCE                                         r  cpu/EX_MEM_data_mem_data_reg[10]/C
                         clock pessimism             -0.400     2.429    
    SLICE_X53Y135        FDCE (Hold_fdce_C_D)         0.091     2.520    cpu/EX_MEM_data_mem_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cpu/ID_EX_reg2_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/EX_MEM_data_mem_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.226ns (50.869%)  route 0.218ns (49.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.561     2.171    cpu/cpu_clk_BUFG
    SLICE_X48Y141        FDCE                                         r  cpu/ID_EX_reg2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y141        FDCE (Prop_fdce_C_Q)         0.128     2.299 r  cpu/ID_EX_reg2_reg[20]/Q
                         net (fo=2, routed)           0.218     2.517    cpu/ID_EX_reg2[20]
    SLICE_X53Y142        LUT5 (Prop_lut5_I3_O)        0.098     2.615 r  cpu/EX_MEM_data_mem_data[20]_i_1/O
                         net (fo=1, routed)           0.000     2.615    cpu/p_1_in[20]
    SLICE_X53Y142        FDCE                                         r  cpu/EX_MEM_data_mem_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.828     2.833    cpu/cpu_clk_BUFG
    SLICE_X53Y142        FDCE                                         r  cpu/EX_MEM_data_mem_data_reg[20]/C
                         clock pessimism             -0.400     2.433    
    SLICE_X53Y142        FDCE (Hold_fdce_C_D)         0.091     2.524    cpu/EX_MEM_data_mem_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cpu/IF_ID_pc_plus4_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ID_EX_pc_plus4_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.187ns (39.875%)  route 0.282ns (60.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.557     2.167    cpu/cpu_clk_BUFG
    SLICE_X52Y137        FDCE                                         r  cpu/IF_ID_pc_plus4_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE (Prop_fdce_C_Q)         0.141     2.308 r  cpu/IF_ID_pc_plus4_reg[29]/Q
                         net (fo=1, routed)           0.282     2.590    cpu/ecall/ID_EX_pc_plus4_reg[31][28]
    SLICE_X49Y141        LUT2 (Prop_lut2_I0_O)        0.046     2.636 r  cpu/ecall/ID_EX_pc_plus4[29]_i_1/O
                         net (fo=1, routed)           0.000     2.636    cpu/ecall_n_301
    SLICE_X49Y141        FDCE                                         r  cpu/ID_EX_pc_plus4_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.831     2.836    cpu/cpu_clk_BUFG
    SLICE_X49Y141        FDCE                                         r  cpu/ID_EX_pc_plus4_reg[29]/C
                         clock pessimism             -0.400     2.436    
    SLICE_X49Y141        FDCE (Hold_fdce_C_D)         0.107     2.543    cpu/ID_EX_pc_plus4_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 cpu/ID_EX_pc_plus4_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/EX_MEM_pc_plus4_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.428%)  route 0.255ns (66.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.556     2.166    cpu/cpu_clk_BUFG
    SLICE_X52Y136        FDCE                                         r  cpu/ID_EX_pc_plus4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y136        FDCE (Prop_fdce_C_Q)         0.128     2.294 r  cpu/ID_EX_pc_plus4_reg[9]/Q
                         net (fo=1, routed)           0.255     2.548    cpu/ID_EX_pc_plus4[9]
    SLICE_X48Y141        FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.831     2.836    cpu/cpu_clk_BUFG
    SLICE_X48Y141        FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[9]/C
                         clock pessimism             -0.400     2.436    
    SLICE_X48Y141        FDCE (Hold_fdce_C_D)         0.016     2.452    cpu/EX_MEM_pc_plus4_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu/ID_EX_pc_plus4_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/EX_MEM_pc_plus4_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.138%)  route 0.398ns (73.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.561     2.171    cpu/cpu_clk_BUFG
    SLICE_X49Y141        FDCE                                         r  cpu/ID_EX_pc_plus4_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y141        FDCE (Prop_fdce_C_Q)         0.141     2.312 r  cpu/ID_EX_pc_plus4_reg[28]/Q
                         net (fo=1, routed)           0.398     2.710    cpu/ID_EX_pc_plus4[28]
    SLICE_X42Y151        FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.922     2.927    cpu/cpu_clk_BUFG
    SLICE_X42Y151        FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[28]/C
                         clock pessimism             -0.400     2.527    
    SLICE_X42Y151        FDCE (Hold_fdce_C_D)         0.083     2.610    cpu/EX_MEM_pc_plus4_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cpu/ID_EX_pc_plus4_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/EX_MEM_pc_plus4_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (26.989%)  route 0.381ns (73.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.560     2.170    cpu/cpu_clk_BUFG
    SLICE_X47Y139        FDCE                                         r  cpu/ID_EX_pc_plus4_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y139        FDCE (Prop_fdce_C_Q)         0.141     2.311 r  cpu/ID_EX_pc_plus4_reg[22]/Q
                         net (fo=1, routed)           0.381     2.692    cpu/ID_EX_pc_plus4[22]
    SLICE_X42Y154        FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.921     2.926    cpu/cpu_clk_BUFG
    SLICE_X42Y154        FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[22]/C
                         clock pessimism             -0.400     2.526    
    SLICE_X42Y154        FDCE (Hold_fdce_C_D)         0.059     2.585    cpu/EX_MEM_pc_plus4_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  cpu_clk_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X64Y134  cpu/EX_MEM_alu_result_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X65Y134  cpu/EX_MEM_alu_result_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X65Y135  cpu/EX_MEM_alu_result_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X65Y135  cpu/EX_MEM_alu_result_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X65Y135  cpu/EX_MEM_alu_result_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X66Y135  cpu/EX_MEM_alu_result_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X66Y136  cpu/EX_MEM_alu_result_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X65Y136  cpu/EX_MEM_alu_result_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X64Y137  cpu/EX_MEM_alu_result_reg[17]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y134  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y134  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y134  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y134  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y134  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y134  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y134  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y134  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y137  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_10_10/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y137  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y134  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y134  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y134  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y134  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y134  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y134  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y134  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y134  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y137  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y137  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_10_10/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.972ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[4]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 0.842ns (13.924%)  route 5.205ns (86.076%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 15.765 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X28Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y164        FDCE (Prop_fdce_C_Q)         0.419     7.019 r  cpu/MEM_WB_reg_w_addr_reg[4]/Q
                         net (fo=131, routed)         1.793     8.813    cpu/register_file/registers_reg[1][0]_0[4]
    SLICE_X31Y164        LUT6 (Prop_lut6_I0_O)        0.299     9.112 r  cpu/register_file/registers[10][4]_i_2/O
                         net (fo=8, routed)           2.211    11.323    cpu/register_file/MEM_WB_reg_w_addr_reg[4][4]
    SLICE_X38Y153        LUT2 (Prop_lut2_I1_O)        0.124    11.447 f  cpu/register_file/mem_read_addr_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           1.201    12.648    cpu/ecall/mem_read_addr_reg[4]_C_0
    SLICE_X49Y149        FDCE                                         f  cpu/ecall/mem_read_addr_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.501    15.765    cpu/ecall/cpu_clk_BUFG
    SLICE_X49Y149        FDCE                                         r  cpu/ecall/mem_read_addr_reg[4]_C/C
                         clock pessimism              0.537    16.302    
                         clock uncertainty           -0.035    16.266    
    SLICE_X49Y149        FDCE (Recov_fdce_C_CLR)     -0.405    15.861    cpu/ecall/mem_read_addr_reg[4]_C
  -------------------------------------------------------------------
                         required time                         15.861    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 0.828ns (13.770%)  route 5.185ns (86.230%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 15.765 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X33Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y164        FDCE (Prop_fdce_C_Q)         0.456     7.056 f  cpu/MEM_WB_reg_w_addr_reg[1]/Q
                         net (fo=37, routed)          0.582     7.639    cpu/ecall/registers_reg[10][31][1]
    SLICE_X28Y164        LUT2 (Prop_lut2_I1_O)        0.124     7.763 r  cpu/ecall/registers[10][31]_i_4/O
                         net (fo=66, routed)          1.643     9.406    cpu/register_file/registers_reg[10][0]_0
    SLICE_X38Y157        LUT6 (Prop_lut6_I1_O)        0.124     9.530 f  cpu/register_file/registers[10][0]_i_2/O
                         net (fo=10, routed)          1.820    11.350    cpu/register_file/MEM_WB_reg_w_addr_reg[4][0]
    SLICE_X47Y150        LUT2 (Prop_lut2_I1_O)        0.124    11.474 f  cpu/register_file/mem_read_addr_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.140    12.614    cpu/ecall/mem_read_addr_reg[0]_P_0
    SLICE_X47Y149        FDPE                                         f  cpu/ecall/mem_read_addr_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.501    15.765    cpu/ecall/cpu_clk_BUFG
    SLICE_X47Y149        FDPE                                         r  cpu/ecall/mem_read_addr_reg[0]_P/C
                         clock pessimism              0.537    16.302    
                         clock uncertainty           -0.035    16.266    
    SLICE_X47Y149        FDPE (Recov_fdpe_C_PRE)     -0.359    15.907    cpu/ecall/mem_read_addr_reg[0]_P
  -------------------------------------------------------------------
                         required time                         15.907    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 0.828ns (14.270%)  route 4.974ns (85.730%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 15.765 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X33Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y164        FDCE (Prop_fdce_C_Q)         0.456     7.056 f  cpu/MEM_WB_reg_w_addr_reg[1]/Q
                         net (fo=37, routed)          0.582     7.639    cpu/ecall/registers_reg[10][31][1]
    SLICE_X28Y164        LUT2 (Prop_lut2_I1_O)        0.124     7.763 r  cpu/ecall/registers[10][31]_i_4/O
                         net (fo=66, routed)          1.643     9.406    cpu/register_file/registers_reg[10][0]_0
    SLICE_X38Y157        LUT6 (Prop_lut6_I1_O)        0.124     9.530 r  cpu/register_file/registers[10][0]_i_2/O
                         net (fo=10, routed)          1.675    11.205    cpu/register_file/MEM_WB_reg_w_addr_reg[4][0]
    SLICE_X41Y152        LUT2 (Prop_lut2_I1_O)        0.124    11.329 f  cpu/register_file/mem_read_addr_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           1.074    12.403    cpu/ecall/mem_read_addr_reg[0]_C_0
    SLICE_X46Y149        FDCE                                         f  cpu/ecall/mem_read_addr_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.501    15.765    cpu/ecall/cpu_clk_BUFG
    SLICE_X46Y149        FDCE                                         r  cpu/ecall/mem_read_addr_reg[0]_C/C
                         clock pessimism              0.537    16.302    
                         clock uncertainty           -0.035    16.266    
    SLICE_X46Y149        FDCE (Recov_fdce_C_CLR)     -0.319    15.947    cpu/ecall/mem_read_addr_reg[0]_C
  -------------------------------------------------------------------
                         required time                         15.947    
                         arrival time                         -12.403    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[6]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 0.890ns (15.495%)  route 4.854ns (84.505%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 15.755 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X30Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDCE (Prop_fdce_C_Q)         0.518     7.118 r  cpu/MEM_WB_reg_w_addr_reg[2]/Q
                         net (fo=35, routed)          0.460     7.578    cpu/ecall/registers_reg[10][31][2]
    SLICE_X31Y164        LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  cpu/ecall/registers[10][31]_i_5/O
                         net (fo=66, routed)          1.113     8.815    cpu/register_file/registers_reg[10][0]_1
    SLICE_X31Y163        LUT6 (Prop_lut6_I2_O)        0.124     8.939 f  cpu/register_file/registers[10][6]_i_2/O
                         net (fo=10, routed)          2.644    11.583    cpu/register_file/MEM_WB_reg_w_addr_reg[4][6]
    SLICE_X55Y146        LUT2 (Prop_lut2_I1_O)        0.124    11.707 f  cpu/register_file/mem_read_addr_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.637    12.344    cpu/ecall/mem_read_addr_reg[6]_P_0
    SLICE_X55Y146        FDPE                                         f  cpu/ecall/mem_read_addr_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.491    15.755    cpu/ecall/cpu_clk_BUFG
    SLICE_X55Y146        FDPE                                         r  cpu/ecall/mem_read_addr_reg[6]_P/C
                         clock pessimism              0.537    16.292    
                         clock uncertainty           -0.035    16.256    
    SLICE_X55Y146        FDPE (Recov_fdpe_C_PRE)     -0.359    15.897    cpu/ecall/mem_read_addr_reg[6]_P
  -------------------------------------------------------------------
                         required time                         15.897    
                         arrival time                         -12.344    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 0.918ns (16.546%)  route 4.630ns (83.454%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 15.765 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X30Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDCE (Prop_fdce_C_Q)         0.518     7.118 r  cpu/MEM_WB_reg_w_addr_reg[2]/Q
                         net (fo=35, routed)          0.460     7.578    cpu/ecall/registers_reg[10][31][2]
    SLICE_X31Y164        LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  cpu/ecall/registers[10][31]_i_5/O
                         net (fo=66, routed)          2.050     9.752    cpu/register_file/registers_reg[10][0]_1
    SLICE_X42Y154        LUT6 (Prop_lut6_I2_O)        0.124     9.876 f  cpu/register_file/registers[10][1]_i_2/O
                         net (fo=11, routed)          1.297    11.173    cpu/register_file/MEM_WB_reg_w_addr_reg[4][1]
    SLICE_X47Y150        LUT2 (Prop_lut2_I1_O)        0.152    11.325 f  cpu/register_file/mem_read_addr_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.824    12.149    cpu/ecall/mem_read_addr_reg[1]_P_0
    SLICE_X48Y149        FDPE                                         f  cpu/ecall/mem_read_addr_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.501    15.765    cpu/ecall/cpu_clk_BUFG
    SLICE_X48Y149        FDPE                                         r  cpu/ecall/mem_read_addr_reg[1]_P/C
                         clock pessimism              0.537    16.302    
                         clock uncertainty           -0.035    16.266    
    SLICE_X48Y149        FDPE (Recov_fdpe_C_PRE)     -0.561    15.705    cpu/ecall/mem_read_addr_reg[1]_P
  -------------------------------------------------------------------
                         required time                         15.705    
                         arrival time                         -12.149    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[9]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.828ns (15.311%)  route 4.580ns (84.689%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns = ( 15.760 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X33Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y164        FDCE (Prop_fdce_C_Q)         0.456     7.056 f  cpu/MEM_WB_reg_w_addr_reg[1]/Q
                         net (fo=37, routed)          0.582     7.639    cpu/ecall/registers_reg[10][31][1]
    SLICE_X28Y164        LUT2 (Prop_lut2_I1_O)        0.124     7.763 r  cpu/ecall/registers[10][31]_i_4/O
                         net (fo=66, routed)          1.101     8.863    cpu/register_file/registers_reg[10][0]_0
    SLICE_X31Y160        LUT6 (Prop_lut6_I1_O)        0.124     8.987 r  cpu/register_file/registers[10][9]_i_2/O
                         net (fo=7, routed)           1.487    10.474    cpu/register_file/MEM_WB_reg_w_addr_reg[4][9]
    SLICE_X44Y154        LUT2 (Prop_lut2_I1_O)        0.124    10.598 f  cpu/register_file/mem_read_addr_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.410    12.008    cpu/ecall/mem_read_addr_reg[9]_C_0
    SLICE_X61Y145        FDCE                                         f  cpu/ecall/mem_read_addr_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.496    15.760    cpu/ecall/cpu_clk_BUFG
    SLICE_X61Y145        FDCE                                         r  cpu/ecall/mem_read_addr_reg[9]_C/C
                         clock pessimism              0.537    16.297    
                         clock uncertainty           -0.035    16.261    
    SLICE_X61Y145        FDCE (Recov_fdce_C_CLR)     -0.405    15.856    cpu/ecall/mem_read_addr_reg[9]_C
  -------------------------------------------------------------------
                         required time                         15.856    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[2]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 0.828ns (15.329%)  route 4.573ns (84.671%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 15.767 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X33Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y164        FDCE (Prop_fdce_C_Q)         0.456     7.056 f  cpu/MEM_WB_reg_w_addr_reg[1]/Q
                         net (fo=37, routed)          0.582     7.639    cpu/ecall/registers_reg[10][31][1]
    SLICE_X28Y164        LUT2 (Prop_lut2_I1_O)        0.124     7.763 r  cpu/ecall/registers[10][31]_i_4/O
                         net (fo=66, routed)          1.761     9.523    cpu/register_file/registers_reg[10][0]_0
    SLICE_X38Y155        LUT6 (Prop_lut6_I1_O)        0.124     9.647 f  cpu/register_file/registers[10][2]_i_2/O
                         net (fo=11, routed)          1.593    11.240    cpu/register_file/MEM_WB_reg_w_addr_reg[4][2]
    SLICE_X46Y149        LUT2 (Prop_lut2_I1_O)        0.124    11.364 f  cpu/register_file/mem_read_addr_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.638    12.002    cpu/ecall/mem_read_addr_reg[2]_P_0
    SLICE_X45Y148        FDPE                                         f  cpu/ecall/mem_read_addr_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.503    15.767    cpu/ecall/cpu_clk_BUFG
    SLICE_X45Y148        FDPE                                         r  cpu/ecall/mem_read_addr_reg[2]_P/C
                         clock pessimism              0.537    16.304    
                         clock uncertainty           -0.035    16.268    
    SLICE_X45Y148        FDPE (Recov_fdpe_C_PRE)     -0.359    15.909    cpu/ecall/mem_read_addr_reg[2]_P
  -------------------------------------------------------------------
                         required time                         15.909    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.916ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[6]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.890ns (16.418%)  route 4.531ns (83.582%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 15.755 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X30Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDCE (Prop_fdce_C_Q)         0.518     7.118 r  cpu/MEM_WB_reg_w_addr_reg[2]/Q
                         net (fo=35, routed)          0.460     7.578    cpu/ecall/registers_reg[10][31][2]
    SLICE_X31Y164        LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  cpu/ecall/registers[10][31]_i_5/O
                         net (fo=66, routed)          1.113     8.815    cpu/register_file/registers_reg[10][0]_1
    SLICE_X31Y163        LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  cpu/register_file/registers[10][6]_i_2/O
                         net (fo=10, routed)          1.646    10.585    cpu/register_file/MEM_WB_reg_w_addr_reg[4][6]
    SLICE_X41Y153        LUT2 (Prop_lut2_I1_O)        0.124    10.709 f  cpu/register_file/mem_read_addr_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           1.312    12.021    cpu/ecall/mem_read_addr_reg[6]_C_0
    SLICE_X54Y146        FDCE                                         f  cpu/ecall/mem_read_addr_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.491    15.755    cpu/ecall/cpu_clk_BUFG
    SLICE_X54Y146        FDCE                                         r  cpu/ecall/mem_read_addr_reg[6]_C/C
                         clock pessimism              0.537    16.292    
                         clock uncertainty           -0.035    16.256    
    SLICE_X54Y146        FDCE (Recov_fdce_C_CLR)     -0.319    15.937    cpu/ecall/mem_read_addr_reg[6]_C
  -------------------------------------------------------------------
                         required time                         15.937    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[8]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.828ns (15.748%)  route 4.430ns (84.252%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 15.762 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X33Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y164        FDCE (Prop_fdce_C_Q)         0.456     7.056 f  cpu/MEM_WB_reg_w_addr_reg[1]/Q
                         net (fo=37, routed)          0.582     7.639    cpu/ecall/registers_reg[10][31][1]
    SLICE_X28Y164        LUT2 (Prop_lut2_I1_O)        0.124     7.763 r  cpu/ecall/registers[10][31]_i_4/O
                         net (fo=66, routed)          1.329     9.091    cpu/register_file/registers_reg[10][0]_0
    SLICE_X31Y161        LUT6 (Prop_lut6_I1_O)        0.124     9.215 f  cpu/register_file/registers[10][8]_i_2/O
                         net (fo=6, routed)           1.716    10.931    cpu/register_file/MEM_WB_reg_w_addr_reg[4][8]
    SLICE_X62Y144        LUT2 (Prop_lut2_I1_O)        0.124    11.055 f  cpu/register_file/mem_read_addr_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.803    11.858    cpu/ecall/mem_read_addr_reg[8]_P_0
    SLICE_X62Y144        FDPE                                         f  cpu/ecall/mem_read_addr_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.498    15.762    cpu/ecall/cpu_clk_BUFG
    SLICE_X62Y144        FDPE                                         r  cpu/ecall/mem_read_addr_reg[8]_P/C
                         clock pessimism              0.537    16.299    
                         clock uncertainty           -0.035    16.263    
    SLICE_X62Y144        FDPE (Recov_fdpe_C_PRE)     -0.361    15.902    cpu/ecall/mem_read_addr_reg[8]_P
  -------------------------------------------------------------------
                         required time                         15.902    
                         arrival time                         -11.858    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 cpu/MEM_WB_reg_w_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[8]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 0.820ns (16.505%)  route 4.148ns (83.495%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 15.763 - 10.000 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X33Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y164        FDCE (Prop_fdce_C_Q)         0.456     7.056 f  cpu/MEM_WB_reg_w_addr_reg[1]/Q
                         net (fo=37, routed)          0.582     7.639    cpu/ecall/registers_reg[10][31][1]
    SLICE_X28Y164        LUT2 (Prop_lut2_I1_O)        0.124     7.763 r  cpu/ecall/registers[10][31]_i_4/O
                         net (fo=66, routed)          1.329     9.091    cpu/register_file/registers_reg[10][0]_0
    SLICE_X31Y161        LUT6 (Prop_lut6_I1_O)        0.124     9.215 r  cpu/register_file/registers[10][8]_i_2/O
                         net (fo=6, routed)           1.716    10.931    cpu/register_file/MEM_WB_reg_w_addr_reg[4][8]
    SLICE_X62Y144        LUT2 (Prop_lut2_I1_O)        0.116    11.047 f  cpu/register_file/mem_read_addr_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.521    11.569    cpu/ecall/mem_read_addr_reg[8]_C_0
    SLICE_X64Y144        FDCE                                         f  cpu/ecall/mem_read_addr_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024    13.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.499    15.763    cpu/ecall/cpu_clk_BUFG
    SLICE_X64Y144        FDCE                                         r  cpu/ecall/mem_read_addr_reg[8]_C/C
                         clock pessimism              0.537    16.300    
                         clock uncertainty           -0.035    16.264    
    SLICE_X64Y144        FDCE (Recov_fdce_C_CLR)     -0.609    15.655    cpu/ecall/mem_read_addr_reg[8]_C
  -------------------------------------------------------------------
                         required time                         15.655    
                         arrival time                         -11.569    
  -------------------------------------------------------------------
                         slack                                  4.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 cpu/register_file/registers_reg[10][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[2]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.231ns (21.246%)  route 0.856ns (78.754%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.646     2.256    cpu/register_file/cpu_clk_BUFG
    SLICE_X28Y163        FDCE                                         r  cpu/register_file/registers_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y163        FDCE (Prop_fdce_C_Q)         0.141     2.397 r  cpu/register_file/registers_reg[10][2]/Q
                         net (fo=4, routed)           0.301     2.698    cpu/register_file/registers_reg[10]_5[2]
    SLICE_X38Y155        LUT6 (Prop_lut6_I5_O)        0.045     2.743 r  cpu/register_file/registers[10][2]_i_2/O
                         net (fo=11, routed)          0.343     3.087    cpu/register_file/MEM_WB_reg_w_addr_reg[4][2]
    SLICE_X41Y153        LUT2 (Prop_lut2_I1_O)        0.045     3.132 f  cpu/register_file/mem_read_addr_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.212     3.343    cpu/ecall/mem_read_addr_reg[2]_C_0
    SLICE_X46Y148        FDCE                                         f  cpu/ecall/mem_read_addr_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.833     2.838    cpu/ecall/cpu_clk_BUFG
    SLICE_X46Y148        FDCE                                         r  cpu/ecall/mem_read_addr_reg[2]_C/C
                         clock pessimism             -0.400     2.438    
    SLICE_X46Y148        FDCE (Remov_fdce_C_CLR)     -0.067     2.371    cpu/ecall/mem_read_addr_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 cpu/register_file/registers_reg[10][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.231ns (18.497%)  route 1.018ns (81.503%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.646     2.256    cpu/register_file/cpu_clk_BUFG
    SLICE_X28Y163        FDCE                                         r  cpu/register_file/registers_reg[10][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y163        FDCE (Prop_fdce_C_Q)         0.141     2.397 f  cpu/register_file/registers_reg[10][4]/Q
                         net (fo=4, routed)           0.138     2.535    cpu/register_file/registers_reg[10]_5[4]
    SLICE_X31Y164        LUT6 (Prop_lut6_I5_O)        0.045     2.580 f  cpu/register_file/registers[10][4]_i_2/O
                         net (fo=8, routed)           0.584     3.165    cpu/register_file/MEM_WB_reg_w_addr_reg[4][4]
    SLICE_X50Y150        LUT2 (Prop_lut2_I1_O)        0.045     3.210 f  cpu/register_file/mem_read_addr_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.295     3.505    cpu/ecall/mem_read_addr_reg[4]_P_0
    SLICE_X50Y149        FDPE                                         f  cpu/ecall/mem_read_addr_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.832     2.836    cpu/ecall/cpu_clk_BUFG
    SLICE_X50Y149        FDPE                                         r  cpu/ecall/mem_read_addr_reg[4]_P/C
                         clock pessimism             -0.400     2.436    
    SLICE_X50Y149        FDPE (Remov_fdpe_C_PRE)     -0.071     2.365    cpu/ecall/mem_read_addr_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.202ns  (arrival time - required time)
  Source:                 cpu/register_file/registers_reg[10][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.231ns (17.870%)  route 1.062ns (82.130%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.647     2.257    cpu/register_file/cpu_clk_BUFG
    SLICE_X27Y164        FDCE                                         r  cpu/register_file/registers_reg[10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y164        FDCE (Prop_fdce_C_Q)         0.141     2.398 r  cpu/register_file/registers_reg[10][1]/Q
                         net (fo=4, routed)           0.523     2.921    cpu/register_file/registers_reg[10]_5[1]
    SLICE_X42Y154        LUT6 (Prop_lut6_I5_O)        0.045     2.966 r  cpu/register_file/registers[10][1]_i_2/O
                         net (fo=11, routed)          0.304     3.270    cpu/register_file/MEM_WB_reg_w_addr_reg[4][1]
    SLICE_X43Y152        LUT2 (Prop_lut2_I1_O)        0.045     3.315 f  cpu/register_file/mem_read_addr_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.234     3.550    cpu/ecall/mem_read_addr_reg[1]_C_0
    SLICE_X45Y149        FDCE                                         f  cpu/ecall/mem_read_addr_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.834     2.839    cpu/ecall/cpu_clk_BUFG
    SLICE_X45Y149        FDCE                                         r  cpu/ecall/mem_read_addr_reg[1]_C/C
                         clock pessimism             -0.400     2.439    
    SLICE_X45Y149        FDCE (Remov_fdce_C_CLR)     -0.092     2.347    cpu/ecall/mem_read_addr_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 cpu/register_file/registers_reg[10][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.231ns (16.922%)  route 1.134ns (83.078%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.646     2.256    cpu/register_file/cpu_clk_BUFG
    SLICE_X28Y163        FDCE                                         r  cpu/register_file/registers_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y163        FDCE (Prop_fdce_C_Q)         0.141     2.397 f  cpu/register_file/registers_reg[10][2]/Q
                         net (fo=4, routed)           0.301     2.698    cpu/register_file/registers_reg[10]_5[2]
    SLICE_X38Y155        LUT6 (Prop_lut6_I5_O)        0.045     2.743 f  cpu/register_file/registers[10][2]_i_2/O
                         net (fo=11, routed)          0.616     3.360    cpu/register_file/MEM_WB_reg_w_addr_reg[4][2]
    SLICE_X46Y149        LUT2 (Prop_lut2_I1_O)        0.045     3.405 f  cpu/register_file/mem_read_addr_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.217     3.621    cpu/ecall/mem_read_addr_reg[2]_P_0
    SLICE_X45Y148        FDPE                                         f  cpu/ecall/mem_read_addr_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.834     2.839    cpu/ecall/cpu_clk_BUFG
    SLICE_X45Y148        FDPE                                         r  cpu/ecall/mem_read_addr_reg[2]_P/C
                         clock pessimism             -0.400     2.439    
    SLICE_X45Y148        FDPE (Remov_fdpe_C_PRE)     -0.095     2.344    cpu/ecall/mem_read_addr_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.288ns  (arrival time - required time)
  Source:                 cpu/register_file/registers_reg[10][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[8]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.275ns (20.943%)  route 1.038ns (79.057%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.647     2.257    cpu/register_file/cpu_clk_BUFG
    SLICE_X32Y162        FDCE                                         r  cpu/register_file/registers_reg[10][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y162        FDCE (Prop_fdce_C_Q)         0.128     2.385 r  cpu/register_file/registers_reg[10][8]/Q
                         net (fo=5, routed)           0.133     2.517    cpu/register_file/registers_reg[10]_5[8]
    SLICE_X31Y161        LUT6 (Prop_lut6_I5_O)        0.099     2.616 r  cpu/register_file/registers[10][8]_i_2/O
                         net (fo=6, routed)           0.712     3.329    cpu/register_file/MEM_WB_reg_w_addr_reg[4][8]
    SLICE_X62Y144        LUT2 (Prop_lut2_I1_O)        0.048     3.377 f  cpu/register_file/mem_read_addr_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.193     3.570    cpu/ecall/mem_read_addr_reg[8]_C_0
    SLICE_X64Y144        FDCE                                         f  cpu/ecall/mem_read_addr_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.836     2.840    cpu/ecall/cpu_clk_BUFG
    SLICE_X64Y144        FDCE                                         r  cpu/ecall/mem_read_addr_reg[8]_C/C
                         clock pessimism             -0.400     2.440    
    SLICE_X64Y144        FDCE (Remov_fdce_C_CLR)     -0.158     2.282    cpu/ecall/mem_read_addr_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           3.570    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 cpu/register_file/registers_reg[10][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.234ns (19.260%)  route 0.981ns (80.740%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.647     2.257    cpu/register_file/cpu_clk_BUFG
    SLICE_X27Y164        FDCE                                         r  cpu/register_file/registers_reg[10][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y164        FDCE (Prop_fdce_C_Q)         0.141     2.398 f  cpu/register_file/registers_reg[10][5]/Q
                         net (fo=4, routed)           0.315     2.713    cpu/register_file/registers_reg[10]_5[5]
    SLICE_X35Y161        LUT6 (Prop_lut6_I5_O)        0.045     2.758 f  cpu/register_file/registers[10][5]_i_2/O
                         net (fo=9, routed)           0.533     3.291    cpu/register_file/MEM_WB_reg_w_addr_reg[4][5]
    SLICE_X50Y150        LUT2 (Prop_lut2_I1_O)        0.048     3.339 f  cpu/register_file/mem_read_addr_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.133     3.472    cpu/ecall/mem_read_addr_reg[5]_P_0
    SLICE_X51Y151        FDPE                                         f  cpu/ecall/mem_read_addr_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.918     2.923    cpu/ecall/cpu_clk_BUFG
    SLICE_X51Y151        FDPE                                         r  cpu/ecall/mem_read_addr_reg[5]_P/C
                         clock pessimism             -0.633     2.290    
    SLICE_X51Y151        FDPE (Remov_fdpe_C_PRE)     -0.161     2.129    cpu/ecall/mem_read_addr_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.373ns  (arrival time - required time)
  Source:                 cpu/register_file/registers_reg[10][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[5]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.231ns (15.823%)  route 1.229ns (84.177%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.647     2.257    cpu/register_file/cpu_clk_BUFG
    SLICE_X27Y164        FDCE                                         r  cpu/register_file/registers_reg[10][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y164        FDCE (Prop_fdce_C_Q)         0.141     2.398 r  cpu/register_file/registers_reg[10][5]/Q
                         net (fo=4, routed)           0.315     2.713    cpu/register_file/registers_reg[10]_5[5]
    SLICE_X35Y161        LUT6 (Prop_lut6_I5_O)        0.045     2.758 r  cpu/register_file/registers[10][5]_i_2/O
                         net (fo=9, routed)           0.577     3.336    cpu/register_file/MEM_WB_reg_w_addr_reg[4][5]
    SLICE_X38Y153        LUT2 (Prop_lut2_I1_O)        0.045     3.381 f  cpu/register_file/mem_read_addr_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.336     3.717    cpu/ecall/mem_read_addr_reg[5]_C_0
    SLICE_X51Y149        FDCE                                         f  cpu/ecall/mem_read_addr_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.832     2.836    cpu/ecall/cpu_clk_BUFG
    SLICE_X51Y149        FDCE                                         r  cpu/ecall/mem_read_addr_reg[5]_C/C
                         clock pessimism             -0.400     2.436    
    SLICE_X51Y149        FDCE (Remov_fdce_C_CLR)     -0.092     2.344    cpu/ecall/mem_read_addr_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           3.717    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 cpu/register_file/registers_reg[10][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[9]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.231ns (15.534%)  route 1.256ns (84.466%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.647     2.257    cpu/register_file/cpu_clk_BUFG
    SLICE_X27Y165        FDCE                                         r  cpu/register_file/registers_reg[10][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y165        FDCE (Prop_fdce_C_Q)         0.141     2.398 f  cpu/register_file/registers_reg[10][9]/Q
                         net (fo=5, routed)           0.252     2.650    cpu/register_file/registers_reg[10]_5[9]
    SLICE_X31Y160        LUT6 (Prop_lut6_I5_O)        0.045     2.695 f  cpu/register_file/registers[10][9]_i_2/O
                         net (fo=7, routed)           0.776     3.471    cpu/register_file/MEM_WB_reg_w_addr_reg[4][9]
    SLICE_X59Y145        LUT2 (Prop_lut2_I1_O)        0.045     3.516 f  cpu/register_file/mem_read_addr_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.228     3.744    cpu/ecall/mem_read_addr_reg[9]_P_0
    SLICE_X60Y145        FDPE                                         f  cpu/ecall/mem_read_addr_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.832     2.837    cpu/ecall/cpu_clk_BUFG
    SLICE_X60Y145        FDPE                                         r  cpu/ecall/mem_read_addr_reg[9]_P/C
                         clock pessimism             -0.400     2.437    
    SLICE_X60Y145        FDPE (Remov_fdpe_C_PRE)     -0.071     2.366    cpu/ecall/mem_read_addr_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 cpu/register_file/registers_reg[10][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[8]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.272ns (17.947%)  route 1.244ns (82.053%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.647     2.257    cpu/register_file/cpu_clk_BUFG
    SLICE_X32Y162        FDCE                                         r  cpu/register_file/registers_reg[10][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y162        FDCE (Prop_fdce_C_Q)         0.128     2.385 f  cpu/register_file/registers_reg[10][8]/Q
                         net (fo=5, routed)           0.133     2.517    cpu/register_file/registers_reg[10]_5[8]
    SLICE_X31Y161        LUT6 (Prop_lut6_I5_O)        0.099     2.616 f  cpu/register_file/registers[10][8]_i_2/O
                         net (fo=6, routed)           0.712     3.329    cpu/register_file/MEM_WB_reg_w_addr_reg[4][8]
    SLICE_X62Y144        LUT2 (Prop_lut2_I1_O)        0.045     3.374 f  cpu/register_file/mem_read_addr_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.399     3.773    cpu/ecall/mem_read_addr_reg[8]_P_0
    SLICE_X62Y144        FDPE                                         f  cpu/ecall/mem_read_addr_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.834     2.839    cpu/ecall/cpu_clk_BUFG
    SLICE_X62Y144        FDPE                                         r  cpu/ecall/mem_read_addr_reg[8]_P/C
                         clock pessimism             -0.400     2.439    
    SLICE_X62Y144        FDPE (Remov_fdpe_C_PRE)     -0.071     2.368    cpu/ecall/mem_read_addr_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           3.773    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 cpu/MEM_WB_reg_w_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[3]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.229ns (15.829%)  route 1.218ns (84.171%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.646     2.256    cpu/cpu_clk_BUFG
    SLICE_X31Y163        FDCE                                         r  cpu/MEM_WB_reg_w_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y163        FDCE (Prop_fdce_C_Q)         0.141     2.397 f  cpu/MEM_WB_reg_w_data_reg[3]/Q
                         net (fo=38, routed)          0.346     2.743    cpu/register_file/registers_reg[30][31]_0[3]
    SLICE_X35Y162        LUT6 (Prop_lut6_I3_O)        0.045     2.788 f  cpu/register_file/registers[10][3]_i_2/O
                         net (fo=10, routed)          0.573     3.360    cpu/register_file/MEM_WB_reg_w_addr_reg[4][3]
    SLICE_X46Y149        LUT2 (Prop_lut2_I1_O)        0.043     3.403 f  cpu/register_file/mem_read_addr_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.300     3.703    cpu/ecall/mem_read_addr_reg[3]_P_0
    SLICE_X50Y148        FDPE                                         f  cpu/ecall/mem_read_addr_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.832     2.836    cpu/ecall/cpu_clk_BUFG
    SLICE_X50Y148        FDPE                                         r  cpu/ecall/mem_read_addr_reg[3]_P/C
                         clock pessimism             -0.400     2.436    
    SLICE_X50Y148        FDPE (Remov_fdpe_C_PRE)     -0.144     2.292    cpu/ecall/mem_read_addr_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  1.410    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[8]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.253ns  (logic 1.621ns (12.231%)  route 11.632ns (87.769%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)       10.799    12.270    cpu/register_file/led_rst_OBUF
    SLICE_X62Y144        LUT2 (Prop_lut2_I0_O)        0.150    12.420 f  cpu/register_file/mem_read_addr_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.833    13.253    cpu/ecall/mem_read_addr_reg[8]_C_0
    SLICE_X63Y144        LDCE                                         f  cpu/ecall/mem_read_addr_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[9]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.995ns  (logic 1.595ns (15.959%)  route 8.400ns (84.041%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        7.278     8.749    cpu/register_file/led_rst_OBUF
    SLICE_X44Y154        LUT2 (Prop_lut2_I0_O)        0.124     8.873 f  cpu/register_file/mem_read_addr_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.121     9.995    cpu/ecall/mem_read_addr_reg[9]_C_0
    SLICE_X59Y145        LDCE                                         f  cpu/ecall/mem_read_addr_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.661ns  (logic 1.595ns (16.510%)  route 8.066ns (83.490%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        7.040     8.511    cpu/register_file/led_rst_OBUF
    SLICE_X41Y153        LUT2 (Prop_lut2_I0_O)        0.124     8.635 f  cpu/register_file/mem_read_addr_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           1.026     9.661    cpu/ecall/mem_read_addr_reg[6]_C_0
    SLICE_X53Y146        LDCE                                         f  cpu/ecall/mem_read_addr_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.479ns  (logic 1.595ns (16.826%)  route 7.884ns (83.174%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        7.035     8.506    cpu/register_file/led_rst_OBUF
    SLICE_X41Y153        LUT2 (Prop_lut2_I0_O)        0.124     8.630 f  cpu/register_file/mem_read_addr_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.849     9.479    cpu/ecall/mem_read_addr_reg[2]_C_0
    SLICE_X46Y147        LDCE                                         f  cpu/ecall/mem_read_addr_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.401ns  (logic 1.595ns (16.966%)  route 7.806ns (83.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        6.681     8.152    cpu/register_file/led_rst_OBUF
    SLICE_X43Y152        LUT2 (Prop_lut2_I0_O)        0.124     8.276 f  cpu/register_file/mem_read_addr_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.125     9.401    cpu/ecall/mem_read_addr_reg[7]_C_0
    SLICE_X58Y146        LDCE                                         f  cpu/ecall/mem_read_addr_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.286ns  (logic 1.595ns (17.176%)  route 7.691ns (82.824%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        6.665     8.136    cpu/register_file/led_rst_OBUF
    SLICE_X38Y153        LUT2 (Prop_lut2_I0_O)        0.124     8.260 f  cpu/register_file/mem_read_addr_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           1.027     9.286    cpu/ecall/mem_read_addr_reg[5]_C_0
    SLICE_X50Y150        LDCE                                         f  cpu/ecall/mem_read_addr_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.103ns  (logic 1.595ns (17.521%)  route 7.508ns (82.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        6.676     8.147    cpu/register_file/led_rst_OBUF
    SLICE_X43Y152        LUT2 (Prop_lut2_I0_O)        0.124     8.271 f  cpu/register_file/mem_read_addr_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.833     9.103    cpu/ecall/mem_read_addr_reg[1]_C_0
    SLICE_X46Y150        LDCE                                         f  cpu/ecall/mem_read_addr_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.941ns  (logic 1.595ns (17.839%)  route 7.346ns (82.161%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        6.648     8.119    cpu/register_file/led_rst_OBUF
    SLICE_X38Y153        LUT2 (Prop_lut2_I0_O)        0.124     8.243 f  cpu/register_file/mem_read_addr_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.699     8.941    cpu/ecall/mem_read_addr_reg[4]_C_0
    SLICE_X49Y150        LDCE                                         f  cpu/ecall/mem_read_addr_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.713ns  (logic 1.595ns (18.306%)  route 7.118ns (81.694%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        6.278     7.749    cpu/register_file/led_rst_OBUF
    SLICE_X41Y152        LUT2 (Prop_lut2_I0_O)        0.124     7.873 f  cpu/register_file/mem_read_addr_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.840     8.713    cpu/ecall/mem_read_addr_reg[3]_C_0
    SLICE_X48Y148        LDCE                                         f  cpu/ecall/mem_read_addr_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.663ns  (logic 1.595ns (18.413%)  route 7.068ns (81.587%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        6.275     7.746    cpu/register_file/led_rst_OBUF
    SLICE_X41Y152        LUT2 (Prop_lut2_I0_O)        0.124     7.870 f  cpu/register_file/mem_read_addr_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.793     8.663    cpu/ecall/mem_read_addr_reg[0]_C_0
    SLICE_X47Y150        LDCE                                         f  cpu/ecall/mem_read_addr_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.483ns (69.853%)  route 0.640ns (30.147%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF_inst/O
                         net (fo=3720, routed)        0.640     0.879    led_rst_OBUF
    G18                  OBUF (Prop_obuf_I_O)         1.244     2.123 r  led_rst_OBUF_inst/O
                         net (fo=0)                   0.000     2.123    led_rst
    G18                                                               r  led_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run
                            (input port)
  Destination:            led_run
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.481ns (59.384%)  route 1.013ns (40.616%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  run (IN)
                         net (fo=0)                   0.000     0.000    run
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  run_IBUF_inst/O
                         net (fo=2, routed)           1.013     1.256    led_run_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.239     2.494 r  led_run_OBUF_inst/O
                         net (fo=0)                   0.000     2.494    led_run
    F18                                                               r  led_run (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.400ns  (logic 0.284ns (8.353%)  route 3.116ns (91.647%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        2.828     3.067    cpu/register_file/led_rst_OBUF
    SLICE_X41Y152        LUT2 (Prop_lut2_I0_O)        0.045     3.112 f  cpu/register_file/mem_read_addr_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.288     3.400    cpu/ecall/mem_read_addr_reg[0]_C_0
    SLICE_X47Y150        LDCE                                         f  cpu/ecall/mem_read_addr_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.422ns  (logic 0.284ns (8.298%)  route 3.138ns (91.702%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        2.829     3.068    cpu/register_file/led_rst_OBUF
    SLICE_X41Y152        LUT2 (Prop_lut2_I0_O)        0.045     3.113 f  cpu/register_file/mem_read_addr_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.309     3.422    cpu/ecall/mem_read_addr_reg[3]_C_0
    SLICE_X48Y148        LDCE                                         f  cpu/ecall/mem_read_addr_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.548ns  (logic 0.284ns (8.003%)  route 3.264ns (91.997%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        3.009     3.247    cpu/register_file/led_rst_OBUF
    SLICE_X38Y153        LUT2 (Prop_lut2_I0_O)        0.045     3.292 f  cpu/register_file/mem_read_addr_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.256     3.548    cpu/ecall/mem_read_addr_reg[4]_C_0
    SLICE_X49Y150        LDCE                                         f  cpu/ecall/mem_read_addr_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.558ns  (logic 0.284ns (7.980%)  route 3.274ns (92.020%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        2.990     3.229    cpu/register_file/led_rst_OBUF
    SLICE_X43Y152        LUT2 (Prop_lut2_I0_O)        0.045     3.274 f  cpu/register_file/mem_read_addr_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.285     3.558    cpu/ecall/mem_read_addr_reg[1]_C_0
    SLICE_X46Y150        LDCE                                         f  cpu/ecall/mem_read_addr_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.660ns  (logic 0.284ns (7.758%)  route 3.376ns (92.242%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        2.993     3.231    cpu/register_file/led_rst_OBUF
    SLICE_X38Y153        LUT2 (Prop_lut2_I0_O)        0.045     3.276 f  cpu/register_file/mem_read_addr_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.384     3.660    cpu/ecall/mem_read_addr_reg[5]_C_0
    SLICE_X50Y150        LDCE                                         f  cpu/ecall/mem_read_addr_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.714ns  (logic 0.284ns (7.645%)  route 3.430ns (92.355%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        2.991     3.230    cpu/register_file/led_rst_OBUF
    SLICE_X43Y152        LUT2 (Prop_lut2_I0_O)        0.045     3.275 f  cpu/register_file/mem_read_addr_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.439     3.714    cpu/ecall/mem_read_addr_reg[7]_C_0
    SLICE_X58Y146        LDCE                                         f  cpu/ecall/mem_read_addr_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.782ns  (logic 0.284ns (7.508%)  route 3.498ns (92.492%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        3.174     3.413    cpu/register_file/led_rst_OBUF
    SLICE_X41Y153        LUT2 (Prop_lut2_I0_O)        0.045     3.458 f  cpu/register_file/mem_read_addr_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.324     3.782    cpu/ecall/mem_read_addr_reg[2]_C_0
    SLICE_X46Y147        LDCE                                         f  cpu/ecall/mem_read_addr_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/mem_read_addr_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.854ns  (logic 0.284ns (7.368%)  route 3.570ns (92.632%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 f  rst_IBUF_inst/O
                         net (fo=3720, routed)        3.175     3.414    cpu/register_file/led_rst_OBUF
    SLICE_X41Y153        LUT2 (Prop_lut2_I0_O)        0.045     3.459 f  cpu/register_file/mem_read_addr_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.395     3.854    cpu/ecall/mem_read_addr_reg[6]_C_0
    SLICE_X53Y146        LDCE                                         f  cpu/ecall/mem_read_addr_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1036 Endpoints
Min Delay          1036 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/MEM_WB_reg_w_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ecall_write_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.505ns  (logic 4.517ns (31.141%)  route 9.988ns (68.859%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X28Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y164        FDCE (Prop_fdce_C_Q)         0.456     7.056 r  cpu/MEM_WB_reg_w_addr_reg[3]/Q
                         net (fo=131, routed)         4.106    11.163    cpu/register_file/registers_reg[1][0]_0[3]
    SLICE_X34Y135        LUT6 (Prop_lut6_I0_O)        0.124    11.287 f  cpu/register_file/registers[17][7]_i_1/O
                         net (fo=3, routed)           0.830    12.117    cpu/a7[7]
    SLICE_X34Y136        LUT6 (Prop_lut6_I4_O)        0.124    12.241 r  cpu/led_ecall_write_ready_OBUF_inst_i_7/O
                         net (fo=1, routed)           1.094    13.335    cpu/led_ecall_write_ready_OBUF_inst_i_7_n_0
    SLICE_X33Y143        LUT6 (Prop_lut6_I0_O)        0.124    13.459 r  cpu/led_ecall_write_ready_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.577    14.036    cpu/led_ecall_write_ready_OBUF_inst_i_3_n_0
    SLICE_X33Y141        LUT6 (Prop_lut6_I1_O)        0.124    14.160 r  cpu/led_ecall_write_ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.381    17.540    led_ecall_write_ready_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565    21.105 r  led_ecall_write_ready_OBUF_inst/O
                         net (fo=0)                   0.000    21.105    led_ecall_write_ready
    C17                                                               r  led_ecall_write_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ecall/tx__0/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 4.011ns (53.743%)  route 3.452ns (46.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.799     6.593    cpu/ecall/tx__0/cpu_clk_BUFG
    SLICE_X59Y153        FDPE                                         r  cpu/ecall/tx__0/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y153        FDPE (Prop_fdpe_C_Q)         0.456     7.049 r  cpu/ecall/tx__0/tx_reg/Q
                         net (fo=1, routed)           3.452    10.502    uart_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.057 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.057    uart_tx
    D4                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB_reg_w_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.545ns  (logic 0.842ns (15.185%)  route 4.703ns (84.815%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X28Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y164        FDCE (Prop_fdce_C_Q)         0.419     7.019 r  cpu/MEM_WB_reg_w_addr_reg[4]/Q
                         net (fo=131, routed)         1.793     8.813    cpu/register_file/registers_reg[1][0]_0[4]
    SLICE_X31Y164        LUT6 (Prop_lut6_I0_O)        0.299     9.112 r  cpu/register_file/registers[10][4]_i_2/O
                         net (fo=8, routed)           2.211    11.323    cpu/register_file/MEM_WB_reg_w_addr_reg[4][4]
    SLICE_X38Y153        LUT2 (Prop_lut2_I1_O)        0.124    11.447 f  cpu/register_file/mem_read_addr_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.699    12.145    cpu/ecall/mem_read_addr_reg[4]_C_0
    SLICE_X49Y150        LDCE                                         f  cpu/ecall/mem_read_addr_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB_reg_w_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.522ns  (logic 0.828ns (14.996%)  route 4.694ns (85.004%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X33Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y164        FDCE (Prop_fdce_C_Q)         0.456     7.056 f  cpu/MEM_WB_reg_w_addr_reg[1]/Q
                         net (fo=37, routed)          0.582     7.639    cpu/ecall/registers_reg[10][31][1]
    SLICE_X28Y164        LUT2 (Prop_lut2_I1_O)        0.124     7.763 r  cpu/ecall/registers[10][31]_i_4/O
                         net (fo=66, routed)          1.643     9.406    cpu/register_file/registers_reg[10][0]_0
    SLICE_X38Y157        LUT6 (Prop_lut6_I1_O)        0.124     9.530 r  cpu/register_file/registers[10][0]_i_2/O
                         net (fo=10, routed)          1.675    11.205    cpu/register_file/MEM_WB_reg_w_addr_reg[4][0]
    SLICE_X41Y152        LUT2 (Prop_lut2_I1_O)        0.124    11.329 f  cpu/register_file/mem_read_addr_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.793    12.122    cpu/ecall/mem_read_addr_reg[0]_C_0
    SLICE_X47Y150        LDCE                                         f  cpu/ecall/mem_read_addr_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB_reg_w_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[8]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.279ns  (logic 0.820ns (15.532%)  route 4.459ns (84.468%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X33Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y164        FDCE (Prop_fdce_C_Q)         0.456     7.056 f  cpu/MEM_WB_reg_w_addr_reg[1]/Q
                         net (fo=37, routed)          0.582     7.639    cpu/ecall/registers_reg[10][31][1]
    SLICE_X28Y164        LUT2 (Prop_lut2_I1_O)        0.124     7.763 r  cpu/ecall/registers[10][31]_i_4/O
                         net (fo=66, routed)          1.329     9.091    cpu/register_file/registers_reg[10][0]_0
    SLICE_X31Y161        LUT6 (Prop_lut6_I1_O)        0.124     9.215 r  cpu/register_file/registers[10][8]_i_2/O
                         net (fo=6, routed)           1.716    10.931    cpu/register_file/MEM_WB_reg_w_addr_reg[4][8]
    SLICE_X62Y144        LUT2 (Prop_lut2_I1_O)        0.116    11.047 f  cpu/register_file/mem_read_addr_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.833    11.880    cpu/ecall/mem_read_addr_reg[8]_C_0
    SLICE_X63Y144        LDCE                                         f  cpu/ecall/mem_read_addr_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB_reg_w_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.217ns  (logic 0.828ns (15.872%)  route 4.389ns (84.128%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X33Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y164        FDCE (Prop_fdce_C_Q)         0.456     7.056 f  cpu/MEM_WB_reg_w_addr_reg[1]/Q
                         net (fo=37, routed)          0.582     7.639    cpu/ecall/registers_reg[10][31][1]
    SLICE_X28Y164        LUT2 (Prop_lut2_I1_O)        0.124     7.763 r  cpu/ecall/registers[10][31]_i_4/O
                         net (fo=66, routed)          1.217     8.980    cpu/register_file/registers_reg[10][0]_0
    SLICE_X35Y161        LUT6 (Prop_lut6_I1_O)        0.124     9.104 r  cpu/register_file/registers[10][5]_i_2/O
                         net (fo=9, routed)           1.562    10.666    cpu/register_file/MEM_WB_reg_w_addr_reg[4][5]
    SLICE_X38Y153        LUT2 (Prop_lut2_I1_O)        0.124    10.790 f  cpu/register_file/mem_read_addr_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           1.027    11.817    cpu/ecall/mem_read_addr_reg[5]_C_0
    SLICE_X50Y150        LDCE                                         f  cpu/ecall/mem_read_addr_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB_reg_w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.134ns  (logic 0.890ns (17.334%)  route 4.244ns (82.666%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X30Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDCE (Prop_fdce_C_Q)         0.518     7.118 r  cpu/MEM_WB_reg_w_addr_reg[2]/Q
                         net (fo=35, routed)          0.460     7.578    cpu/ecall/registers_reg[10][31][2]
    SLICE_X31Y164        LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  cpu/ecall/registers[10][31]_i_5/O
                         net (fo=66, routed)          1.113     8.815    cpu/register_file/registers_reg[10][0]_1
    SLICE_X31Y163        LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  cpu/register_file/registers[10][6]_i_2/O
                         net (fo=10, routed)          1.646    10.585    cpu/register_file/MEM_WB_reg_w_addr_reg[4][6]
    SLICE_X41Y153        LUT2 (Prop_lut2_I1_O)        0.124    10.709 f  cpu/register_file/mem_read_addr_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           1.026    11.735    cpu/ecall/mem_read_addr_reg[6]_C_0
    SLICE_X53Y146        LDCE                                         f  cpu/ecall/mem_read_addr_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB_reg_w_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[9]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.119ns  (logic 0.828ns (16.175%)  route 4.291ns (83.825%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X33Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y164        FDCE (Prop_fdce_C_Q)         0.456     7.056 f  cpu/MEM_WB_reg_w_addr_reg[1]/Q
                         net (fo=37, routed)          0.582     7.639    cpu/ecall/registers_reg[10][31][1]
    SLICE_X28Y164        LUT2 (Prop_lut2_I1_O)        0.124     7.763 r  cpu/ecall/registers[10][31]_i_4/O
                         net (fo=66, routed)          1.101     8.863    cpu/register_file/registers_reg[10][0]_0
    SLICE_X31Y160        LUT6 (Prop_lut6_I1_O)        0.124     8.987 r  cpu/register_file/registers[10][9]_i_2/O
                         net (fo=7, routed)           1.487    10.474    cpu/register_file/MEM_WB_reg_w_addr_reg[4][9]
    SLICE_X44Y154        LUT2 (Prop_lut2_I1_O)        0.124    10.598 f  cpu/register_file/mem_read_addr_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.121    11.719    cpu/ecall/mem_read_addr_reg[9]_C_0
    SLICE_X59Y145        LDCE                                         f  cpu/ecall/mem_read_addr_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB_reg_w_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.057ns  (logic 0.890ns (17.600%)  route 4.167ns (82.400%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X30Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y164        FDCE (Prop_fdce_C_Q)         0.518     7.118 r  cpu/MEM_WB_reg_w_addr_reg[2]/Q
                         net (fo=35, routed)          0.460     7.578    cpu/ecall/registers_reg[10][31][2]
    SLICE_X31Y164        LUT3 (Prop_lut3_I0_O)        0.124     7.702 r  cpu/ecall/registers[10][31]_i_5/O
                         net (fo=66, routed)          2.050     9.752    cpu/register_file/registers_reg[10][0]_1
    SLICE_X42Y154        LUT6 (Prop_lut6_I2_O)        0.124     9.876 r  cpu/register_file/registers[10][1]_i_2/O
                         net (fo=11, routed)          0.824    10.701    cpu/register_file/MEM_WB_reg_w_addr_reg[4][1]
    SLICE_X43Y152        LUT2 (Prop_lut2_I1_O)        0.124    10.825 f  cpu/register_file/mem_read_addr_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.833    11.657    cpu/ecall/mem_read_addr_reg[1]_C_0
    SLICE_X46Y150        LDCE                                         f  cpu/ecall/mem_read_addr_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/MEM_WB_reg_w_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ecall/mem_read_addr_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.996ns  (logic 0.828ns (16.573%)  route 4.168ns (83.427%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.854    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     3.978 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.698    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.794 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.806     6.600    cpu/cpu_clk_BUFG
    SLICE_X33Y164        FDCE                                         r  cpu/MEM_WB_reg_w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y164        FDCE (Prop_fdce_C_Q)         0.456     7.056 f  cpu/MEM_WB_reg_w_addr_reg[1]/Q
                         net (fo=37, routed)          0.582     7.639    cpu/ecall/registers_reg[10][31][1]
    SLICE_X28Y164        LUT2 (Prop_lut2_I1_O)        0.124     7.763 r  cpu/ecall/registers[10][31]_i_4/O
                         net (fo=66, routed)          1.761     9.523    cpu/register_file/registers_reg[10][0]_0
    SLICE_X38Y155        LUT6 (Prop_lut6_I1_O)        0.124     9.647 r  cpu/register_file/registers[10][2]_i_2/O
                         net (fo=11, routed)          0.976    10.623    cpu/register_file/MEM_WB_reg_w_addr_reg[4][2]
    SLICE_X41Y153        LUT2 (Prop_lut2_I1_O)        0.124    10.747 f  cpu/register_file/mem_read_addr_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.849    11.596    cpu/ecall/mem_read_addr_reg[2]_C_0
    SLICE_X46Y147        LDCE                                         f  cpu/ecall/mem_read_addr_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/PC/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_A/WADR7
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.913%)  route 0.212ns (60.087%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.554     2.164    cpu/PC/cpu_clk_BUFG
    SLICE_X55Y132        FDCE                                         r  cpu/PC/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDCE (Prop_fdce_C_Q)         0.141     2.305 r  cpu/PC/pc_reg[9]/Q
                         net (fo=162, routed)         0.212     2.517    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A7
    SLICE_X54Y129        RAMS64E                                      r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_B/WADR7
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.913%)  route 0.212ns (60.087%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.554     2.164    cpu/PC/cpu_clk_BUFG
    SLICE_X55Y132        FDCE                                         r  cpu/PC/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDCE (Prop_fdce_C_Q)         0.141     2.305 r  cpu/PC/pc_reg[9]/Q
                         net (fo=162, routed)         0.212     2.517    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A7
    SLICE_X54Y129        RAMS64E                                      r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_C/WADR7
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.913%)  route 0.212ns (60.087%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.554     2.164    cpu/PC/cpu_clk_BUFG
    SLICE_X55Y132        FDCE                                         r  cpu/PC/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDCE (Prop_fdce_C_Q)         0.141     2.305 r  cpu/PC/pc_reg[9]/Q
                         net (fo=162, routed)         0.212     2.517    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A7
    SLICE_X54Y129        RAMS64E                                      r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/WADR7
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.913%)  route 0.212ns (60.087%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.554     2.164    cpu/PC/cpu_clk_BUFG
    SLICE_X55Y132        FDCE                                         r  cpu/PC/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDCE (Prop_fdce_C_Q)         0.141     2.305 r  cpu/PC/pc_reg[9]/Q
                         net (fo=162, routed)         0.212     2.517    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A7
    SLICE_X54Y129        RAMS64E                                      r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_A/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.141ns (34.721%)  route 0.265ns (65.279%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.554     2.164    cpu/PC/cpu_clk_BUFG
    SLICE_X55Y132        FDCE                                         r  cpu/PC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDCE (Prop_fdce_C_Q)         0.141     2.305 r  cpu/PC/pc_reg[8]/Q
                         net (fo=194, routed)         0.265     2.570    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/A6
    SLICE_X50Y130        RAMS64E                                      r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_B/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.141ns (34.721%)  route 0.265ns (65.279%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.554     2.164    cpu/PC/cpu_clk_BUFG
    SLICE_X55Y132        FDCE                                         r  cpu/PC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDCE (Prop_fdce_C_Q)         0.141     2.305 r  cpu/PC/pc_reg[8]/Q
                         net (fo=194, routed)         0.265     2.570    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/A6
    SLICE_X50Y130        RAMS64E                                      r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_C/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.141ns (34.721%)  route 0.265ns (65.279%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.554     2.164    cpu/PC/cpu_clk_BUFG
    SLICE_X55Y132        FDCE                                         r  cpu/PC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDCE (Prop_fdce_C_Q)         0.141     2.305 r  cpu/PC/pc_reg[8]/Q
                         net (fo=194, routed)         0.265     2.570    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/A6
    SLICE_X50Y130        RAMS64E                                      r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_D/WADR6
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.141ns (34.721%)  route 0.265ns (65.279%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.554     2.164    cpu/PC/cpu_clk_BUFG
    SLICE_X55Y132        FDCE                                         r  cpu/PC/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDCE (Prop_fdce_C_Q)         0.141     2.305 r  cpu/PC/pc_reg[8]/Q
                         net (fo=194, routed)         0.265     2.570    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/A6
    SLICE_X50Y130        RAMS64E                                      r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_A/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.141ns (33.913%)  route 0.275ns (66.087%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.553     2.163    cpu/PC/cpu_clk_BUFG
    SLICE_X55Y131        FDCE                                         r  cpu/PC/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDCE (Prop_fdce_C_Q)         0.141     2.304 r  cpu/PC/pc_reg[7]/Q
                         net (fo=130, routed)         0.275     2.578    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A5
    SLICE_X54Y129        RAMS64E                                      r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/PC/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_B/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.141ns (33.913%)  route 0.275ns (66.087%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.023     1.273    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.318 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.584    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.610 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.553     2.163    cpu/PC/cpu_clk_BUFG
    SLICE_X55Y131        FDCE                                         r  cpu/PC/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDCE (Prop_fdce_C_Q)         0.141     2.304 r  cpu/PC/pc_reg[7]/Q
                         net (fo=130, routed)         0.275     2.578    cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A5
    SLICE_X54Y129        RAMS64E                                      r  cpu/instruction_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          5923 Endpoints
Min Delay          5923 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/buffer_reg[210][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.184ns  (logic 1.471ns (8.090%)  route 16.713ns (91.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)       16.713    18.184    cpu/ecall/led_rst_OBUF
    SLICE_X35Y178        FDCE                                         f  cpu/ecall/buffer_reg[210][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024     3.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     3.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     4.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.669     5.934    cpu/ecall/cpu_clk_BUFG
    SLICE_X35Y178        FDCE                                         r  cpu/ecall/buffer_reg[210][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/buffer_reg[210][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.184ns  (logic 1.471ns (8.090%)  route 16.713ns (91.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)       16.713    18.184    cpu/ecall/led_rst_OBUF
    SLICE_X35Y178        FDCE                                         f  cpu/ecall/buffer_reg[210][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024     3.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     3.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     4.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.669     5.934    cpu/ecall/cpu_clk_BUFG
    SLICE_X35Y178        FDCE                                         r  cpu/ecall/buffer_reg[210][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/buffer_reg[210][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.184ns  (logic 1.471ns (8.090%)  route 16.713ns (91.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)       16.713    18.184    cpu/ecall/led_rst_OBUF
    SLICE_X35Y178        FDCE                                         f  cpu/ecall/buffer_reg[210][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024     3.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     3.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     4.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.669     5.934    cpu/ecall/cpu_clk_BUFG
    SLICE_X35Y178        FDCE                                         r  cpu/ecall/buffer_reg[210][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/buffer_reg[210][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.184ns  (logic 1.471ns (8.090%)  route 16.713ns (91.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)       16.713    18.184    cpu/ecall/led_rst_OBUF
    SLICE_X35Y178        FDCE                                         f  cpu/ecall/buffer_reg[210][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024     3.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     3.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     4.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.669     5.934    cpu/ecall/cpu_clk_BUFG
    SLICE_X35Y178        FDCE                                         r  cpu/ecall/buffer_reg[210][6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/buffer_reg[26][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.184ns  (logic 1.471ns (8.090%)  route 16.713ns (91.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)       16.713    18.184    cpu/ecall/led_rst_OBUF
    SLICE_X34Y178        FDCE                                         f  cpu/ecall/buffer_reg[26][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024     3.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     3.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     4.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.669     5.934    cpu/ecall/cpu_clk_BUFG
    SLICE_X34Y178        FDCE                                         r  cpu/ecall/buffer_reg[26][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/buffer_reg[26][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.184ns  (logic 1.471ns (8.090%)  route 16.713ns (91.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)       16.713    18.184    cpu/ecall/led_rst_OBUF
    SLICE_X34Y178        FDCE                                         f  cpu/ecall/buffer_reg[26][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024     3.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     3.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     4.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.669     5.934    cpu/ecall/cpu_clk_BUFG
    SLICE_X34Y178        FDCE                                         r  cpu/ecall/buffer_reg[26][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/buffer_reg[26][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.184ns  (logic 1.471ns (8.090%)  route 16.713ns (91.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)       16.713    18.184    cpu/ecall/led_rst_OBUF
    SLICE_X34Y178        FDCE                                         f  cpu/ecall/buffer_reg[26][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024     3.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     3.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     4.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.669     5.934    cpu/ecall/cpu_clk_BUFG
    SLICE_X34Y178        FDCE                                         r  cpu/ecall/buffer_reg[26][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/buffer_reg[26][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.184ns  (logic 1.471ns (8.090%)  route 16.713ns (91.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)       16.713    18.184    cpu/ecall/led_rst_OBUF
    SLICE_X34Y178        FDCE                                         f  cpu/ecall/buffer_reg[26][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024     3.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     3.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     4.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.669     5.934    cpu/ecall/cpu_clk_BUFG
    SLICE_X34Y178        FDCE                                         r  cpu/ecall/buffer_reg[26][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/buffer_reg[26][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.184ns  (logic 1.471ns (8.090%)  route 16.713ns (91.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)       16.713    18.184    cpu/ecall/led_rst_OBUF
    SLICE_X34Y178        FDCE                                         f  cpu/ecall/buffer_reg[26][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024     3.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     3.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     4.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.669     5.934    cpu/ecall/cpu_clk_BUFG
    SLICE_X34Y178        FDCE                                         r  cpu/ecall/buffer_reg[26][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cpu/ecall/buffer_reg[26][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.184ns  (logic 1.471ns (8.090%)  route 16.713ns (91.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=3720, routed)       16.713    18.184    cpu/ecall/led_rst_OBUF
    SLICE_X34Y178        FDCE                                         f  cpu/ecall/buffer_reg[26][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.024     3.435    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     3.535 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638     4.173    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.264 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        1.669     5.934    cpu/ecall/cpu_clk_BUFG
    SLICE_X34Y178        FDCE                                         r  cpu/ecall/buffer_reg[26][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ecall/mem_read_addr_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cpu/ecall/mem_read_addr_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.203ns (59.041%)  route 0.141ns (40.959%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        LDCE                         0.000     0.000 r  cpu/ecall/mem_read_addr_reg[0]_LDC/G
    SLICE_X47Y150        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/ecall/mem_read_addr_reg[0]_LDC/Q
                         net (fo=4, routed)           0.141     0.299    cpu/ecall/mem_read_addr_reg[0]_LDC_n_0
    SLICE_X46Y149        LUT6 (Prop_lut6_I2_O)        0.045     0.344 r  cpu/ecall/mem_read_addr[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.344    cpu/ecall/mem_read_addr[0]_C_i_1_n_0
    SLICE_X46Y149        FDCE                                         r  cpu/ecall/mem_read_addr_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.833     2.838    cpu/ecall/cpu_clk_BUFG
    SLICE_X46Y149        FDCE                                         r  cpu/ecall/mem_read_addr_reg[0]_C/C

Slack:                    inf
  Source:                 cpu/ecall/mem_read_addr_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cpu/ecall/mem_read_addr_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.290ns (73.546%)  route 0.104ns (26.454%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y146        LDCE                         0.000     0.000 r  cpu/ecall/mem_read_addr_reg[7]_LDC/G
    SLICE_X58Y146        LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  cpu/ecall/mem_read_addr_reg[7]_LDC/Q
                         net (fo=3, routed)           0.104     0.349    cpu/ecall/mem_read_addr_reg[7]_LDC_n_0
    SLICE_X59Y146        LUT6 (Prop_lut6_I1_O)        0.045     0.394 r  cpu/ecall/mem_read_addr[7]_P_i_1/O
                         net (fo=2, routed)           0.000     0.394    cpu/ecall/mem_read_addr[7]_P_i_1_n_0
    SLICE_X59Y146        FDPE                                         r  cpu/ecall/mem_read_addr_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.832     2.837    cpu/ecall/cpu_clk_BUFG
    SLICE_X59Y146        FDPE                                         r  cpu/ecall/mem_read_addr_reg[7]_P/C

Slack:                    inf
  Source:                 cpu/ecall/mem_read_addr_reg[8]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cpu/ecall/mem_read_addr_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.203ns (46.972%)  route 0.229ns (53.028%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y144        LDCE                         0.000     0.000 r  cpu/ecall/mem_read_addr_reg[8]_LDC/G
    SLICE_X63Y144        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/ecall/mem_read_addr_reg[8]_LDC/Q
                         net (fo=2, routed)           0.102     0.260    cpu/ecall/mem_read_addr_reg[8]_LDC_n_0
    SLICE_X62Y144        LUT6 (Prop_lut6_I1_O)        0.045     0.305 r  cpu/ecall/mem_read_addr[8]_P_i_1/O
                         net (fo=2, routed)           0.127     0.432    cpu/ecall/mem_read_addr[8]_P_i_1_n_0
    SLICE_X62Y144        FDPE                                         r  cpu/ecall/mem_read_addr_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.834     2.839    cpu/ecall/cpu_clk_BUFG
    SLICE_X62Y144        FDPE                                         r  cpu/ecall/mem_read_addr_reg[8]_P/C

Slack:                    inf
  Source:                 cpu/ecall/mem_read_addr_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cpu/ecall/mem_read_addr_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.203ns (39.895%)  route 0.306ns (60.105%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        LDCE                         0.000     0.000 r  cpu/ecall/mem_read_addr_reg[0]_LDC/G
    SLICE_X47Y150        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/ecall/mem_read_addr_reg[0]_LDC/Q
                         net (fo=4, routed)           0.306     0.464    cpu/ecall/mem_read_addr_reg[0]_LDC_n_0
    SLICE_X47Y149        LUT5 (Prop_lut5_I2_O)        0.045     0.509 r  cpu/ecall/mem_read_addr[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.509    cpu/ecall/mem_read_addr[0]_P_i_1_n_0
    SLICE_X47Y149        FDPE                                         r  cpu/ecall/mem_read_addr_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.833     2.838    cpu/ecall/cpu_clk_BUFG
    SLICE_X47Y149        FDPE                                         r  cpu/ecall/mem_read_addr_reg[0]_P/C

Slack:                    inf
  Source:                 cpu/ecall/mem_read_addr_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cpu/ecall/mem_read_addr_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.223ns (43.273%)  route 0.292ns (56.727%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y147        LDCE                         0.000     0.000 r  cpu/ecall/mem_read_addr_reg[2]_LDC/G
    SLICE_X46Y147        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cpu/ecall/mem_read_addr_reg[2]_LDC/Q
                         net (fo=3, routed)           0.166     0.344    cpu/ecall/mem_read_addr_reg[2]_LDC_n_0
    SLICE_X46Y148        LUT6 (Prop_lut6_I1_O)        0.045     0.389 r  cpu/ecall/mem_read_addr[2]_P_i_1/O
                         net (fo=2, routed)           0.126     0.515    cpu/ecall/mem_read_addr[2]_P_i_1_n_0
    SLICE_X45Y148        FDPE                                         r  cpu/ecall/mem_read_addr_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.834     2.839    cpu/ecall/cpu_clk_BUFG
    SLICE_X45Y148        FDPE                                         r  cpu/ecall/mem_read_addr_reg[2]_P/C

Slack:                    inf
  Source:                 cpu/ecall/mem_read_addr_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cpu/ecall/mem_read_addr_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.203ns (39.309%)  route 0.313ns (60.691%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y150        LDCE                         0.000     0.000 r  cpu/ecall/mem_read_addr_reg[4]_LDC/G
    SLICE_X49Y150        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/ecall/mem_read_addr_reg[4]_LDC/Q
                         net (fo=3, routed)           0.313     0.471    cpu/ecall/mem_read_addr_reg[4]_LDC_n_0
    SLICE_X50Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.516 r  cpu/ecall/mem_read_addr[4]_P_i_1/O
                         net (fo=2, routed)           0.000     0.516    cpu/ecall/mem_read_addr[4]_P_i_1_n_0
    SLICE_X50Y149        FDPE                                         r  cpu/ecall/mem_read_addr_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.832     2.836    cpu/ecall/cpu_clk_BUFG
    SLICE_X50Y149        FDPE                                         r  cpu/ecall/mem_read_addr_reg[4]_P/C

Slack:                    inf
  Source:                 cpu/ecall/mem_read_addr_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cpu/ecall/mem_read_addr_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.276ns (49.500%)  route 0.282ns (50.500%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y148        LDCE                         0.000     0.000 r  cpu/ecall/mem_read_addr_reg[3]_LDC/G
    SLICE_X48Y148        LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  cpu/ecall/mem_read_addr_reg[3]_LDC/Q
                         net (fo=3, routed)           0.109     0.340    cpu/ecall/mem_read_addr_reg[3]_LDC_n_0
    SLICE_X49Y148        LUT6 (Prop_lut6_I1_O)        0.045     0.385 r  cpu/ecall/mem_read_addr[3]_P_i_1/O
                         net (fo=2, routed)           0.173     0.558    cpu/ecall/mem_read_addr[3]_P_i_1_n_0
    SLICE_X50Y148        FDPE                                         r  cpu/ecall/mem_read_addr_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.832     2.836    cpu/ecall/cpu_clk_BUFG
    SLICE_X50Y148        FDPE                                         r  cpu/ecall/mem_read_addr_reg[3]_P/C

Slack:                    inf
  Source:                 cpu/ecall/mem_read_addr_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cpu/ecall/mem_read_addr_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.285ns (49.089%)  route 0.296ns (50.911%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y150        LDCE                         0.000     0.000 r  cpu/ecall/mem_read_addr_reg[1]_LDC/G
    SLICE_X46Y150        LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  cpu/ecall/mem_read_addr_reg[1]_LDC/Q
                         net (fo=3, routed)           0.296     0.536    cpu/ecall/mem_read_addr_reg[1]_LDC_n_0
    SLICE_X48Y149        LUT6 (Prop_lut6_I1_O)        0.045     0.581 r  cpu/ecall/mem_read_addr[1]_P_i_1/O
                         net (fo=1, routed)           0.000     0.581    cpu/ecall/mem_read_addr[1]_P_i_1_n_0
    SLICE_X48Y149        FDPE                                         r  cpu/ecall/mem_read_addr_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.833     2.838    cpu/ecall/cpu_clk_BUFG
    SLICE_X48Y149        FDPE                                         r  cpu/ecall/mem_read_addr_reg[1]_P/C

Slack:                    inf
  Source:                 cpu/ecall/mem_read_addr_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cpu/ecall/mem_read_addr_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.268ns (45.734%)  route 0.318ns (54.266%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y147        LDCE                         0.000     0.000 r  cpu/ecall/mem_read_addr_reg[2]_LDC/G
    SLICE_X46Y147        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cpu/ecall/mem_read_addr_reg[2]_LDC/Q
                         net (fo=3, routed)           0.166     0.344    cpu/ecall/mem_read_addr_reg[2]_LDC_n_0
    SLICE_X46Y148        LUT6 (Prop_lut6_I1_O)        0.045     0.389 r  cpu/ecall/mem_read_addr[2]_P_i_1/O
                         net (fo=2, routed)           0.152     0.541    cpu/ecall/mem_read_addr[2]_P_i_1_n_0
    SLICE_X46Y148        LUT3 (Prop_lut3_I0_O)        0.045     0.586 r  cpu/ecall/mem_read_addr[2]_C_i_1/O
                         net (fo=1, routed)           0.000     0.586    cpu/ecall/mem_read_addr[2]_C_i_1_n_0
    SLICE_X46Y148        FDCE                                         r  cpu/ecall/mem_read_addr_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.833     2.838    cpu/ecall/cpu_clk_BUFG
    SLICE_X46Y148        FDCE                                         r  cpu/ecall/mem_read_addr_reg[2]_C/C

Slack:                    inf
  Source:                 cpu/ecall/mem_read_addr_reg[8]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cpu/ecall/mem_read_addr_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.248ns (41.932%)  route 0.343ns (58.068%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y144        LDCE                         0.000     0.000 r  cpu/ecall/mem_read_addr_reg[8]_LDC/G
    SLICE_X63Y144        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/ecall/mem_read_addr_reg[8]_LDC/Q
                         net (fo=2, routed)           0.102     0.260    cpu/ecall/mem_read_addr_reg[8]_LDC_n_0
    SLICE_X62Y144        LUT6 (Prop_lut6_I1_O)        0.045     0.305 r  cpu/ecall/mem_read_addr[8]_P_i_1/O
                         net (fo=2, routed)           0.063     0.368    cpu/ecall/mem_read_addr[8]_P_i_1_n_0
    SLICE_X62Y144        LUT3 (Prop_lut3_I0_O)        0.045     0.413 r  cpu/ecall/mem_read_addr[8]_C_i_1/O
                         net (fo=1, routed)           0.179     0.591    cpu/ecall/mem_read_addr[8]_C_i_1_n_0
    SLICE_X64Y144        FDCE                                         r  cpu/ecall/mem_read_addr_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.183     1.621    clk_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.677 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.976    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.005 r  cpu_clk_BUFG_inst/O
                         net (fo=4011, routed)        0.836     2.840    cpu/ecall/cpu_clk_BUFG
    SLICE_X64Y144        FDCE                                         r  cpu/ecall/mem_read_addr_reg[8]_C/C





