Oh no...

Cycle: 25
MARS instruction number: 15	Instruction: sll $5,$1,1
Expected:	Register Write to Reg: 0x05 Val: 0x00000002
Got     :	Register Write to Reg: 0x03 Val: 0x00000000
Incorrect write

Cycle: 26
MARS instruction number: 16	Instruction: srl $6,$1,1
Expected:	Register Write to Reg: 0x06 Val: 0x00000000
Got     :	Register Write to Reg: 0x03 Val: 0x00000001
Incorrect write

Cycle: 30
MARS instruction number: 17	Instruction: sra $7,$1,1
Expected:	Register Write to Reg: 0x07 Val: 0x00000000
Got     :	Register Write to Reg: 0x03 Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


