#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Tue Mar 10 08:19:23 2020
# Process ID: 2814
# Current directory: /home/student1/Documents/lab3
# Command line: vivado
# Log file: /home/student1/Documents/lab3/vivado.log
# Journal file: /home/student1/Documents/lab3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/student1/semisumator/semisumator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:order' : Invalid value format for this type
CRITICAL WARNING: [IP_Flow 19-182] Failed to load BOM file '/home/student1/semisumator/semisumator.srcs/sources_1/bd/sum/ip/sum_ila_0_0/sum_ila_0_0.xml'.
CRITICAL WARNING: [IP_Flow 19-183] Failed to load IP instance 'sum_ila_0_0'.
CRITICAL WARNING: [IP_Flow 19-1835] Failed to recreate IP instance 'sum_ila_0_0'. Error reading project file(s).
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 6807.066 ; gain = 87.723 ; free physical = 2091 ; free virtual = 7849
update_compile_order -fileset sources_1
close_project
create_project project_1 /home/student1/Documents/lab3/project_1 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
file mkdir /home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new
close [ open /home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v w ]
add_files /home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v
update_compile_order -fileset sources_1
file mkdir /home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v w ]
add_files -fileset sim_1 /home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numarator_0_59
WARNING: [VRFC 10-3676] redeclaration of ansi port 'carry_out' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
WARNING: [VRFC 10-3028] 'carry_out' was previously declared with a range [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'up_counter' is not declared [/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v:33]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'carry_out' [/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numarator_0_59
WARNING: [VRFC 10-3676] redeclaration of ansi port 'carry_out' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
WARNING: [VRFC 10-3028] 'carry_out' was previously declared with a range [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'up_counter' is not declared [/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v:33]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'carry_out' [/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numarator_0_59
WARNING: [VRFC 10-3676] redeclaration of ansi port 'carry_out' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
WARNING: [VRFC 10-3028] 'carry_out' was previously declared with a range [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'up_counter' is not declared [/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v:34]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'carry_out' [/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numarator_0_59
WARNING: [VRFC 10-3676] redeclaration of ansi port 'carry_out' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
WARNING: [VRFC 10-3028] 'carry_out' was previously declared with a range [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'up_counter' is not declared [/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v:34]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'carry_out' [/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numarator_0_59
WARNING: [VRFC 10-3676] redeclaration of ansi port 'up_counter' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'carry_out' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
WARNING: [VRFC 10-3028] 'carry_out' was previously declared with a range [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
INFO: [VRFC 10-2458] undeclared symbol up_couner, assumed default net type wire [/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v:27]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'up_counter' [/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.numarator_0_59
Compiling module xil_defaultlib.counter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_sim_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/counter_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/counter_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 10 09:10:59 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 10 09:10:59 2020...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 7356.773 ; gain = 0.000 ; free physical = 186 ; free virtual = 7722
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_sim_behav -key {Behavioral:sim_1:Functional:counter_sim} -tclbatch {counter_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source counter_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
clk = [0]; reset = [0]; pause = [0] => up_counter = [  z]; cout = [  X]
$stop called at time : 250 ns : File "/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 7481.598 ; gain = 124.824 ; free physical = 123 ; free virtual = 7687
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7481.598 ; gain = 0.000 ; free physical = 193 ; free virtual = 7713
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numarator_0_59
WARNING: [VRFC 10-3676] redeclaration of ansi port 'up_counter' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'carry_out' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
WARNING: [VRFC 10-3028] 'carry_out' was previously declared with a range [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
INFO: [VRFC 10-2458] undeclared symbol up_couner, assumed default net type wire [/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v:27]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'up_counter' [/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.numarator_0_59
Compiling module xil_defaultlib.counter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_sim_behav -key {Behavioral:sim_1:Functional:counter_sim} -tclbatch {counter_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source counter_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
clk = [0]; reset = [0]; pause = [0] => up_counter = [  z]; cout = [  X]
$stop called at time : 250 ns : File "/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numarator_0_59
WARNING: [VRFC 10-3676] redeclaration of ansi port 'up_counter' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'carry_out' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
WARNING: [VRFC 10-3028] 'carry_out' was previously declared with a range [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
INFO: [VRFC 10-2458] undeclared symbol up_couner, assumed default net type wire [/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v:27]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'up_counter' [/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.numarator_0_59
Compiling module xil_defaultlib.counter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_sim_behav -key {Behavioral:sim_1:Functional:counter_sim} -tclbatch {counter_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source counter_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numarator_0_59
WARNING: [VRFC 10-3676] redeclaration of ansi port 'up_counter' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'carry_out' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
INFO: [VRFC 10-2458] undeclared symbol up_couner, assumed default net type wire [/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v:28]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'up_counter' [/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.numarator_0_59
Compiling module xil_defaultlib.counter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_sim_behav -key {Behavioral:sim_1:Functional:counter_sim} -tclbatch {counter_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source counter_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numarator_0_59
WARNING: [VRFC 10-3676] redeclaration of ansi port 'up_counter' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'carry_out' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.numarator_0_59
Compiling module xil_defaultlib.counter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_sim_behav -key {Behavioral:sim_1:Functional:counter_sim} -tclbatch {counter_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source counter_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numarator_0_59
WARNING: [VRFC 10-3676] redeclaration of ansi port 'up_counter' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'carry_out' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.numarator_0_59
Compiling module xil_defaultlib.counter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_sim_behav -key {Behavioral:sim_1:Functional:counter_sim} -tclbatch {counter_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source counter_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 70 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_sim_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numarator_0_59
WARNING: [VRFC 10-3676] redeclaration of ansi port 'up_counter' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'carry_out' is not allowed [/home/student1/Documents/lab3/project_1/project_1.srcs/sources_1/new/numarator_0_59.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student1/Documents/lab3/project_1/project_1.srcs/sim_1/new/counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9707335f2b134fadbbbf5c45603fbb0d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_sim_behav xil_defaultlib.counter_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.numarator_0_59
Compiling module xil_defaultlib.counter_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/student1/Documents/lab3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_sim_behav -key {Behavioral:sim_1:Functional:counter_sim} -tclbatch {counter_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source counter_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 8 s
run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 7570.633 ; gain = 0.000 ; free physical = 120 ; free virtual = 7584
relaunch_sim
