{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767185772723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767185772732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 31 13:56:12 2025 " "Processing started: Wed Dec 31 13:56:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767185772732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767185772732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HFFrequencySynthesis -c HFFrequencySynthesis " "Command: quartus_map --read_settings_files=on --write_settings_files=off HFFrequencySynthesis -c HFFrequencySynthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767185772732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767185773436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767185773436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767185784148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767185784148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainFSM-basic " "Found design unit 1: MainFSM-basic" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767185784576 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainFSM " "Found entity 1: MainFSM" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767185784576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767185784576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesiscircuitry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesiscircuitry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinLUT-basic " "Found design unit 1: SinLUT-basic" {  } { { "SynthesisCircuitry.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/SynthesisCircuitry.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767185784576 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinLUT " "Found entity 1: SinLUT" {  } { { "SynthesisCircuitry.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/SynthesisCircuitry.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767185784576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767185784576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configureadc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file configureadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConfigureADC-basic " "Found design unit 1: ConfigureADC-basic" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767185784576 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConfigureADC " "Found entity 1: ConfigureADC" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767185784576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767185784576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-basic " "Found design unit 1: TestBench-basic" {  } { { "TestBench.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/TestBench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767185784576 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "TestBench.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/TestBench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767185784576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767185784576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file configrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConfigROM-basic " "Found design unit 1: ConfigROM-basic" {  } { { "ConfigROM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767185784576 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConfigROM " "Found entity 1: ConfigROM" {  } { { "ConfigROM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767185784576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767185784576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainFSM " "Elaborating entity \"MainFSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767185784627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SinLUT SinLUT:synthesizer A:basic " "Elaborating entity \"SinLUT\" using architecture \"A:basic\" for hierarchy \"SinLUT:synthesizer\"" {  } { { "MainFSM.vhd" "synthesizer" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767185784629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ConfigureADC ConfigureADC:configurator A:basic " "Elaborating entity \"ConfigureADC\" using architecture \"A:basic\" for hierarchy \"ConfigureADC:configurator\"" {  } { { "MainFSM.vhd" "configurator" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767185784631 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "needWait ConfigureADC.vhd(278) " "VHDL Process Statement warning at ConfigureADC.vhd(278): signal \"needWait\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1767185784635 "|MainFSM|ConfigureADC:configurator"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "internalClock ConfigureADC.vhd(304) " "VHDL warning at ConfigureADC.vhd(304): sensitivity list already contains internalClock" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 304 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767185784635 "|MainFSM|ConfigureADC:configurator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ConfigROM ConfigureADC:configurator\|ConfigROM:ConfigMemory A:basic " "Elaborating entity \"ConfigROM\" using architecture \"A:basic\" for hierarchy \"ConfigureADC:configurator\|ConfigROM:ConfigMemory\"" {  } { { "ConfigureADC.vhd" "ConfigMemory" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 53 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767185784649 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ConfigureADC:configurator\|ConfigROM:ConfigMemory\|configValues " "RAM logic \"ConfigureADC:configurator\|ConfigROM:ConfigMemory\|configValues\" is uninferred due to inappropriate RAM size" {  } { { "ConfigROM.vhd" "configValues" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigROM.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767185784926 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1767185784926 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "15 64 0 1 1 " "15 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "49 63 " "Addresses ranging from 49 to 63 are not initialized" {  } { { "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/db/HFFrequencySynthesis.ram0_ConfigROM_8d4fd7c8.hdl.mif" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/db/HFFrequencySynthesis.ram0_ConfigROM_8d4fd7c8.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1767185784935 ""}  } { { "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/db/HFFrequencySynthesis.ram0_ConfigROM_8d4fd7c8.hdl.mif" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/db/HFFrequencySynthesis.ram0_ConfigROM_8d4fd7c8.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1767185784935 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sclk " "Inserted always-enabled tri-state buffer between \"sclk\" and its non-tri-state driver." {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1767185785136 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sdenb " "Inserted always-enabled tri-state buffer between \"sdenb\" and its non-tri-state driver." {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1767185785136 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "configok " "Inserted always-enabled tri-state buffer between \"configok\" and its non-tri-state driver." {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1767185785136 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "discardBuffer " "Inserted always-enabled tri-state buffer between \"discardBuffer\" and its non-tri-state driver." {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 24 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1767185785136 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1767185785136 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "resetn " "bidirectional pin \"resetn\" has no driver" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1767185785136 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1767185785136 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "configok " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"configok\" is moved to its source" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 14 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1767185785136 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "discardBuffer " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"discardBuffer\" is moved to its source" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 24 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1767185785136 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1767185785136 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sclk~synth " "Node \"sclk~synth\"" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767185785182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdenb~synth " "Node \"sdenb~synth\"" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767185785182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "configok~synth " "Node \"configok~synth\"" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767185785182 ""} { "Warning" "WMLS_MLS_NODE_NAME" "discardBuffer~synth " "Node \"discardBuffer~synth\"" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767185785182 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767185785182 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767185785264 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ConfigureADC:configurator\|SDIO~en High " "Register ConfigureADC:configurator\|SDIO~en will power up to High" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 12 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1767185785404 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1767185785404 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767185785744 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767185785744 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767185785792 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767185785792 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1767185785792 ""} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Implemented 188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767185785792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767185785792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767185785803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 31 13:56:25 2025 " "Processing ended: Wed Dec 31 13:56:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767185785803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767185785803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767185785803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767185785803 ""}
