arch                            	circuit    	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_outputs	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
k4_N4_90nm_default_fc_pinloc.xml	diffeq.blif	common       	17.66                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	410    	64    	39         	-1          	-1      	0c93d6a     	success   	57872      	1935               	1974                 	1117                	513                   	23          	23           	529              	clb                      	auto       	0.70     	24980                	1.93      	6.5862        	-1365.88            	-6.5862             	24            	13614            	25                                    	983127                	914019               	797780.                          	1508.09                             	13.28                    	11768                      	17                               	6.64864            	-1482.35 	-6.64864 	0       	0       	1.04508e+06                 	1975.57                        	1.06                
