INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Sun Apr 28 15:41:51 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Command         ap_source done; 0.109 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Command       ap_source done; 0.173 sec.
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.158 sec.
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.423 sec.
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source done; 0.156 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.198 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.564 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.607 sec.
Command     ap_source done; 0.613 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Command     import_lib done; 0.112 sec.
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Command     set_part done; 0.175 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 1.852 sec.
Execute   set_part xczu9eg-ffvb1156-2-i -tool vivado 
Execute     add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xczu9eg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Command   set_part done; 0.141 sec.
Execute   create_clock -period 4.2 -name default 
Execute   config_compile -name_max_length 20 -no_signed_zeros -pipeline_loops 0 -unsafe_math_optimizations 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute   config_schedule -effort medium -enable_dsp_full_reg=0 -relax_ii_for_timing=0 -verbose=0 
Execute   config_bind -effort medium 
Execute   config_export -format ip_catalog -rtl verilog -vivado_phys_opt place -vivado_report_level 0 
Execute   config_dataflow -default_channel pingpong -fifo_depth 2 -scalar_fifo_depth 2 -start_fifo_depth 2 -strict_mode off 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute   config_sdx -optimization_level none -target none 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     get_config_bind -effort 
Execute     get_config_schedule -effort 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -relax_ii_for_timing 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_rtl -enable_maxiConservative 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_rtl -auto_prefix=0 -encoding onehot -mult_keep_attribute=0 -reset control -reset_async=0 -reset_level low -verbose=0 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'mobile_net_hls_v1/conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling mobile_net_hls_v1/conv.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted mobile_net_hls_v1/conv.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/work/software/Vivado2018.3/exe/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "mobile_net_hls_v1/conv.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/autopilot" -I "D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pp.0.cpp" 
INFO-FLOW: exec D:/work/software/Vivado2018.3/exe/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/work/software/Vivado2018.3/exe/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E mobile_net_hls_v1/conv.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/autopilot -I D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pp.0.cpp
Command       clang done; 4.528 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/work/software/Vivado2018.3/exe/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.83 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/work/software/Vivado2018.3/exe/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/autopilot" -I "D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pp.0.cpp"  -o "D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/work/software/Vivado2018.3/exe/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/work/software/Vivado2018.3/exe/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/autopilot -I D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pp.0.cpp -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/useless.bc
Command       clang done; 2.251 sec.
INFO-FLOW: Done: GCC PP time: 8.6 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 -directive=D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/work/software/Vivado2018.3/exe/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.041 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 -directive=D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/work/software/Vivado2018.3/exe/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.992 sec.
Execute       get_config_dataflow -strict_mode 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/work/software/Vivado2018.3/exe/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.out.log 2> D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.err.log 
Command         ap_eval done; 1.153 sec.
Execute         ap_eval exec -ignorestderr D:/work/software/Vivado2018.3/exe/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/xilinx-legacy-rewriter.conv.pp.0.cpp.out.log 2> D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/xilinx-legacy-rewriter.conv.pp.0.cpp.err.log 
Command         ap_eval done; 1.443 sec.
Command       tidy_31 done; 2.629 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/work/software/Vivado2018.3/exe/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.112 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/work/software/Vivado2018.3/exe/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/autopilot" -I "D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.bc" 
INFO-FLOW: exec D:/work/software/Vivado2018.3/exe/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/work/software/Vivado2018.3/exe/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/autopilot -I D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.bc
Command       clang done; 2.486 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.g.bc -hls-opt -except-internalize moblie_net -LD:/work/software/Vivado2018.3/exe/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 8.831 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 107.453 ; gain = 21.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 107.453 ; gain = 21.371
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.pp.bc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.431 sec.
Execute         llvm-ld D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/work/software/Vivado2018.3/exe/Vivado/2018.3/win64/lib -lfloatconversion -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.136 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top moblie_net -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.g.0.bc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.1' (mobile_net_hls_v1/conv.hpp:497) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.1.1' (mobile_net_hls_v1/conv.hpp:499) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.2' (mobile_net_hls_v1/conv.hpp:507) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.2.1' (mobile_net_hls_v1/conv.hpp:509) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mobile_net_hls_v1/conv.hpp:41) in function 'decimal16 mac<1, 1>(decimal16*, decimal16*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (mobile_net_hls_v1/conv.hpp:44) in function 'decimal16 mac<1, 1>(decimal16*, decimal16*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (mobile_net_hls_v1/conv.hpp:53) in function 'decimal16 mac<1, 1>(decimal16*, decimal16*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (mobile_net_hls_v1/conv.hpp:56) in function 'decimal16 mac<1, 1>(decimal16*, decimal16*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (mobile_net_hls_v1/conv.hpp:65) in function 'decimal16 mac<1, 1>(decimal16*, decimal16*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.1' (mobile_net_hls_v1/conv.hpp:497) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.1.1' (mobile_net_hls_v1/conv.hpp:499) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.2' (mobile_net_hls_v1/conv.hpp:507) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.2.1' (mobile_net_hls_v1/conv.hpp:509) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.1' (mobile_net_hls_v1/conv.hpp:497) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.1.1' (mobile_net_hls_v1/conv.hpp:499) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.2' (mobile_net_hls_v1/conv.hpp:507) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.2.1' (mobile_net_hls_v1/conv.hpp:509) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.1' (mobile_net_hls_v1/conv.hpp:497) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.1.1' (mobile_net_hls_v1/conv.hpp:499) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.2' (mobile_net_hls_v1/conv.hpp:507) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.2.1' (mobile_net_hls_v1/conv.hpp:509) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.1' (mobile_net_hls_v1/conv.hpp:497) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.1.1' (mobile_net_hls_v1/conv.hpp:499) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.2' (mobile_net_hls_v1/conv.hpp:507) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.2.2.1' (mobile_net_hls_v1/conv.hpp:509) in function 'void kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>(hls::stream<decimal16>&, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<decimal16>*, hls::stream<bool>&, hls::stream<bool>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&, hls::stream<int>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_beta_fbuffer2regs<16>' into 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:453).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_beta_fbuffer2regs<16>' into 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:453).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_beta_fbuffer2regs<16>' into 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:453).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_beta_fbuffer2regs<16>' into 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:453).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_beta_fbuffer2regs<16>' into 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:453).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_beta_fbuffer2regs<16>' into 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:453).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_weight_fbuffer2regs<16, 3, 9>' into 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:460).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:561).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:495).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:485).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:472).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:996).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:959).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:951).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:938).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:996).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:959).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:951).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:938).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:996).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:959).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:951).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:938).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:996).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:959).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:951).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:938).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' (mobile_net_hls_v1/conv.hpp:996).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' (mobile_net_hls_v1/conv.hpp:959).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' (mobile_net_hls_v1/conv.hpp:951).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' (mobile_net_hls_v1/conv.hpp:938).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' (mobile_net_hls_v1/conv.hpp:996).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' (mobile_net_hls_v1/conv.hpp:959).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' (mobile_net_hls_v1/conv.hpp:951).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 3>' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' (mobile_net_hls_v1/conv.hpp:938).
INFO: [XFORM 203-603] Inlining function 'relu' into 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:545).
INFO: [XFORM 203-603] Inlining function 'relu' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:986).
INFO: [XFORM 203-603] Inlining function 'relu' into 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:545).
INFO: [XFORM 203-603] Inlining function 'relu' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:986).
INFO: [XFORM 203-603] Inlining function 'relu' into 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:545).
INFO: [XFORM 203-603] Inlining function 'relu' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:986).
INFO: [XFORM 203-603] Inlining function 'relu' into 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:545).
INFO: [XFORM 203-603] Inlining function 'relu' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' (mobile_net_hls_v1/conv.hpp:986).
INFO: [XFORM 203-603] Inlining function 'relu' into 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:545).
INFO: [XFORM 203-603] Inlining function 'relu' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' (mobile_net_hls_v1/conv.hpp:986).
INFO: [XFORM 203-603] Inlining function 'relu' into 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:545).
INFO: [XFORM 203-603] Inlining function 'relu' into 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' (mobile_net_hls_v1/conv.hpp:986).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_output_fbuffer2mem<512, 16, 16, 16, 262144, 2>' into 'kernel_conv<STANDARD_CONV>::output_result<3, 32, 512, 512, 2, 16, 16, 16, 262144, 2>' (mobile_net_hls_v1/conv.hpp:390).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<DEPTHWISE_CONV>::copy_output_fbuffer2mem<256, 2, 16, 16, 65536, 2>' into 'kernel_conv<DEPTHWISE_CONV>::output_result<32, 256, 256, 2, 16, 16, 65536, 2>' (mobile_net_hls_v1/conv.hpp:859).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_weight_fbuffer2regs<16, 1, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:460).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_weight_fbuffer2regs<16, 1, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:460).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_weight_fbuffer2regs<16, 1, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:460).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_weight_fbuffer2regs<16, 1, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:460).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_weight_fbuffer2regs<16, 1, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:460).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:561).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:495).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:485).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:472).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:561).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:495).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:485).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:472).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:561).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:495).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:485).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:472).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:561).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:495).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:485).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:472).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:561).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:495).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:485).
INFO: [XFORM 203-603] Inlining function 'input_regs_shift<16, 1>' into 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' (mobile_net_hls_v1/conv.hpp:472).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_output_fbuffer2mem<128, 16, 16, 16, 16384, 1>' into 'kernel_conv<STANDARD_CONV>::output_result<32, 64, 128, 128, 2, 16, 16, 16, 16384, 1>' (mobile_net_hls_v1/conv.hpp:390).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<DEPTHWISE_CONV>::copy_output_fbuffer2mem<128, 2, 16, 16, 16384, 2>' into 'kernel_conv<DEPTHWISE_CONV>::output_result<64, 128, 128, 2, 16, 16, 16384, 2>' (mobile_net_hls_v1/conv.hpp:859).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_output_fbuffer2mem<64, 16, 16, 16, 4096, 1>' into 'kernel_conv<STANDARD_CONV>::output_result<64, 128, 64, 64, 2, 16, 16, 16, 4096, 1>' (mobile_net_hls_v1/conv.hpp:390).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<DEPTHWISE_CONV>::copy_output_fbuffer2mem<64, 2, 16, 16, 4096, 2>' into 'kernel_conv<DEPTHWISE_CONV>::output_result<128, 64, 64, 2, 16, 16, 4096, 2>' (mobile_net_hls_v1/conv.hpp:859).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_output_fbuffer2mem<32, 16, 16, 16, 1024, 1>' into 'kernel_conv<STANDARD_CONV>::output_result<128, 256, 32, 32, 2, 16, 16, 16, 1024, 1>' (mobile_net_hls_v1/conv.hpp:390).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<DEPTHWISE_CONV>::copy_output_fbuffer2mem<32, 2, 16, 16, 1024, 2>' into 'kernel_conv<DEPTHWISE_CONV>::output_result<256, 32, 32, 2, 16, 16, 1024, 2>' (mobile_net_hls_v1/conv.hpp:859).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_output_fbuffer2mem<16, 16, 16, 16, 256, 1>' into 'kernel_conv<STANDARD_CONV>::output_result<512, 256, 16, 16, 2, 16, 16, 16, 256, 1>' (mobile_net_hls_v1/conv.hpp:390).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<STANDARD_CONV>::copy_output_fbuffer2mem<16, 16, 16, 16, 256, 1>' into 'kernel_conv<STANDARD_CONV>::output_result<256, 512, 16, 16, 2, 16, 16, 16, 256, 1>' (mobile_net_hls_v1/conv.hpp:390).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<DEPTHWISE_CONV>::copy_output_fbuffer2mem<16, 2, 16, 16, 256, 1>' into 'kernel_conv<DEPTHWISE_CONV>::output_result<256, 16, 16, 2, 16, 16, 256, 1>' (mobile_net_hls_v1/conv.hpp:859).
INFO: [XFORM 203-603] Inlining function 'kernel_conv<DEPTHWISE_CONV>::copy_output_fbuffer2mem<16, 2, 16, 16, 256, 1>' into 'kernel_conv<DEPTHWISE_CONV>::output_result<512, 16, 16, 2, 16, 16, 256, 1>' (mobile_net_hls_v1/conv.hpp:859).
INFO: [XFORM 203-603] Inlining function 'kernel_pool<AVG_POOL>::copy_input_fmem2buffer<16, 256>' into 'kernel_pool<AVG_POOL>::load_data<512, 16, 16, 8, 8, 8, 256>' (mobile_net_hls_v1/conv.hpp:1120).
INFO: [XFORM 203-603] Inlining function 'kernel_pool<AVG_POOL>::copy_output_fbuffer2mem<512, 16, 16, 8>' into 'kernel_pool<AVG_POOL>::output_result<512, 16, 16, 8, 8, 8>' (mobile_net_hls_v1/conv.hpp:1177).
INFO: [XFORM 203-603] Inlining function 'kernel_fc<SERIAL_FC>::copy_output_fbuffer2mem' into 'kernel_fc<SERIAL_FC>::output_result<512, 4, 32, 4>' (mobile_net_hls_v1/conv.hpp:1456).
Command         transform done; 9.349 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:44 . Memory (MB): peak = 134.285 ; gain = 48.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.g.1.bc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 16.969 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.899 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 146.016 ; gain = 59.934
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.g.1.bc to D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.o.1.bc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:145) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:145) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:261) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<512, 16, 1>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:145) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:261) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<256, 16, 1>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:145) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:261) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<128, 16, 1>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:145) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:261) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<64, 16, 1>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:662) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<16, 16, 2, 16, 16, 3, 256>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:670) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<16, 16, 2, 16, 16, 3, 256>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:679) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<32, 32, 2, 16, 16, 3, 1024>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:691) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<32, 32, 2, 16, 16, 3, 1024>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:679) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<64, 64, 2, 16, 16, 3, 4096>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:691) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<64, 64, 2, 16, 16, 3, 4096>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:679) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<128, 128, 2, 16, 16, 3, 16384>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:691) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<128, 128, 2, 16, 16, 3, 16384>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:679) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<256, 256, 2, 16, 16, 3, 65536>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:691) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<256, 256, 2, 16, 16, 3, 65536>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:199) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<512, 512, 2, 16, 16, 3, 262144>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (mobile_net_hls_v1/conv.hpp:211) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<512, 512, 2, 16, 16, 3, 262144>'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mobile_net_hls_v1/conv.hpp:1612) in function 'first_layer<3, 32, 512, 512, 2, 16, 16, 16, 3, 262144, 9, 2>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.2.1' (mobile_net_hls_v1/conv.hpp:931) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.3.1' (mobile_net_hls_v1/conv.hpp:947) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'cloop' (mobile_net_hls_v1/conv.hpp:956) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.3.3' (mobile_net_hls_v1/conv.hpp:991) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (mobile_net_hls_v1/conv.hpp:141) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (mobile_net_hls_v1/conv.hpp:143) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.2' (mobile_net_hls_v1/conv.hpp:463) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.2.1' (mobile_net_hls_v1/conv.hpp:465) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.2.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3.1' (mobile_net_hls_v1/conv.hpp:481) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'cloop' (mobile_net_hls_v1/conv.hpp:490) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.3.3' (mobile_net_hls_v1/conv.hpp:556) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.2.1' (mobile_net_hls_v1/conv.hpp:931) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.3.1' (mobile_net_hls_v1/conv.hpp:947) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'cloop' (mobile_net_hls_v1/conv.hpp:956) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.3.3' (mobile_net_hls_v1/conv.hpp:991) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (mobile_net_hls_v1/conv.hpp:141) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (mobile_net_hls_v1/conv.hpp:143) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.2' (mobile_net_hls_v1/conv.hpp:463) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.2.1' (mobile_net_hls_v1/conv.hpp:465) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.2.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3.1' (mobile_net_hls_v1/conv.hpp:481) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'cloop' (mobile_net_hls_v1/conv.hpp:490) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.3.3' (mobile_net_hls_v1/conv.hpp:556) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (mobile_net_hls_v1/conv.hpp:258) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<512, 16, 1>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.2.1' (mobile_net_hls_v1/conv.hpp:931) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.3.1' (mobile_net_hls_v1/conv.hpp:947) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'cloop' (mobile_net_hls_v1/conv.hpp:956) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.3.3' (mobile_net_hls_v1/conv.hpp:991) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (mobile_net_hls_v1/conv.hpp:141) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (mobile_net_hls_v1/conv.hpp:143) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.2' (mobile_net_hls_v1/conv.hpp:463) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.2.1' (mobile_net_hls_v1/conv.hpp:465) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.2.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3.1' (mobile_net_hls_v1/conv.hpp:481) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'cloop' (mobile_net_hls_v1/conv.hpp:490) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.3.3' (mobile_net_hls_v1/conv.hpp:556) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (mobile_net_hls_v1/conv.hpp:258) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<256, 16, 1>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.2.1' (mobile_net_hls_v1/conv.hpp:931) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.3.1' (mobile_net_hls_v1/conv.hpp:947) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'cloop' (mobile_net_hls_v1/conv.hpp:956) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.3.3' (mobile_net_hls_v1/conv.hpp:991) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (mobile_net_hls_v1/conv.hpp:141) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (mobile_net_hls_v1/conv.hpp:143) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.2' (mobile_net_hls_v1/conv.hpp:463) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.2.1' (mobile_net_hls_v1/conv.hpp:465) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.2.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3.1' (mobile_net_hls_v1/conv.hpp:481) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'cloop' (mobile_net_hls_v1/conv.hpp:490) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.3.3' (mobile_net_hls_v1/conv.hpp:556) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (mobile_net_hls_v1/conv.hpp:258) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<128, 16, 1>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.2.1' (mobile_net_hls_v1/conv.hpp:931) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.3.1' (mobile_net_hls_v1/conv.hpp:947) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'cloop' (mobile_net_hls_v1/conv.hpp:956) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.3.3' (mobile_net_hls_v1/conv.hpp:991) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1' (mobile_net_hls_v1/conv.hpp:141) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (mobile_net_hls_v1/conv.hpp:143) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.2' (mobile_net_hls_v1/conv.hpp:463) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.2.1' (mobile_net_hls_v1/conv.hpp:465) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.2.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3.1' (mobile_net_hls_v1/conv.hpp:481) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.3.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'cloop' (mobile_net_hls_v1/conv.hpp:490) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.3.3' (mobile_net_hls_v1/conv.hpp:556) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (mobile_net_hls_v1/conv.hpp:258) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<64, 16, 1>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.2.1' (mobile_net_hls_v1/conv.hpp:931) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.3.1' (mobile_net_hls_v1/conv.hpp:947) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'cloop' (mobile_net_hls_v1/conv.hpp:956) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2.3.3' (mobile_net_hls_v1/conv.hpp:991) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.1.1' (mobile_net_hls_v1/conv.hpp:143) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.2.1' (mobile_net_hls_v1/conv.hpp:465) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.3.1' (mobile_net_hls_v1/conv.hpp:481) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'cloop' (mobile_net_hls_v1/conv.hpp:490) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.3.3.3' (mobile_net_hls_v1/conv.hpp:556) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mac<3, 9>.1' (mobile_net_hls_v1/conv.hpp:36:25).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mobile_net_hls_v1/conv.hpp:1383) in function 'kernel_fc<SERIAL_FC>::load_data<512, 4, 32, 4>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (mobile_net_hls_v1/conv.hpp:768) in function 'kernel_conv<DEPTHWISE_CONV>::load_data<256, 16, 16, 2, 16, 16, 3, 256, 9>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (mobile_net_hls_v1/conv.hpp:769) in function 'kernel_conv<DEPTHWISE_CONV>::load_data<256, 16, 16, 2, 16, 16, 3, 256, 9>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mobile_net_hls_v1/conv.hpp:294) in function 'kernel_conv<STANDARD_CONV>::load_data<512, 256, 16, 16, 2, 16, 16, 16, 1, 256, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (mobile_net_hls_v1/conv.hpp:295) in function 'kernel_conv<STANDARD_CONV>::load_data<512, 256, 16, 16, 2, 16, 16, 16, 1, 256, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (mobile_net_hls_v1/conv.hpp:768) in function 'kernel_conv<DEPTHWISE_CONV>::load_data<512, 16, 16, 2, 16, 16, 3, 256, 9>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (mobile_net_hls_v1/conv.hpp:769) in function 'kernel_conv<DEPTHWISE_CONV>::load_data<512, 16, 16, 2, 16, 16, 3, 256, 9>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'zds9' (mobile_net_hls_v1/conv.hpp:663) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<16, 16, 2, 16, 16, 3, 256>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'zds8' (mobile_net_hls_v1/conv.hpp:671) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<16, 16, 2, 16, 16, 3, 256>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (mobile_net_hls_v1/conv.hpp:294) in function 'kernel_conv<STANDARD_CONV>::load_data<256, 512, 16, 16, 2, 16, 16, 16, 1, 256, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (mobile_net_hls_v1/conv.hpp:295) in function 'kernel_conv<STANDARD_CONV>::load_data<256, 512, 16, 16, 2, 16, 16, 16, 1, 256, 1>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.2' (mobile_net_hls_v1/conv.hpp:181) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<16, 16, 2, 16, 16, 1, 256>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.4' (mobile_net_hls_v1/conv.hpp:189) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<16, 16, 2, 16, 16, 1, 256>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'zds7' (mobile_net_hls_v1/conv.hpp:680) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<32, 32, 2, 16, 16, 3, 1024>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'zds6' (mobile_net_hls_v1/conv.hpp:692) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<32, 32, 2, 16, 16, 3, 1024>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.2' (mobile_net_hls_v1/conv.hpp:198) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<32, 32, 2, 16, 16, 1, 1024>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.5' (mobile_net_hls_v1/conv.hpp:210) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<32, 32, 2, 16, 16, 1, 1024>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'zds7' (mobile_net_hls_v1/conv.hpp:680) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<64, 64, 2, 16, 16, 3, 4096>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'zds6' (mobile_net_hls_v1/conv.hpp:692) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<64, 64, 2, 16, 16, 3, 4096>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.2' (mobile_net_hls_v1/conv.hpp:198) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<64, 64, 2, 16, 16, 1, 4096>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.5' (mobile_net_hls_v1/conv.hpp:210) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<64, 64, 2, 16, 16, 1, 4096>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'zds7' (mobile_net_hls_v1/conv.hpp:680) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<128, 128, 2, 16, 16, 3, 16384>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'zds6' (mobile_net_hls_v1/conv.hpp:692) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<128, 128, 2, 16, 16, 3, 16384>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.2' (mobile_net_hls_v1/conv.hpp:198) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<128, 128, 2, 16, 16, 1, 16384>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.5' (mobile_net_hls_v1/conv.hpp:210) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<128, 128, 2, 16, 16, 1, 16384>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'zds7' (mobile_net_hls_v1/conv.hpp:680) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<256, 256, 2, 16, 16, 3, 65536>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'zds6' (mobile_net_hls_v1/conv.hpp:692) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<256, 256, 2, 16, 16, 3, 65536>' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mac<3, 9>' (mobile_net_hls_v1/conv.hpp:34).
INFO: [XFORM 203-502] Unrolling small iteration loop 'zds7' (mobile_net_hls_v1/conv.hpp:200) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<512, 512, 2, 16, 16, 3, 262144>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'zds6' (mobile_net_hls_v1/conv.hpp:212) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<512, 512, 2, 16, 16, 3, 262144>' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 31 to 1 for loop 'zds6' (mobile_net_hls_v1/conv.hpp:692:1) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<32, 32, 2, 16, 16, 3, 1024>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 31 to 1 for loop 'zds6' (mobile_net_hls_v1/conv.hpp:692:1) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<64, 64, 2, 16, 16, 3, 4096>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 31 to 1 for loop 'zds6' (mobile_net_hls_v1/conv.hpp:692:1) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<128, 128, 2, 16, 16, 3, 16384>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 31 to 1 for loop 'zds6' (mobile_net_hls_v1/conv.hpp:692:1) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<256, 256, 2, 16, 16, 3, 65536>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 31 to 1 for loop 'zds6' (mobile_net_hls_v1/conv.hpp:212:1) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<512, 512, 2, 16, 16, 3, 262144>'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mobile_net_hls_v1/conv.hpp:1612) in function 'first_layer<3, 32, 512, 512, 2, 16, 16, 16, 3, 262144, 9, 2>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (mobile_net_hls_v1/conv.hpp:923) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.2' (mobile_net_hls_v1/conv.hpp:961) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.2.1' (mobile_net_hls_v1/conv.hpp:963) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.3.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (mobile_net_hls_v1/conv.hpp:130) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (mobile_net_hls_v1/conv.hpp:141) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (mobile_net_hls_v1/conv.hpp:143) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1.1' (mobile_net_hls_v1/conv.hpp:146) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (mobile_net_hls_v1/conv.hpp:463) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.1' (mobile_net_hls_v1/conv.hpp:481) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.2.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.2.2' (mobile_net_hls_v1/conv.hpp:511) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'mloop' (mobile_net_hls_v1/conv.hpp:526) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.3.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (mobile_net_hls_v1/conv.hpp:923) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.2' (mobile_net_hls_v1/conv.hpp:961) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.2.1' (mobile_net_hls_v1/conv.hpp:963) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.3.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (mobile_net_hls_v1/conv.hpp:130) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (mobile_net_hls_v1/conv.hpp:141) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (mobile_net_hls_v1/conv.hpp:143) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1.1' (mobile_net_hls_v1/conv.hpp:146) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (mobile_net_hls_v1/conv.hpp:463) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.1' (mobile_net_hls_v1/conv.hpp:481) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.2.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.2.2' (mobile_net_hls_v1/conv.hpp:511) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'mloop' (mobile_net_hls_v1/conv.hpp:526) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.3.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (mobile_net_hls_v1/conv.hpp:258) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<512, 16, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (mobile_net_hls_v1/conv.hpp:923) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.2' (mobile_net_hls_v1/conv.hpp:961) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.2.1' (mobile_net_hls_v1/conv.hpp:963) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.3.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (mobile_net_hls_v1/conv.hpp:130) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (mobile_net_hls_v1/conv.hpp:141) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (mobile_net_hls_v1/conv.hpp:143) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1.1' (mobile_net_hls_v1/conv.hpp:146) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (mobile_net_hls_v1/conv.hpp:463) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.1' (mobile_net_hls_v1/conv.hpp:481) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.2.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.2.2' (mobile_net_hls_v1/conv.hpp:511) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'mloop' (mobile_net_hls_v1/conv.hpp:526) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.3.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (mobile_net_hls_v1/conv.hpp:258) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<256, 16, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (mobile_net_hls_v1/conv.hpp:923) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.2' (mobile_net_hls_v1/conv.hpp:961) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.2.1' (mobile_net_hls_v1/conv.hpp:963) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.3.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (mobile_net_hls_v1/conv.hpp:130) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (mobile_net_hls_v1/conv.hpp:141) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (mobile_net_hls_v1/conv.hpp:143) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1.1' (mobile_net_hls_v1/conv.hpp:146) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (mobile_net_hls_v1/conv.hpp:463) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.1' (mobile_net_hls_v1/conv.hpp:481) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.2.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.2.2' (mobile_net_hls_v1/conv.hpp:511) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'mloop' (mobile_net_hls_v1/conv.hpp:526) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.3.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (mobile_net_hls_v1/conv.hpp:258) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<128, 16, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (mobile_net_hls_v1/conv.hpp:923) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.2' (mobile_net_hls_v1/conv.hpp:961) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.2.1' (mobile_net_hls_v1/conv.hpp:963) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.3.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (mobile_net_hls_v1/conv.hpp:130) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (mobile_net_hls_v1/conv.hpp:141) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1' (mobile_net_hls_v1/conv.hpp:143) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1.1' (mobile_net_hls_v1/conv.hpp:146) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2' (mobile_net_hls_v1/conv.hpp:463) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.1' (mobile_net_hls_v1/conv.hpp:481) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.2.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.2.2' (mobile_net_hls_v1/conv.hpp:511) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'mloop' (mobile_net_hls_v1/conv.hpp:526) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.3.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (mobile_net_hls_v1/conv.hpp:258) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<64, 16, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (mobile_net_hls_v1/conv.hpp:923) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.2' (mobile_net_hls_v1/conv.hpp:961) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.2.2.1' (mobile_net_hls_v1/conv.hpp:963) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.3.3.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (mobile_net_hls_v1/conv.hpp:130) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1.1.1' (mobile_net_hls_v1/conv.hpp:146) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.2.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.1.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.2.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.2.2' (mobile_net_hls_v1/conv.hpp:497) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.2.2.1' (mobile_net_hls_v1/conv.hpp:499) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.2.3' (mobile_net_hls_v1/conv.hpp:507) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.2.3.1' (mobile_net_hls_v1/conv.hpp:509) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.2.3.1.1' (mobile_net_hls_v1/conv.hpp:511) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'mloop' (mobile_net_hls_v1/conv.hpp:526) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.3.3.1' (mobile_net_hls_v1/conv.hpp:113) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mobile_net_hls_v1/conv.hpp:41) in function 'mac<3, 9>.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (mobile_net_hls_v1/conv.hpp:44) in function 'mac<3, 9>.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'memset_mid' in function 'mac<3, 9>.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (mobile_net_hls_v1/conv.hpp:53) in function 'mac<3, 9>.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (mobile_net_hls_v1/conv.hpp:56) in function 'mac<3, 9>.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (mobile_net_hls_v1/conv.hpp:65) in function 'mac<3, 9>.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mobile_net_hls_v1/conv.hpp:1383) in function 'kernel_fc<SERIAL_FC>::load_data<512, 4, 32, 4>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (mobile_net_hls_v1/conv.hpp:768) in function 'kernel_conv<DEPTHWISE_CONV>::load_data<256, 16, 16, 2, 16, 16, 3, 256, 9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (mobile_net_hls_v1/conv.hpp:769) in function 'kernel_conv<DEPTHWISE_CONV>::load_data<256, 16, 16, 2, 16, 16, 3, 256, 9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mobile_net_hls_v1/conv.hpp:294) in function 'kernel_conv<STANDARD_CONV>::load_data<512, 256, 16, 16, 2, 16, 16, 16, 1, 256, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (mobile_net_hls_v1/conv.hpp:295) in function 'kernel_conv<STANDARD_CONV>::load_data<512, 256, 16, 16, 2, 16, 16, 16, 1, 256, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (mobile_net_hls_v1/conv.hpp:768) in function 'kernel_conv<DEPTHWISE_CONV>::load_data<512, 16, 16, 2, 16, 16, 3, 256, 9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (mobile_net_hls_v1/conv.hpp:769) in function 'kernel_conv<DEPTHWISE_CONV>::load_data<512, 16, 16, 2, 16, 16, 3, 256, 9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'zds9' (mobile_net_hls_v1/conv.hpp:663) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<16, 16, 2, 16, 16, 3, 256>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'zds8' (mobile_net_hls_v1/conv.hpp:671) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<16, 16, 2, 16, 16, 3, 256>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mobile_net_hls_v1/conv.hpp:294) in function 'kernel_conv<STANDARD_CONV>::load_data<256, 512, 16, 16, 2, 16, 16, 16, 1, 256, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (mobile_net_hls_v1/conv.hpp:295) in function 'kernel_conv<STANDARD_CONV>::load_data<256, 512, 16, 16, 2, 16, 16, 16, 1, 256, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (mobile_net_hls_v1/conv.hpp:181) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<16, 16, 2, 16, 16, 1, 256>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (mobile_net_hls_v1/conv.hpp:189) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<16, 16, 2, 16, 16, 1, 256>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'zds7' (mobile_net_hls_v1/conv.hpp:680) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<32, 32, 2, 16, 16, 3, 1024>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'zds6' (mobile_net_hls_v1/conv.hpp:692) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<32, 32, 2, 16, 16, 3, 1024>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (mobile_net_hls_v1/conv.hpp:198) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<32, 32, 2, 16, 16, 1, 1024>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (mobile_net_hls_v1/conv.hpp:210) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<32, 32, 2, 16, 16, 1, 1024>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'zds7' (mobile_net_hls_v1/conv.hpp:680) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<64, 64, 2, 16, 16, 3, 4096>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'zds6' (mobile_net_hls_v1/conv.hpp:692) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<64, 64, 2, 16, 16, 3, 4096>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (mobile_net_hls_v1/conv.hpp:198) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<64, 64, 2, 16, 16, 1, 4096>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (mobile_net_hls_v1/conv.hpp:210) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<64, 64, 2, 16, 16, 1, 4096>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'zds7' (mobile_net_hls_v1/conv.hpp:680) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<128, 128, 2, 16, 16, 3, 16384>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'zds6' (mobile_net_hls_v1/conv.hpp:692) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<128, 128, 2, 16, 16, 3, 16384>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (mobile_net_hls_v1/conv.hpp:198) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<128, 128, 2, 16, 16, 1, 16384>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (mobile_net_hls_v1/conv.hpp:210) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<128, 128, 2, 16, 16, 1, 16384>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'zds7' (mobile_net_hls_v1/conv.hpp:680) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<256, 256, 2, 16, 16, 3, 65536>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'zds6' (mobile_net_hls_v1/conv.hpp:692) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<256, 256, 2, 16, 16, 3, 65536>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mobile_net_hls_v1/conv.hpp:41) in function 'mac<3, 9>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (mobile_net_hls_v1/conv.hpp:44) in function 'mac<3, 9>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'memset_mid' in function 'mac<3, 9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (mobile_net_hls_v1/conv.hpp:53) in function 'mac<3, 9>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (mobile_net_hls_v1/conv.hpp:56) in function 'mac<3, 9>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (mobile_net_hls_v1/conv.hpp:65) in function 'mac<3, 9>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'zds7' (mobile_net_hls_v1/conv.hpp:200) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<512, 512, 2, 16, 16, 3, 262144>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'zds6' (mobile_net_hls_v1/conv.hpp:212) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<512, 512, 2, 16, 16, 3, 262144>' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'mid' (mobile_net_hls_v1/conv.hpp:51) automatically.
INFO: [XFORM 203-102] Partitioning array 'mid' (mobile_net_hls_v1/conv.hpp:51) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_buffer.V' (mobile_net_hls_v1/conv.hpp:1020) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_buffer.V' (mobile_net_hls_v1/conv.hpp:1026) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'beta_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_buffer.V' (mobile_net_hls_v1/conv.hpp:1020) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_buffer.V' (mobile_net_hls_v1/conv.hpp:1026) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'beta_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_buffer.V' (mobile_net_hls_v1/conv.hpp:1020) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_buffer.V' (mobile_net_hls_v1/conv.hpp:1026) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'beta_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_buffer.V' (mobile_net_hls_v1/conv.hpp:1020) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_buffer.V' (mobile_net_hls_v1/conv.hpp:1026) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'beta_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_buffer.V' (mobile_net_hls_v1/conv.hpp:1020) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_buffer.V' (mobile_net_hls_v1/conv.hpp:1026) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'beta_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_buffer.V' (mobile_net_hls_v1/conv.hpp:1020) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_buffer.V' (mobile_net_hls_v1/conv.hpp:1026) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'beta_buffer' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_buffer' .
INFO: [XFORM 203-101] Partitioning array 'input_regs' (mobile_net_hls_v1/conv.hpp:887) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs' (mobile_net_hls_v1/conv.hpp:889) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_temp' (mobile_net_hls_v1/conv.hpp:894) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:896) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_regs' (mobile_net_hls_v1/conv.hpp:420) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'beta_regs' (mobile_net_hls_v1/conv.hpp:424) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_temp' (mobile_net_hls_v1/conv.hpp:426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_temp' (mobile_net_hls_v1/conv.hpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:432) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_regs' (mobile_net_hls_v1/conv.hpp:887) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs' (mobile_net_hls_v1/conv.hpp:889) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_temp' (mobile_net_hls_v1/conv.hpp:894) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:896) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_regs' (mobile_net_hls_v1/conv.hpp:420) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'beta_regs' (mobile_net_hls_v1/conv.hpp:424) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_temp' (mobile_net_hls_v1/conv.hpp:426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_temp' (mobile_net_hls_v1/conv.hpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:432) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_regs' (mobile_net_hls_v1/conv.hpp:887) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs' (mobile_net_hls_v1/conv.hpp:889) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_temp' (mobile_net_hls_v1/conv.hpp:894) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:896) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_regs' (mobile_net_hls_v1/conv.hpp:420) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'beta_regs' (mobile_net_hls_v1/conv.hpp:424) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_temp' (mobile_net_hls_v1/conv.hpp:426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_temp' (mobile_net_hls_v1/conv.hpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:432) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_regs' (mobile_net_hls_v1/conv.hpp:887) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs' (mobile_net_hls_v1/conv.hpp:889) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_temp' (mobile_net_hls_v1/conv.hpp:894) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:896) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_regs' (mobile_net_hls_v1/conv.hpp:420) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'beta_regs' (mobile_net_hls_v1/conv.hpp:424) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_temp' (mobile_net_hls_v1/conv.hpp:426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_temp' (mobile_net_hls_v1/conv.hpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:432) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_regs' (mobile_net_hls_v1/conv.hpp:887) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs' (mobile_net_hls_v1/conv.hpp:889) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_temp' (mobile_net_hls_v1/conv.hpp:894) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:896) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_regs' (mobile_net_hls_v1/conv.hpp:420) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'beta_regs' (mobile_net_hls_v1/conv.hpp:424) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_temp' (mobile_net_hls_v1/conv.hpp:426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_temp' (mobile_net_hls_v1/conv.hpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:432) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_regs' (mobile_net_hls_v1/conv.hpp:887) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs' (mobile_net_hls_v1/conv.hpp:889) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_temp' (mobile_net_hls_v1/conv.hpp:894) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:896) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_regs' (mobile_net_hls_v1/conv.hpp:420) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'beta_regs' (mobile_net_hls_v1/conv.hpp:424) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_temp' (mobile_net_hls_v1/conv.hpp:426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_temp' (mobile_net_hls_v1/conv.hpp:430) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:432) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp' (mobile_net_hls_v1/conv.hpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp' (mobile_net_hls_v1/conv.hpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buffer.V' (mobile_net_hls_v1/conv.hpp:1020) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_buffer.V' (mobile_net_hls_v1/conv.hpp:1026) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'beta_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buffer.V' (mobile_net_hls_v1/conv.hpp:1020) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_buffer.V' (mobile_net_hls_v1/conv.hpp:1026) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'beta_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buffer.V' (mobile_net_hls_v1/conv.hpp:1020) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_buffer.V' (mobile_net_hls_v1/conv.hpp:1026) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'beta_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buffer.V' (mobile_net_hls_v1/conv.hpp:1020) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_buffer.V' (mobile_net_hls_v1/conv.hpp:1026) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'beta_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buffer.V' (mobile_net_hls_v1/conv.hpp:1020) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_buffer.V' (mobile_net_hls_v1/conv.hpp:1026) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'beta_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buffer.V' (mobile_net_hls_v1/conv.hpp:1020) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_buffer.V' (mobile_net_hls_v1/conv.hpp:1026) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'beta_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_buffer' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs' (mobile_net_hls_v1/conv.hpp:889) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:432) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs' (mobile_net_hls_v1/conv.hpp:889) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:432) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs' (mobile_net_hls_v1/conv.hpp:889) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:432) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs' (mobile_net_hls_v1/conv.hpp:889) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:432) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs' (mobile_net_hls_v1/conv.hpp:889) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:432) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs' (mobile_net_hls_v1/conv.hpp:889) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_regs'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_temp' (mobile_net_hls_v1/conv.hpp:432) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'temp' (mobile_net_hls_v1/conv.hpp:37) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'temp' (mobile_net_hls_v1/conv.hpp:37) in dimension 2 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 4 for loop 'Loop-0' (mobile_net_hls_v1/conv.hpp:1351:1) in function 'kernel_fc<SERIAL_FC>::copy_weight_fmem2buffer<512>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 18 to 16 for loop 'Loop-0-0' (mobile_net_hls_v1/conv.hpp:172:1) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<16, 16, 2, 16, 16, 1, 256>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 16 for loop 'Loop-0-0' (mobile_net_hls_v1/conv.hpp:172:1) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<16, 16, 2, 16, 16, 1, 256>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 18 for loop 'Loop-0-0' (mobile_net_hls_v1/conv.hpp:652:1) in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<16, 16, 2, 16, 16, 3, 256>'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_conv<STANDARD_CONV>::apply<3, 32, 512, 512, 2, 16, 16, 16, 3, 262144, 9, 2>', detected/extracted 3 process function(s): 
	 'kernel_conv<STANDARD_CONV>::load_data<3, 32, 512, 512, 2, 16, 16, 16, 3, 262144, 9>'
	 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'
	 'kernel_conv<STANDARD_CONV>::output_result<3, 32, 512, 512, 2, 16, 16, 16, 262144, 2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_conv<DEPTHWISE_CONV>::apply<32, 0, 256, 256, 2, 0, 16, 16, 3, 65536, 9, 2>', detected/extracted 3 process function(s): 
	 'kernel_conv<DEPTHWISE_CONV>::load_data<32, 256, 256, 2, 16, 16, 3, 65536, 9>322'
	 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>'
	 'kernel_conv<DEPTHWISE_CONV>::output_result<32, 256, 256, 2, 16, 16, 65536, 2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_conv<STANDARD_CONV>::apply<32, 64, 128, 128, 2, 16, 16, 16, 1, 16384, 1, 1>', detected/extracted 3 process function(s): 
	 'kernel_conv<STANDARD_CONV>::load_data<32, 64, 128, 128, 2, 16, 16, 16, 1, 16384, 1>325'
	 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'
	 'kernel_conv<STANDARD_CONV>::output_result<32, 64, 128, 128, 2, 16, 16, 16, 16384, 1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_conv<DEPTHWISE_CONV>::apply<64, 0, 128, 128, 2, 0, 16, 16, 3, 16384, 9, 2>', detected/extracted 3 process function(s): 
	 'kernel_conv<DEPTHWISE_CONV>::load_data<64, 128, 128, 2, 16, 16, 3, 16384, 9>328'
	 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>'
	 'kernel_conv<DEPTHWISE_CONV>::output_result<64, 128, 128, 2, 16, 16, 16384, 2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_conv<STANDARD_CONV>::apply<64, 128, 64, 64, 2, 16, 16, 16, 1, 4096, 1, 1>', detected/extracted 3 process function(s): 
	 'kernel_conv<STANDARD_CONV>::load_data<64, 128, 64, 64, 2, 16, 16, 16, 1, 4096, 1>331'
	 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'
	 'kernel_conv<STANDARD_CONV>::output_result<64, 128, 64, 64, 2, 16, 16, 16, 4096, 1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_conv<DEPTHWISE_CONV>::apply<128, 0, 64, 64, 2, 0, 16, 16, 3, 4096, 9, 2>', detected/extracted 3 process function(s): 
	 'kernel_conv<DEPTHWISE_CONV>::load_data<128, 64, 64, 2, 16, 16, 3, 4096, 9>334'
	 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>'
	 'kernel_conv<DEPTHWISE_CONV>::output_result<128, 64, 64, 2, 16, 16, 4096, 2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_conv<STANDARD_CONV>::apply<128, 256, 32, 32, 2, 16, 16, 16, 1, 1024, 1, 1>', detected/extracted 3 process function(s): 
	 'kernel_conv<STANDARD_CONV>::load_data<128, 256, 32, 32, 2, 16, 16, 16, 1, 1024, 1>337'
	 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'
	 'kernel_conv<STANDARD_CONV>::output_result<128, 256, 32, 32, 2, 16, 16, 16, 1024, 1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_conv<DEPTHWISE_CONV>::apply<256, 0, 32, 32, 2, 0, 16, 16, 3, 1024, 9, 2>', detected/extracted 3 process function(s): 
	 'kernel_conv<DEPTHWISE_CONV>::load_data<256, 32, 32, 2, 16, 16, 3, 1024, 9>340'
	 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>'
	 'kernel_conv<DEPTHWISE_CONV>::output_result<256, 32, 32, 2, 16, 16, 1024, 2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_conv<STANDARD_CONV>::apply<256, 512, 16, 16, 2, 16, 16, 16, 1, 256, 1, 1>', detected/extracted 3 process function(s): 
	 'kernel_conv<STANDARD_CONV>::load_data<256, 512, 16, 16, 2, 16, 16, 16, 1, 256, 1>343'
	 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'
	 'kernel_conv<STANDARD_CONV>::output_result<256, 512, 16, 16, 2, 16, 16, 16, 256, 1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_conv<DEPTHWISE_CONV>::apply<512, 0, 16, 16, 2, 0, 16, 16, 3, 256, 9, 1>', detected/extracted 3 process function(s): 
	 'kernel_conv<DEPTHWISE_CONV>::load_data<512, 16, 16, 2, 16, 16, 3, 256, 9>'
	 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>'
	 'kernel_conv<DEPTHWISE_CONV>::output_result<512, 16, 16, 2, 16, 16, 256, 1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_conv<STANDARD_CONV>::apply<512, 256, 16, 16, 2, 16, 16, 16, 1, 256, 1, 1>', detected/extracted 3 process function(s): 
	 'kernel_conv<STANDARD_CONV>::load_data<512, 256, 16, 16, 2, 16, 16, 16, 1, 256, 1>348'
	 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'
	 'kernel_conv<STANDARD_CONV>::output_result<512, 256, 16, 16, 2, 16, 16, 16, 256, 1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_conv<DEPTHWISE_CONV>::apply<256, 0, 16, 16, 2, 0, 16, 16, 3, 256, 9, 1>', detected/extracted 3 process function(s): 
	 'kernel_conv<DEPTHWISE_CONV>::load_data<256, 16, 16, 2, 16, 16, 3, 256, 9>'
	 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>'
	 'kernel_conv<DEPTHWISE_CONV>::output_result<256, 16, 16, 2, 16, 16, 256, 1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_pool<AVG_POOL>::apply<512, 16, 16, 8, 8, 8, 256>', detected/extracted 3 process function(s): 
	 'kernel_pool<AVG_POOL>::load_data<512, 16, 16, 8, 8, 8, 256>353'
	 'kernel_pool<AVG_POOL>::compute_pro<512, 16, 16, 8, 8, 8>'
	 'kernel_pool<AVG_POOL>::output_result<512, 16, 16, 8, 8, 8>'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_fc<SERIAL_FC>::apply<512, 4, 32, 4>', detected/extracted 3 process function(s): 
	 'kernel_fc<SERIAL_FC>::load_data<512, 4, 32, 4>356'
	 'kernel_fc<SERIAL_FC>::compute_pro<512, 4, 32, 4>'
	 'kernel_fc<SERIAL_FC>::output_result<512, 4, 32, 4>'.
INFO: [XFORM 203-712] Applying dataflow to function 'moblie_net', detected/extracted 15 process function(s): 
	 'first_layer<3, 32, 512, 512, 2, 16, 16, 16, 3, 262144, 9, 2>'
	 'inter_layer<DEPTHWISE_CONV, 32, 0, 256, 256, 2, 0, 16, 16, 3, 65536, 9, 2>'
	 'inter_layer<STANDARD_CONV, 32, 64, 128, 128, 2, 16, 16, 16, 1, 16384, 1, 1>'
	 'inter_layer<DEPTHWISE_CONV, 64, 0, 128, 128, 2, 0, 16, 16, 3, 16384, 9, 2>'
	 'inter_layer<STANDARD_CONV, 64, 128, 64, 64, 2, 16, 16, 16, 1, 4096, 1, 1>'
	 'inter_layer<DEPTHWISE_CONV, 128, 0, 64, 64, 2, 0, 16, 16, 3, 4096, 9, 2>'
	 'inter_layer<STANDARD_CONV, 128, 256, 32, 32, 2, 16, 16, 16, 1, 1024, 1, 1>'
	 'inter_layer<DEPTHWISE_CONV, 256, 0, 32, 32, 2, 0, 16, 16, 3, 1024, 9, 2>'
	 'inter_layer<STANDARD_CONV, 256, 512, 16, 16, 2, 16, 16, 16, 1, 256, 1, 1>265'
	 'inter_layer<DEPTHWISE_CONV, 512, 0, 16, 16, 2, 0, 16, 16, 3, 256, 9, 1>'
	 'inter_layer<STANDARD_CONV, 512, 256, 16, 16, 2, 16, 16, 16, 1, 256, 1, 1>'
	 'inter_layer<DEPTHWISE_CONV, 256, 0, 16, 16, 2, 0, 16, 16, 3, 256, 9, 1>'
	 'inter_layer<STANDARD_CONV, 256, 512, 16, 16, 2, 16, 16, 16, 1, 256, 1, 1>'
	 'penult_layer<512, 16, 16, 8, 8, 8, 256>'
	 'last_layer<512, 4, 32, 4>'.
Command         transform done; 96.239 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 16 for loop 'Loop-0-0' (mobile_net_hls_v1/conv.hpp:257:1) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<64, 16, 1>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 16) < AVE (= 17)) for loop 'Loop-0-0' (mobile_net_hls_v1/conv.hpp:257:1) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<64, 16, 1>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 16 for loop 'Loop-0-0' (mobile_net_hls_v1/conv.hpp:257:1) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<512, 16, 1>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 16) < AVE (= 17)) for loop 'Loop-0-0' (mobile_net_hls_v1/conv.hpp:257:1) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<512, 16, 1>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 16 for loop 'Loop-0-0' (mobile_net_hls_v1/conv.hpp:257:1) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<32, 16, 9>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 16) < AVE (= 17)) for loop 'Loop-0-0' (mobile_net_hls_v1/conv.hpp:257:1) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<32, 16, 9>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 16 for loop 'Loop-0-0' (mobile_net_hls_v1/conv.hpp:257:1) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<256, 16, 1>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 16) < AVE (= 17)) for loop 'Loop-0-0' (mobile_net_hls_v1/conv.hpp:257:1) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<256, 16, 1>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 16 for loop 'Loop-0-0' (mobile_net_hls_v1/conv.hpp:257:1) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<128, 16, 1>'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 16) < AVE (= 17)) for loop 'Loop-0-0' (mobile_net_hls_v1/conv.hpp:257:1) in function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<128, 16, 1>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 18 to 16 for loop 'Loop-0-0' (mobile_net_hls_v1/conv.hpp:172:1) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<64, 64, 2, 16, 16, 1, 4096>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 18 to 16 for loop 'Loop-0-0' (mobile_net_hls_v1/conv.hpp:172:1) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<32, 32, 2, 16, 16, 1, 1024>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 18 to 16 for loop 'Loop-0-0' (mobile_net_hls_v1/conv.hpp:172:1) in function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<128, 128, 2, 16, 16, 1, 16384>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:1122:6) to (mobile_net_hls_v1/conv.hpp:1110:28) in function 'kernel_pool<AVG_POOL>::load_data<512, 16, 16, 8, 8, 8, 256>353'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:303:7) to (mobile_net_hls_v1/conv.hpp:321:13) in function 'kernel_conv<STANDARD_CONV>::load_data<64, 128, 64, 64, 2, 16, 16, 16, 1, 4096, 1>331'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:306:7) to (mobile_net_hls_v1/conv.hpp:321:13) in function 'kernel_conv<STANDARD_CONV>::load_data<512, 256, 16, 16, 2, 16, 16, 16, 1, 256, 1>348'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:303:7) to (mobile_net_hls_v1/conv.hpp:321:13) in function 'kernel_conv<STANDARD_CONV>::load_data<32, 64, 128, 128, 2, 16, 16, 16, 1, 16384, 1>325'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:303:7) to (mobile_net_hls_v1/conv.hpp:321:13) in function 'kernel_conv<STANDARD_CONV>::load_data<3, 32, 512, 512, 2, 16, 16, 16, 3, 262144, 9>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:306:7) to (mobile_net_hls_v1/conv.hpp:321:13) in function 'kernel_conv<STANDARD_CONV>::load_data<256, 512, 16, 16, 2, 16, 16, 16, 1, 256, 1>343'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:303:7) to (mobile_net_hls_v1/conv.hpp:321:13) in function 'kernel_conv<STANDARD_CONV>::load_data<128, 256, 32, 32, 2, 16, 16, 16, 1, 1024, 1>337'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:529:26) to (mobile_net_hls_v1/conv.hpp:543:10) in function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:775:6) to (mobile_net_hls_v1/conv.hpp:793:12) in function 'kernel_conv<DEPTHWISE_CONV>::load_data<64, 128, 128, 2, 16, 16, 3, 16384, 9>328'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:775:6) to (mobile_net_hls_v1/conv.hpp:793:12) in function 'kernel_conv<DEPTHWISE_CONV>::load_data<32, 256, 256, 2, 16, 16, 3, 65536, 9>322'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:775:6) to (mobile_net_hls_v1/conv.hpp:793:12) in function 'kernel_conv<DEPTHWISE_CONV>::load_data<256, 32, 32, 2, 16, 16, 3, 1024, 9>340'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mobile_net_hls_v1/conv.hpp:775:6) to (mobile_net_hls_v1/conv.hpp:793:12) in function 'kernel_conv<DEPTHWISE_CONV>::load_data<128, 64, 64, 2, 16, 16, 3, 4096, 9>334'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mac<3, 9>.1' (mobile_net_hls_v1/conv.hpp:47:2)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'mac<3, 9>' (mobile_net_hls_v1/conv.hpp:34)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_conv<STANDARD_CONV>::load_data<64, 128, 64, 64, 2, 16, 16, 16, 1, 4096, 1>331' (mobile_net_hls_v1/conv.hpp:278:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_conv<STANDARD_CONV>::load_data<32, 64, 128, 128, 2, 16, 16, 16, 1, 16384, 1>325' (mobile_net_hls_v1/conv.hpp:278:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_conv<STANDARD_CONV>::load_data<3, 32, 512, 512, 2, 16, 16, 16, 3, 262144, 9>' (mobile_net_hls_v1/conv.hpp:272)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_conv<STANDARD_CONV>::load_data<128, 256, 32, 32, 2, 16, 16, 16, 1, 1024, 1>337' (mobile_net_hls_v1/conv.hpp:278:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<64, 64, 2, 16, 16, 3, 4096>' (mobile_net_hls_v1/conv.hpp:636)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<32, 32, 2, 16, 16, 3, 1024>' (mobile_net_hls_v1/conv.hpp:636)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<256, 256, 2, 16, 16, 3, 65536>' (mobile_net_hls_v1/conv.hpp:636)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<128, 128, 2, 16, 16, 3, 16384>' (mobile_net_hls_v1/conv.hpp:636)...3 expression(s) balanced.
Command         transform done; 57.912 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:43 ; elapsed = 00:03:36 . Memory (MB): peak = 215.230 ; gain = 129.148
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.o.2.bc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (mobile_net_hls_v1/conv.hpp:141:16) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.2' (mobile_net_hls_v1/conv.hpp:463:29) in function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (mobile_net_hls_v1/conv.hpp:929:29) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (mobile_net_hls_v1/conv.hpp:929:29) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (mobile_net_hls_v1/conv.hpp:929:29) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (mobile_net_hls_v1/conv.hpp:929:29) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (mobile_net_hls_v1/conv.hpp:929:29) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (mobile_net_hls_v1/conv.hpp:929:29) in function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>'.
WARNING: [XFORM 203-631] Renaming function 'pool<AVG_POOL, 512, 16, 16, 8, 8, 8, 256>' to 'pool' (mobile_net_hls_v1/conv.hpp:1599:1)
WARNING: [XFORM 203-631] Renaming function 'penult_layer<512, 16, 16, 8, 8, 8, 256>' to 'penult_layer' (mobile_net_hls_v1/conv.hpp:1666:4)
WARNING: [XFORM 203-631] Renaming function 'last_layer<512, 4, 32, 4>' to 'last_layer' (mobile_net_hls_v1/conv.hpp:1696:4)
WARNING: [XFORM 203-631] Renaming function 'kernel_pool<AVG_POOL>::output_result<512, 16, 16, 8, 8, 8>' to 'output_result' (mobile_net_hls_v1/conv.hpp:1138:33)
WARNING: [XFORM 203-631] Renaming function 'kernel_pool<AVG_POOL>::load_data<512, 16, 16, 8, 8, 8, 256>353' to 'load_data353' (mobile_net_hls_v1/conv.hpp:1080:34)
WARNING: [XFORM 203-631] Renaming function 'kernel_pool<AVG_POOL>::compute_pro<512, 16, 16, 8, 8, 8>' to 'compute_pro' (mobile_net_hls_v1/conv.hpp:1205:41)
WARNING: [XFORM 203-631] Renaming function 'kernel_pool<AVG_POOL>::apply<512, 16, 16, 8, 8, 8, 256>' to 'apply' (mobile_net_hls_v1/conv.hpp:1272:2)
WARNING: [XFORM 203-631] Renaming function 'kernel_fc<SERIAL_FC>::output_result<512, 4, 32, 4>' to 'output_result.1' (mobile_net_hls_v1/conv.hpp:1422:31)
WARNING: [XFORM 203-631] Renaming function 'kernel_fc<SERIAL_FC>::load_data<512, 4, 32, 4>356' to 'load_data356' (mobile_net_hls_v1/conv.hpp:1369:5)
WARNING: [XFORM 203-631] Renaming function 'kernel_fc<SERIAL_FC>::copy_weight_fmem2buffer<512>' to 'copy_weight_fmem2buf' (mobile_net_hls_v1/conv.hpp:1349:30)
WARNING: [XFORM 203-631] Renaming function 'kernel_fc<SERIAL_FC>::copy_input_fmem2buffer' to 'copy_input_fmem2buff' (mobile_net_hls_v1/conv.hpp:1325:32)
WARNING: [XFORM 203-631] Renaming function 'kernel_fc<SERIAL_FC>::copy_beta_fmem2buffer' to 'copy_beta_fmem2buffe' (mobile_net_hls_v1/conv.hpp:1330:33)
WARNING: [XFORM 203-631] Renaming function 'kernel_fc<SERIAL_FC>::compute_pro<512, 4, 32, 4>' to 'compute_pro.1' (mobile_net_hls_v1/conv.hpp:1482:40)
WARNING: [XFORM 203-631] Renaming function 'kernel_fc<SERIAL_FC>::apply<512, 4, 32, 4>' to 'apply<512, 4, 32, 4>' (mobile_net_hls_v1/conv.hpp:1543)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::output_result<64, 128, 64, 64, 2, 16, 16, 16, 4096, 1>' to 'output_result.2' (mobile_net_hls_v1/conv.hpp:339:36)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::output_result<512, 256, 16, 16, 2, 16, 16, 16, 256, 1>' to 'output_result.3' (mobile_net_hls_v1/conv.hpp:339:36)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::output_result<32, 64, 128, 128, 2, 16, 16, 16, 16384, 1>' to 'output_result.4' (mobile_net_hls_v1/conv.hpp:339:36)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::output_result<3, 32, 512, 512, 2, 16, 16, 16, 262144, 2>' to 'output_result.5' (mobile_net_hls_v1/conv.hpp:339:36)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::output_result<256, 512, 16, 16, 2, 16, 16, 16, 256, 1>' to 'output_result.6' (mobile_net_hls_v1/conv.hpp:339:36)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::output_result<128, 256, 32, 32, 2, 16, 16, 16, 1024, 1>' to 'output_result.7' (mobile_net_hls_v1/conv.hpp:339:36)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::load_data<64, 128, 64, 64, 2, 16, 16, 16, 1, 4096, 1>331' to 'load_data331' (mobile_net_hls_v1/conv.hpp:278:7)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::load_data<512, 256, 16, 16, 2, 16, 16, 16, 1, 256, 1>348' to 'load_data348' (mobile_net_hls_v1/conv.hpp:278:7)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::load_data<32, 64, 128, 128, 2, 16, 16, 16, 1, 16384, 1>325' to 'load_data325' (mobile_net_hls_v1/conv.hpp:278:7)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::load_data<3, 32, 512, 512, 2, 16, 16, 16, 3, 262144, 9>' to 'load_data' (mobile_net_hls_v1/conv.hpp:278:7)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::load_data<256, 512, 16, 16, 2, 16, 16, 16, 1, 256, 1>343' to 'load_data343' (mobile_net_hls_v1/conv.hpp:278:7)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::load_data<128, 256, 32, 32, 2, 16, 16, 16, 1, 1024, 1>337' to 'load_data337' (mobile_net_hls_v1/conv.hpp:278:7)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<64, 16, 1>' to 'copy_weight_fmem2buf.1' (mobile_net_hls_v1/conv.hpp:248:34)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<512, 16, 1>' to 'copy_weight_fmem2buf.2' (mobile_net_hls_v1/conv.hpp:248:34)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<32, 16, 9>' to 'copy_weight_fmem2buf.3' (mobile_net_hls_v1/conv.hpp:248:30)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<256, 16, 1>' to 'copy_weight_fmem2buf.4' (mobile_net_hls_v1/conv.hpp:248:34)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::copy_weight_fmem2buffer<128, 16, 1>' to 'copy_weight_fmem2buf.5' (mobile_net_hls_v1/conv.hpp:248:34)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<64, 64, 2, 16, 16, 1, 4096>' to 'copy_input_fmem2buff.1' (mobile_net_hls_v1/conv.hpp:160:49)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<512, 512, 2, 16, 16, 3, 262144>' to 'copy_input_fmem2buff.2' (mobile_net_hls_v1/conv.hpp:160:49)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<32, 32, 2, 16, 16, 1, 1024>' to 'copy_input_fmem2buff.3' (mobile_net_hls_v1/conv.hpp:160:49)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<16, 16, 2, 16, 16, 1, 256>' to 'copy_input_fmem2buff.4' (mobile_net_hls_v1/conv.hpp:160:35)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::copy_input_fmem2buffer<128, 128, 2, 16, 16, 1, 16384>' to 'copy_input_fmem2buff.5' (mobile_net_hls_v1/conv.hpp:160:49)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::copy_beta_fmem2buffer<16>' to 'copy_beta_fmem2buffe.1' (mobile_net_hls_v1/conv.hpp:235:33)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::compute_pro<64, 128, 64, 64, 2, 16, 16, 16, 1, 1, 1>' to 'compute_pro.2' (mobile_net_hls_v1/conv.hpp:6:9)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::compute_pro<512, 256, 16, 16, 2, 16, 16, 16, 1, 1, 1>' to 'compute_pro.3' (mobile_net_hls_v1/conv.hpp:6:9)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::compute_pro<32, 64, 128, 128, 2, 16, 16, 16, 1, 1, 1>' to 'compute_pro.4' (mobile_net_hls_v1/conv.hpp:6:9)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::compute_pro<3, 32, 512, 512, 2, 16, 16, 16, 3, 9, 2>' to 'compute_pro.5' (mobile_net_hls_v1/conv.hpp:133:10)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::compute_pro<256, 512, 16, 16, 2, 16, 16, 16, 1, 1, 1>' to 'compute_pro.6' (mobile_net_hls_v1/conv.hpp:6:9)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::compute_pro<128, 256, 32, 32, 2, 16, 16, 16, 1, 1, 1>' to 'compute_pro.7' (mobile_net_hls_v1/conv.hpp:6:9)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::apply<64, 128, 64, 64, 2, 16, 16, 16, 1, 4096, 1, 1>' to 'apply.1' (mobile_net_hls_v1/conv.hpp:586:2)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::apply<512, 256, 16, 16, 2, 16, 16, 16, 1, 256, 1, 1>' to 'apply.2' (mobile_net_hls_v1/conv.hpp:586:2)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::apply<32, 64, 128, 128, 2, 16, 16, 16, 1, 16384, 1, 1>' to 'apply.3' (mobile_net_hls_v1/conv.hpp:586:2)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::apply<3, 32, 512, 512, 2, 16, 16, 16, 3, 262144, 9, 2>' to 'apply.4' (mobile_net_hls_v1/conv.hpp:586:2)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::apply<256, 512, 16, 16, 2, 16, 16, 16, 1, 256, 1, 1>' to 'apply.5' (mobile_net_hls_v1/conv.hpp:586:2)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<STANDARD_CONV>::apply<128, 256, 32, 32, 2, 16, 16, 16, 1, 1024, 1, 1>' to 'apply.6' (mobile_net_hls_v1/conv.hpp:586:2)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::output_result<64, 128, 128, 2, 16, 16, 16384, 2>' to 'output_result.8' (mobile_net_hls_v1/conv.hpp:810:36)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::output_result<512, 16, 16, 2, 16, 16, 256, 1>' to 'output_result.9' (mobile_net_hls_v1/conv.hpp:810:36)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::output_result<32, 256, 256, 2, 16, 16, 65536, 2>' to 'output_result.10' (mobile_net_hls_v1/conv.hpp:810:36)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::output_result<256, 32, 32, 2, 16, 16, 1024, 2>' to 'output_result.11' (mobile_net_hls_v1/conv.hpp:810:36)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::output_result<256, 16, 16, 2, 16, 16, 256, 1>' to 'output_result.12' (mobile_net_hls_v1/conv.hpp:810:36)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::output_result<128, 64, 64, 2, 16, 16, 4096, 2>' to 'output_result.13' (mobile_net_hls_v1/conv.hpp:810:36)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::load_data<64, 128, 128, 2, 16, 16, 3, 16384, 9>328' to 'load_data328' (mobile_net_hls_v1/conv.hpp:752:6)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::load_data<512, 16, 16, 2, 16, 16, 3, 256, 9>' to 'load_data.1' (mobile_net_hls_v1/conv.hpp:752:6)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::load_data<32, 256, 256, 2, 16, 16, 3, 65536, 9>322' to 'load_data322' (mobile_net_hls_v1/conv.hpp:752:6)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::load_data<256, 32, 32, 2, 16, 16, 3, 1024, 9>340' to 'load_data340' (mobile_net_hls_v1/conv.hpp:752:6)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::load_data<256, 16, 16, 2, 16, 16, 3, 256, 9>' to 'load_data.2' (mobile_net_hls_v1/conv.hpp:752:6)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::load_data<128, 64, 64, 2, 16, 16, 3, 4096, 9>334' to 'load_data334' (mobile_net_hls_v1/conv.hpp:752:6)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::copy_weight_fmem2buffer<64, 2, 9>' to 'copy_weight_fmem2buf.6' (mobile_net_hls_v1/conv.hpp:727:30)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::copy_weight_fmem2buffer<512, 2, 9>' to 'copy_weight_fmem2buf.7' (mobile_net_hls_v1/conv.hpp:727:30)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::copy_weight_fmem2buffer<32, 2, 9>' to 'copy_weight_fmem2buf.8' (mobile_net_hls_v1/conv.hpp:727:30)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::copy_weight_fmem2buffer<256, 2, 9>' to 'copy_weight_fmem2buf.9' (mobile_net_hls_v1/conv.hpp:727:30)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::copy_weight_fmem2buffer<128, 2, 9>' to 'copy_weight_fmem2buf.10' (mobile_net_hls_v1/conv.hpp:727:30)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<64, 64, 2, 16, 16, 3, 4096>' to 'copy_input_fmem2buff.6' (mobile_net_hls_v1/conv.hpp:640:49)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<32, 32, 2, 16, 16, 3, 1024>' to 'copy_input_fmem2buff.7' (mobile_net_hls_v1/conv.hpp:640:49)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<256, 256, 2, 16, 16, 3, 65536>' to 'copy_input_fmem2buff.8' (mobile_net_hls_v1/conv.hpp:640:49)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<16, 16, 2, 16, 16, 3, 256>' to 'copy_input_fmem2buff.9' (mobile_net_hls_v1/conv.hpp:640:44)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::copy_input_fmem2buffer<128, 128, 2, 16, 16, 3, 16384>' to 'copy_input_fmem2buff.10' (mobile_net_hls_v1/conv.hpp:640:49)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::copy_beta_fmem2buffer<64, 2>' to 'copy_beta_fmem2buffe.2' (mobile_net_hls_v1/conv.hpp:715:33)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::copy_beta_fmem2buffer<512, 2>' to 'copy_beta_fmem2buffe.3' (mobile_net_hls_v1/conv.hpp:716:33)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::copy_beta_fmem2buffer<32, 2>' to 'copy_beta_fmem2buffe.4' (mobile_net_hls_v1/conv.hpp:715:33)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::copy_beta_fmem2buffer<256, 2>' to 'copy_beta_fmem2buffe.5' (mobile_net_hls_v1/conv.hpp:715:33)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::copy_beta_fmem2buffer<128, 2>' to 'copy_beta_fmem2buffe.6' (mobile_net_hls_v1/conv.hpp:715:33)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<64, 128, 128, 2, 16, 16, 3, 9, 2>' to 'compute_pro.8' (mobile_net_hls_v1/conv.hpp:6:7)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<512, 16, 16, 2, 16, 16, 3, 9, 1>' to 'compute_pro.9' (mobile_net_hls_v1/conv.hpp:6:41)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<32, 256, 256, 2, 16, 16, 3, 9, 2>' to 'compute_pro.10' (mobile_net_hls_v1/conv.hpp:6:7)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 32, 32, 2, 16, 16, 3, 9, 2>' to 'compute_pro.11' (mobile_net_hls_v1/conv.hpp:6:7)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<256, 16, 16, 2, 16, 16, 3, 9, 1>' to 'compute_pro.12' (mobile_net_hls_v1/conv.hpp:6:41)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::compute_pro<128, 64, 64, 2, 16, 16, 3, 9, 2>' to 'compute_pro.13' (mobile_net_hls_v1/conv.hpp:6:7)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::apply<64, 0, 128, 128, 2, 0, 16, 16, 3, 16384, 9, 2>' to 'apply.7' (mobile_net_hls_v1/conv.hpp:1017:2)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::apply<512, 0, 16, 16, 2, 0, 16, 16, 3, 256, 9, 1>' to 'apply.8' (mobile_net_hls_v1/conv.hpp:1017:2)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::apply<32, 0, 256, 256, 2, 0, 16, 16, 3, 65536, 9, 2>' to 'apply.9' (mobile_net_hls_v1/conv.hpp:1017:2)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::apply<256, 0, 32, 32, 2, 0, 16, 16, 3, 1024, 9, 2>' to 'apply.10' (mobile_net_hls_v1/conv.hpp:1017:2)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::apply<256, 0, 16, 16, 2, 0, 16, 16, 3, 256, 9, 1>' to 'apply.11' (mobile_net_hls_v1/conv.hpp:1017:2)
WARNING: [XFORM 203-631] Renaming function 'kernel_conv<DEPTHWISE_CONV>::apply<128, 0, 64, 64, 2, 0, 16, 16, 3, 4096, 9, 2>' to 'apply.12' (mobile_net_hls_v1/conv.hpp:1017:2)
WARNING: [XFORM 203-631] Renaming function 'inter_layer<STANDARD_CONV, 64, 128, 64, 64, 2, 16, 16, 16, 1, 4096, 1, 1>' to 'inter_layer' (mobile_net_hls_v1/conv.hpp:1635:4)
WARNING: [XFORM 203-631] Renaming function 'inter_layer<STANDARD_CONV, 512, 256, 16, 16, 2, 16, 16, 16, 1, 256, 1, 1>' to 'inter_layer.1' (mobile_net_hls_v1/conv.hpp:1635:4)
WARNING: [XFORM 203-631] Renaming function 'inter_layer<STANDARD_CONV, 32, 64, 128, 128, 2, 16, 16, 16, 1, 16384, 1, 1>' to 'inter_layer.2' (mobile_net_hls_v1/conv.hpp:1635:4)
WARNING: [XFORM 203-631] Renaming function 'inter_layer<STANDARD_CONV, 256, 512, 16, 16, 2, 16, 16, 16, 1, 256, 1, 1>265' to 'inter_layer265' (mobile_net_hls_v1/conv.hpp:1635:4)
WARNING: [XFORM 203-631] Renaming function 'inter_layer<STANDARD_CONV, 256, 512, 16, 16, 2, 16, 16, 16, 1, 256, 1, 1>' to 'inter_layer.3' (mobile_net_hls_v1/conv.hpp:1635:4)
WARNING: [XFORM 203-631] Renaming function 'inter_layer<STANDARD_CONV, 128, 256, 32, 32, 2, 16, 16, 16, 1, 1024, 1, 1>' to 'inter_layer.4' (mobile_net_hls_v1/conv.hpp:1635:4)
WARNING: [XFORM 203-631] Renaming function 'inter_layer<DEPTHWISE_CONV, 64, 0, 128, 128, 2, 0, 16, 16, 3, 16384, 9, 2>' to 'inter_layer.5' (mobile_net_hls_v1/conv.hpp:1635:4)
WARNING: [XFORM 203-631] Renaming function 'inter_layer<DEPTHWISE_CONV, 512, 0, 16, 16, 2, 0, 16, 16, 3, 256, 9, 1>' to 'inter_layer.6' (mobile_net_hls_v1/conv.hpp:1635:4)
WARNING: [XFORM 203-631] Renaming function 'inter_layer<DEPTHWISE_CONV, 32, 0, 256, 256, 2, 0, 16, 16, 3, 65536, 9, 2>' to 'inter_layer.7' (mobile_net_hls_v1/conv.hpp:1635:4)
WARNING: [XFORM 203-631] Renaming function 'inter_layer<DEPTHWISE_CONV, 256, 0, 32, 32, 2, 0, 16, 16, 3, 1024, 9, 2>' to 'inter_layer.8' (mobile_net_hls_v1/conv.hpp:1635:4)
WARNING: [XFORM 203-631] Renaming function 'inter_layer<DEPTHWISE_CONV, 256, 0, 16, 16, 2, 0, 16, 16, 3, 256, 9, 1>' to 'inter_layer.9' (mobile_net_hls_v1/conv.hpp:1635:4)
WARNING: [XFORM 203-631] Renaming function 'inter_layer<DEPTHWISE_CONV, 128, 0, 64, 64, 2, 0, 16, 16, 3, 4096, 9, 2>' to 'inter_layer.10' (mobile_net_hls_v1/conv.hpp:1635:4)
WARNING: [XFORM 203-631] Renaming function 'first_layer<3, 32, 512, 512, 2, 16, 16, 16, 3, 262144, 9, 2>' to 'first_layer' (mobile_net_hls_v1/conv.hpp:1603:1)
WARNING: [XFORM 203-631] Renaming function 'fc<SERIAL_FC, 512, 4, 32, 4>' to 'fc' (mobile_net_hls_v1/conv.hpp:1593:1)
WARNING: [XFORM 203-631] Renaming function 'conv<STANDARD_CONV, 64, 128, 64, 64, 2, 16, 16, 16, 1, 4096, 1, 1>' to 'conv' (mobile_net_hls_v1/conv.hpp:1587:1)
WARNING: [XFORM 203-631] Renaming function 'conv<STANDARD_CONV, 512, 256, 16, 16, 2, 16, 16, 16, 1, 256, 1, 1>' to 'conv.1' (mobile_net_hls_v1/conv.hpp:1587:1)
WARNING: [XFORM 203-631] Renaming function 'conv<STANDARD_CONV, 32, 64, 128, 128, 2, 16, 16, 16, 1, 16384, 1, 1>' to 'conv.2' (mobile_net_hls_v1/conv.hpp:1587:1)
WARNING: [XFORM 203-631] Renaming function 'conv<STANDARD_CONV, 3, 32, 512, 512, 2, 16, 16, 16, 3, 262144, 9, 2>' to 'conv.3' (mobile_net_hls_v1/conv.hpp:1587:1)
WARNING: [XFORM 203-631] Renaming function 'conv<STANDARD_CONV, 256, 512, 16, 16, 2, 16, 16, 16, 1, 256, 1, 1>' to 'conv.4' (mobile_net_hls_v1/conv.hpp:1587:1)
WARNING: [XFORM 203-631] Renaming function 'conv<STANDARD_CONV, 128, 256, 32, 32, 2, 16, 16, 16, 1, 1024, 1, 1>' to 'conv.5' (mobile_net_hls_v1/conv.hpp:1587:1)
WARNING: [XFORM 203-631] Renaming function 'conv<DEPTHWISE_CONV, 64, 0, 128, 128, 2, 0, 16, 16, 3, 16384, 9, 2>' to 'conv.6' (mobile_net_hls_v1/conv.hpp:1587:1)
WARNING: [XFORM 203-631] Renaming function 'conv<DEPTHWISE_CONV, 512, 0, 16, 16, 2, 0, 16, 16, 3, 256, 9, 1>' to 'conv.7' (mobile_net_hls_v1/conv.hpp:1587:1)
WARNING: [XFORM 203-631] Renaming function 'conv<DEPTHWISE_CONV, 32, 0, 256, 256, 2, 0, 16, 16, 3, 65536, 9, 2>' to 'conv.8' (mobile_net_hls_v1/conv.hpp:1587:1)
WARNING: [XFORM 203-631] Renaming function 'conv<DEPTHWISE_CONV, 256, 0, 32, 32, 2, 0, 16, 16, 3, 1024, 9, 2>' to 'conv.9' (mobile_net_hls_v1/conv.hpp:1587:1)
WARNING: [XFORM 203-631] Renaming function 'conv<DEPTHWISE_CONV, 256, 0, 16, 16, 2, 0, 16, 16, 3, 256, 9, 1>' to 'conv.10' (mobile_net_hls_v1/conv.hpp:1587:1)
WARNING: [XFORM 203-631] Renaming function 'conv<DEPTHWISE_CONV, 128, 0, 64, 64, 2, 0, 16, 16, 3, 4096, 9, 2>' to 'conv.11' (mobile_net_hls_v1/conv.hpp:1587:1)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'outputs' (mobile_net_hls_v1/conv.hpp:1427:4). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'betas' (mobile_net_hls_v1/conv.hpp:1338:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'weights' (mobile_net_hls_v1/conv.hpp:1356:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'inputs' (mobile_net_hls_v1/conv.hpp:1327:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'outputs' (mobile_net_hls_v1/conv.hpp:1143:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'inputs' (mobile_net_hls_v1/conv.hpp:1093:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'outputs' (mobile_net_hls_v1/conv.hpp:823:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'outputs' (mobile_net_hls_v1/conv.hpp:352:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'outputs' (mobile_net_hls_v1/conv.hpp:823:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'betas' (mobile_net_hls_v1/conv.hpp:718:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9 on port 'weights' (mobile_net_hls_v1/conv.hpp:737:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'inputs' (mobile_net_hls_v1/conv.hpp:667:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'outputs' (mobile_net_hls_v1/conv.hpp:352:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'inputs' (mobile_net_hls_v1/conv.hpp:187:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'outputs' (mobile_net_hls_v1/conv.hpp:823:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'betas' (mobile_net_hls_v1/conv.hpp:718:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9 on port 'weights' (mobile_net_hls_v1/conv.hpp:737:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 17 on port 'inputs' (mobile_net_hls_v1/conv.hpp:683:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 18 on port 'inputs' (mobile_net_hls_v1/conv.hpp:699:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'inputs' (mobile_net_hls_v1/conv.hpp:689:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'outputs' (mobile_net_hls_v1/conv.hpp:352:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'inputs' (mobile_net_hls_v1/conv.hpp:203:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'inputs' (mobile_net_hls_v1/conv.hpp:219:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'inputs' (mobile_net_hls_v1/conv.hpp:209:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'outputs' (mobile_net_hls_v1/conv.hpp:823:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'betas' (mobile_net_hls_v1/conv.hpp:718:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9 on port 'weights' (mobile_net_hls_v1/conv.hpp:737:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 17 on port 'inputs' (mobile_net_hls_v1/conv.hpp:683:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 18 on port 'inputs' (mobile_net_hls_v1/conv.hpp:699:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'inputs' (mobile_net_hls_v1/conv.hpp:689:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'outputs' (mobile_net_hls_v1/conv.hpp:352:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'inputs' (mobile_net_hls_v1/conv.hpp:203:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'inputs' (mobile_net_hls_v1/conv.hpp:219:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'inputs' (mobile_net_hls_v1/conv.hpp:209:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'outputs' (mobile_net_hls_v1/conv.hpp:823:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'betas' (mobile_net_hls_v1/conv.hpp:718:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9 on port 'weights' (mobile_net_hls_v1/conv.hpp:737:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 17 on port 'inputs' (mobile_net_hls_v1/conv.hpp:683:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 18 on port 'inputs' (mobile_net_hls_v1/conv.hpp:699:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'inputs' (mobile_net_hls_v1/conv.hpp:689:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'outputs' (mobile_net_hls_v1/conv.hpp:352:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'inputs' (mobile_net_hls_v1/conv.hpp:203:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'inputs' (mobile_net_hls_v1/conv.hpp:219:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'inputs' (mobile_net_hls_v1/conv.hpp:209:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'outputs' (mobile_net_hls_v1/conv.hpp:823:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'betas' (mobile_net_hls_v1/conv.hpp:718:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9 on port 'weights' (mobile_net_hls_v1/conv.hpp:737:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 17 on port 'inputs' (mobile_net_hls_v1/conv.hpp:683:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 18 on port 'inputs' (mobile_net_hls_v1/conv.hpp:699:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'inputs' (mobile_net_hls_v1/conv.hpp:689:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'outputs' (mobile_net_hls_v1/conv.hpp:352:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'betas' (mobile_net_hls_v1/conv.hpp:239:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9 on port 'weights' (mobile_net_hls_v1/conv.hpp:262:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 17 on port 'inputs' (mobile_net_hls_v1/conv.hpp:203:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 18 on port 'inputs' (mobile_net_hls_v1/conv.hpp:219:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'inputs' (mobile_net_hls_v1/conv.hpp:209:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 141.166 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:52 ; elapsed = 00:05:57 . Memory (MB): peak = 1475.254 ; gain = 1389.172
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 324.307 sec.
Command     elaborate done; 354.086 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'moblie_net' ...
Execute       ap_set_top_model moblie_net 
WARNING: [SYN 201-103] Legalizing function name 'copy_input_fmem2buff.2' to 'copy_input_fmem2buff_2'.
WARNING: [SYN 201-103] Legalizing function name 'copy_weight_fmem2buf.3' to 'copy_weight_fmem2buf_3'.
WARNING: [SYN 201-103] Legalizing function name 'copy_beta_fmem2buffe.1' to 'copy_beta_fmem2buffe_1'.
WARNING: [SYN 201-103] Legalizing function name 'mac<3, 9>' to 'mac_3_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_pro.5' to 'compute_pro_5'.
WARNING: [SYN 201-103] Legalizing function name 'output_result.5' to 'output_result_5'.
WARNING: [SYN 201-103] Legalizing function name 'apply.4' to 'apply_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'copy_input_fmem2buff.8' to 'copy_input_fmem2buff_8'.
WARNING: [SYN 201-103] Legalizing function name 'copy_weight_fmem2buf.8' to 'copy_weight_fmem2buf_8'.
WARNING: [SYN 201-103] Legalizing function name 'copy_beta_fmem2buffe.4' to 'copy_beta_fmem2buffe_4'.
WARNING: [SYN 201-103] Legalizing function name 'mac<3, 9>.1' to 'mac_3_9_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_pro.10' to 'compute_pro_10'.
WARNING: [SYN 201-103] Legalizing function name 'output_result.10' to 'output_result_10'.
WARNING: [SYN 201-103] Legalizing function name 'apply.9' to 'apply_9'.
WARNING: [SYN 201-103] Legalizing function name 'conv.8' to 'conv_8'.
WARNING: [SYN 201-103] Legalizing function name 'inter_layer.7' to 'inter_layer_7'.
WARNING: [SYN 201-103] Legalizing function name 'copy_input_fmem2buff.5' to 'copy_input_fmem2buff_5'.
WARNING: [SYN 201-103] Legalizing function name 'copy_weight_fmem2buf.1' to 'copy_weight_fmem2buf_1'.
WARNING: [SYN 201-103] Legalizing function name 'mac<1, 1>' to 'mac_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_pro.4' to 'compute_pro_4'.
WARNING: [SYN 201-103] Legalizing function name 'output_result.4' to 'output_result_4'.
WARNING: [SYN 201-103] Legalizing function name 'apply.3' to 'apply_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'inter_layer.2' to 'inter_layer_2'.
WARNING: [SYN 201-103] Legalizing function name 'copy_input_fmem2buff.10' to 'copy_input_fmem2buff_10'.
WARNING: [SYN 201-103] Legalizing function name 'copy_weight_fmem2buf.6' to 'copy_weight_fmem2buf_6'.
WARNING: [SYN 201-103] Legalizing function name 'copy_beta_fmem2buffe.2' to 'copy_beta_fmem2buffe_2'.
WARNING: [SYN 201-103] Legalizing function name 'compute_pro.8' to 'compute_pro_8'.
WARNING: [SYN 201-103] Legalizing function name 'output_result.8' to 'output_result_8'.
WARNING: [SYN 201-103] Legalizing function name 'apply.7' to 'apply_7'.
WARNING: [SYN 201-103] Legalizing function name 'conv.6' to 'conv_6'.
WARNING: [SYN 201-103] Legalizing function name 'inter_layer.5' to 'inter_layer_5'.
WARNING: [SYN 201-103] Legalizing function name 'copy_input_fmem2buff.1' to 'copy_input_fmem2buff_1'.
WARNING: [SYN 201-103] Legalizing function name 'copy_weight_fmem2buf.5' to 'copy_weight_fmem2buf_5'.
WARNING: [SYN 201-103] Legalizing function name 'compute_pro.2' to 'compute_pro_2'.
WARNING: [SYN 201-103] Legalizing function name 'output_result.2' to 'output_result_2'.
WARNING: [SYN 201-103] Legalizing function name 'apply.1' to 'apply_1'.
WARNING: [SYN 201-103] Legalizing function name 'copy_input_fmem2buff.6' to 'copy_input_fmem2buff_6'.
WARNING: [SYN 201-103] Legalizing function name 'copy_weight_fmem2buf.10' to 'copy_weight_fmem2buf_10'.
WARNING: [SYN 201-103] Legalizing function name 'copy_beta_fmem2buffe.6' to 'copy_beta_fmem2buffe_6'.
WARNING: [SYN 201-103] Legalizing function name 'compute_pro.13' to 'compute_pro_13'.
WARNING: [SYN 201-103] Legalizing function name 'output_result.13' to 'output_result_13'.
WARNING: [SYN 201-103] Legalizing function name 'apply.12' to 'apply_12'.
WARNING: [SYN 201-103] Legalizing function name 'conv.11' to 'conv_11'.
WARNING: [SYN 201-103] Legalizing function name 'inter_layer.10' to 'inter_layer_10'.
WARNING: [SYN 201-103] Legalizing function name 'copy_input_fmem2buff.3' to 'copy_input_fmem2buff_3'.
WARNING: [SYN 201-103] Legalizing function name 'copy_weight_fmem2buf.4' to 'copy_weight_fmem2buf_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_pro.7' to 'compute_pro_7'.
WARNING: [SYN 201-103] Legalizing function name 'output_result.7' to 'output_result_7'.
WARNING: [SYN 201-103] Legalizing function name 'apply.6' to 'apply_6'.
WARNING: [SYN 201-103] Legalizing function name 'conv.5' to 'conv_5'.
WARNING: [SYN 201-103] Legalizing function name 'inter_layer.4' to 'inter_layer_4'.
WARNING: [SYN 201-103] Legalizing function name 'copy_input_fmem2buff.7' to 'copy_input_fmem2buff_7'.
WARNING: [SYN 201-103] Legalizing function name 'copy_weight_fmem2buf.9' to 'copy_weight_fmem2buf_9'.
WARNING: [SYN 201-103] Legalizing function name 'copy_beta_fmem2buffe.5' to 'copy_beta_fmem2buffe_5'.
WARNING: [SYN 201-103] Legalizing function name 'compute_pro.11' to 'compute_pro_11'.
WARNING: [SYN 201-103] Legalizing function name 'output_result.11' to 'output_result_11'.
WARNING: [SYN 201-103] Legalizing function name 'apply.10' to 'apply_10'.
WARNING: [SYN 201-103] Legalizing function name 'conv.9' to 'conv_9'.
WARNING: [SYN 201-103] Legalizing function name 'inter_layer.8' to 'inter_layer_8'.
WARNING: [SYN 201-103] Legalizing function name 'copy_input_fmem2buff.4' to 'copy_input_fmem2buff_4'.
WARNING: [SYN 201-103] Legalizing function name 'copy_weight_fmem2buf.2' to 'copy_weight_fmem2buf_2'.
WARNING: [SYN 201-103] Legalizing function name 'compute_pro.6' to 'compute_pro_6'.
WARNING: [SYN 201-103] Legalizing function name 'output_result.6' to 'output_result_6'.
WARNING: [SYN 201-103] Legalizing function name 'apply.5' to 'apply_5'.
WARNING: [SYN 201-103] Legalizing function name 'conv.4' to 'conv_4'.
WARNING: [SYN 201-103] Legalizing function name 'copy_input_fmem2buff.9' to 'copy_input_fmem2buff_9'.
WARNING: [SYN 201-103] Legalizing function name 'copy_weight_fmem2buf.7' to 'copy_weight_fmem2buf_7'.
WARNING: [SYN 201-103] Legalizing function name 'copy_beta_fmem2buffe.3' to 'copy_beta_fmem2buffe_3'.
WARNING: [SYN 201-103] Legalizing function name 'load_data.1158' to 'load_data_1158'.
WARNING: [SYN 201-103] Legalizing function name 'compute_pro.9' to 'compute_pro_9'.
WARNING: [SYN 201-103] Legalizing function name 'output_result.9' to 'output_result_9'.
WARNING: [SYN 201-103] Legalizing function name 'apply.8' to 'apply_8'.
WARNING: [SYN 201-103] Legalizing function name 'conv.7' to 'conv_7'.
WARNING: [SYN 201-103] Legalizing function name 'inter_layer.6' to 'inter_layer_6'.
WARNING: [SYN 201-103] Legalizing function name 'compute_pro.3' to 'compute_pro_3'.
WARNING: [SYN 201-103] Legalizing function name 'output_result.3' to 'output_result_3'.
WARNING: [SYN 201-103] Legalizing function name 'apply.2' to 'apply_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'inter_layer.1' to 'inter_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_data.2164' to 'load_data_2164'.
WARNING: [SYN 201-103] Legalizing function name 'compute_pro.12' to 'compute_pro_12'.
WARNING: [SYN 201-103] Legalizing function name 'output_result.12' to 'output_result_12'.
WARNING: [SYN 201-103] Legalizing function name 'apply.11' to 'apply_11'.
WARNING: [SYN 201-103] Legalizing function name 'conv.10' to 'conv_10'.
WARNING: [SYN 201-103] Legalizing function name 'inter_layer.9' to 'inter_layer_9'.
WARNING: [SYN 201-103] Legalizing function name 'inter_layer.3' to 'inter_layer_3'.
WARNING: [SYN 201-103] Legalizing function name 'compute_pro.1' to 'compute_pro_1'.
WARNING: [SYN 201-103] Legalizing function name 'output_result.1' to 'output_result_1'.
WARNING: [SYN 201-103] Legalizing function name 'apply<512, 4, 32, 4>' to 'apply_512_4_32_4_s'.
Command       ap_set_top_model done; 3.098 sec.
Execute       get_model_list moblie_net -filter all-wo-channel -topdown 
Execute       preproc_iomode -model moblie_net 
Execute       preproc_iomode -model last_layer 
Execute       preproc_iomode -model fc 
Execute       preproc_iomode -model apply<512, 4, 32, 4> 
Execute       preproc_iomode -model output_result.1 
Execute       preproc_iomode -model compute_pro.1 
Execute       preproc_iomode -model load_data356170 
Execute       preproc_iomode -model copy_beta_fmem2buffe 
Execute       preproc_iomode -model copy_weight_fmem2buf 
Execute       preproc_iomode -model copy_input_fmem2buff 
Execute       preproc_iomode -model penult_layer 
Execute       preproc_iomode -model pool 
Execute       preproc_iomode -model apply 
Execute       preproc_iomode -model output_result 
Execute       preproc_iomode -model compute_pro 
Execute       preproc_iomode -model load_data353167 
Execute       preproc_iomode -model inter_layer.3 
Execute       preproc_iomode -model inter_layer.9 
Execute       preproc_iomode -model conv.10 
Execute       preproc_iomode -model apply.11 
Execute       preproc_iomode -model output_result.12 
Execute       preproc_iomode -model compute_pro.12 
Execute       preproc_iomode -model load_data.2164 
Execute       preproc_iomode -model inter_layer.1 
Execute       preproc_iomode -model conv.1 
Execute       preproc_iomode -model apply.2 
Execute       preproc_iomode -model output_result.3 
Execute       preproc_iomode -model compute_pro.3 
Execute       preproc_iomode -model load_data348161 
Execute       preproc_iomode -model inter_layer.6 
Execute       preproc_iomode -model conv.7 
Execute       preproc_iomode -model apply.8 
Execute       preproc_iomode -model output_result.9 
Execute       preproc_iomode -model compute_pro.9 
Execute       preproc_iomode -model load_data.1158 
Execute       preproc_iomode -model copy_beta_fmem2buffe.3 
Execute       preproc_iomode -model copy_weight_fmem2buf.7 
Execute       preproc_iomode -model copy_input_fmem2buff.9 
Execute       preproc_iomode -model inter_layer265 
Execute       preproc_iomode -model conv.4 
Execute       preproc_iomode -model apply.5 
Execute       preproc_iomode -model output_result.6 
Execute       preproc_iomode -model compute_pro.6 
Execute       preproc_iomode -model load_data343155 
Execute       preproc_iomode -model copy_weight_fmem2buf.2 
Execute       preproc_iomode -model copy_input_fmem2buff.4 
Execute       preproc_iomode -model inter_layer.8 
Execute       preproc_iomode -model conv.9 
Execute       preproc_iomode -model apply.10 
Execute       preproc_iomode -model output_result.11 
Execute       preproc_iomode -model compute_pro.11 
Execute       preproc_iomode -model load_data340152 
Execute       preproc_iomode -model copy_beta_fmem2buffe.5 
Execute       preproc_iomode -model copy_weight_fmem2buf.9 
Execute       preproc_iomode -model copy_input_fmem2buff.7 
Execute       preproc_iomode -model inter_layer.4 
Execute       preproc_iomode -model conv.5 
Execute       preproc_iomode -model apply.6 
Execute       preproc_iomode -model output_result.7 
Execute       preproc_iomode -model compute_pro.7 
Execute       preproc_iomode -model load_data337149 
Execute       preproc_iomode -model copy_weight_fmem2buf.4 
Execute       preproc_iomode -model copy_input_fmem2buff.3 
Execute       preproc_iomode -model inter_layer.10 
Execute       preproc_iomode -model conv.11 
Execute       preproc_iomode -model apply.12 
Execute       preproc_iomode -model output_result.13 
Execute       preproc_iomode -model compute_pro.13 
Execute       preproc_iomode -model load_data334146 
Execute       preproc_iomode -model copy_beta_fmem2buffe.6 
Execute       preproc_iomode -model copy_weight_fmem2buf.10 
Execute       preproc_iomode -model copy_input_fmem2buff.6 
Execute       preproc_iomode -model inter_layer 
Execute       preproc_iomode -model conv 
Execute       preproc_iomode -model apply.1 
Execute       preproc_iomode -model output_result.2 
Execute       preproc_iomode -model compute_pro.2 
Execute       preproc_iomode -model load_data331143 
Execute       preproc_iomode -model copy_weight_fmem2buf.5 
Execute       preproc_iomode -model copy_input_fmem2buff.1 
Execute       preproc_iomode -model inter_layer.5 
Execute       preproc_iomode -model conv.6 
Execute       preproc_iomode -model apply.7 
Execute       preproc_iomode -model output_result.8 
Execute       preproc_iomode -model compute_pro.8 
Execute       preproc_iomode -model load_data328140 
Execute       preproc_iomode -model copy_beta_fmem2buffe.2 
Execute       preproc_iomode -model copy_weight_fmem2buf.6 
Execute       preproc_iomode -model copy_input_fmem2buff.10 
Execute       preproc_iomode -model inter_layer.2 
Execute       preproc_iomode -model conv.2 
Execute       preproc_iomode -model apply.3 
Execute       preproc_iomode -model output_result.4 
Execute       preproc_iomode -model compute_pro.4 
Execute       preproc_iomode -model mac<1, 1> 
Execute       preproc_iomode -model load_data325137 
Execute       preproc_iomode -model copy_weight_fmem2buf.1 
Execute       preproc_iomode -model copy_input_fmem2buff.5 
Execute       preproc_iomode -model inter_layer.7 
Execute       preproc_iomode -model conv.8 
Execute       preproc_iomode -model apply.9 
Execute       preproc_iomode -model output_result.10 
Execute       preproc_iomode -model compute_pro.10 
Execute       preproc_iomode -model mac<3, 9>.1 
Execute       preproc_iomode -model load_data322134 
Execute       preproc_iomode -model copy_beta_fmem2buffe.4 
Execute       preproc_iomode -model copy_weight_fmem2buf.8 
Execute       preproc_iomode -model copy_input_fmem2buff.8 
Execute       preproc_iomode -model first_layer173 
Execute       preproc_iomode -model conv.3 
Execute       preproc_iomode -model apply.4 
Execute       preproc_iomode -model output_result.5 
Execute       preproc_iomode -model compute_pro.5 
Execute       preproc_iomode -model mac<3, 9> 
Execute       preproc_iomode -model load_data131 
Execute       preproc_iomode -model copy_beta_fmem2buffe.1 
Execute       preproc_iomode -model copy_weight_fmem2buf.3 
Execute       preproc_iomode -model copy_input_fmem2buff.2 
Execute       get_model_list moblie_net -filter all-wo-channel 
INFO-FLOW: Model list for configure: copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net
INFO-FLOW: Configuring Module : copy_input_fmem2buff.2 ...
Execute       set_default_model copy_input_fmem2buff.2 
Execute       apply_spec_resource_limit copy_input_fmem2buff.2 
INFO-FLOW: Configuring Module : copy_weight_fmem2buf.3 ...
Execute       set_default_model copy_weight_fmem2buf.3 
Execute       apply_spec_resource_limit copy_weight_fmem2buf.3 
INFO-FLOW: Configuring Module : copy_beta_fmem2buffe.1 ...
Execute       set_default_model copy_beta_fmem2buffe.1 
Execute       apply_spec_resource_limit copy_beta_fmem2buffe.1 
INFO-FLOW: Configuring Module : load_data131 ...
Execute       set_default_model load_data131 
Execute       apply_spec_resource_limit load_data131 
INFO-FLOW: Configuring Module : mac<3, 9> ...
Execute       set_default_model mac<3, 9> 
Execute       apply_spec_resource_limit mac<3, 9> 
INFO-FLOW: Configuring Module : compute_pro.5 ...
Execute       set_default_model compute_pro.5 
Execute       apply_spec_resource_limit compute_pro.5 
INFO-FLOW: Configuring Module : output_result.5 ...
Execute       set_default_model output_result.5 
Execute       apply_spec_resource_limit output_result.5 
INFO-FLOW: Configuring Module : apply.4 ...
Execute       set_default_model apply.4 
Execute       apply_spec_resource_limit apply.4 
INFO-FLOW: Configuring Module : conv.3 ...
Execute       set_default_model conv.3 
Execute       apply_spec_resource_limit conv.3 
INFO-FLOW: Configuring Module : first_layer173 ...
Execute       set_default_model first_layer173 
Execute       apply_spec_resource_limit first_layer173 
INFO-FLOW: Configuring Module : copy_input_fmem2buff.8 ...
Execute       set_default_model copy_input_fmem2buff.8 
Execute       apply_spec_resource_limit copy_input_fmem2buff.8 
INFO-FLOW: Configuring Module : copy_weight_fmem2buf.8 ...
Execute       set_default_model copy_weight_fmem2buf.8 
Execute       apply_spec_resource_limit copy_weight_fmem2buf.8 
INFO-FLOW: Configuring Module : copy_beta_fmem2buffe.4 ...
Execute       set_default_model copy_beta_fmem2buffe.4 
Execute       apply_spec_resource_limit copy_beta_fmem2buffe.4 
INFO-FLOW: Configuring Module : load_data322134 ...
Execute       set_default_model load_data322134 
Execute       apply_spec_resource_limit load_data322134 
INFO-FLOW: Configuring Module : mac<3, 9>.1 ...
Execute       set_default_model mac<3, 9>.1 
Execute       apply_spec_resource_limit mac<3, 9>.1 
INFO-FLOW: Configuring Module : compute_pro.10 ...
Execute       set_default_model compute_pro.10 
Execute       apply_spec_resource_limit compute_pro.10 
INFO-FLOW: Configuring Module : output_result.10 ...
Execute       set_default_model output_result.10 
Execute       apply_spec_resource_limit output_result.10 
INFO-FLOW: Configuring Module : apply.9 ...
Execute       set_default_model apply.9 
Execute       apply_spec_resource_limit apply.9 
INFO-FLOW: Configuring Module : conv.8 ...
Execute       set_default_model conv.8 
Execute       apply_spec_resource_limit conv.8 
INFO-FLOW: Configuring Module : inter_layer.7 ...
Execute       set_default_model inter_layer.7 
Execute       apply_spec_resource_limit inter_layer.7 
INFO-FLOW: Configuring Module : copy_input_fmem2buff.5 ...
Execute       set_default_model copy_input_fmem2buff.5 
Execute       apply_spec_resource_limit copy_input_fmem2buff.5 
INFO-FLOW: Configuring Module : copy_weight_fmem2buf.1 ...
Execute       set_default_model copy_weight_fmem2buf.1 
Execute       apply_spec_resource_limit copy_weight_fmem2buf.1 
INFO-FLOW: Configuring Module : load_data325137 ...
Execute       set_default_model load_data325137 
Execute       apply_spec_resource_limit load_data325137 
INFO-FLOW: Configuring Module : mac<1, 1> ...
Execute       set_default_model mac<1, 1> 
Execute       apply_spec_resource_limit mac<1, 1> 
INFO-FLOW: Configuring Module : compute_pro.4 ...
Execute       set_default_model compute_pro.4 
Execute       apply_spec_resource_limit compute_pro.4 
INFO-FLOW: Configuring Module : output_result.4 ...
Execute       set_default_model output_result.4 
Execute       apply_spec_resource_limit output_result.4 
INFO-FLOW: Configuring Module : apply.3 ...
Execute       set_default_model apply.3 
Execute       apply_spec_resource_limit apply.3 
INFO-FLOW: Configuring Module : conv.2 ...
Execute       set_default_model conv.2 
Execute       apply_spec_resource_limit conv.2 
INFO-FLOW: Configuring Module : inter_layer.2 ...
Execute       set_default_model inter_layer.2 
Execute       apply_spec_resource_limit inter_layer.2 
INFO-FLOW: Configuring Module : copy_input_fmem2buff.10 ...
Execute       set_default_model copy_input_fmem2buff.10 
Execute       apply_spec_resource_limit copy_input_fmem2buff.10 
INFO-FLOW: Configuring Module : copy_weight_fmem2buf.6 ...
Execute       set_default_model copy_weight_fmem2buf.6 
Execute       apply_spec_resource_limit copy_weight_fmem2buf.6 
INFO-FLOW: Configuring Module : copy_beta_fmem2buffe.2 ...
Execute       set_default_model copy_beta_fmem2buffe.2 
Execute       apply_spec_resource_limit copy_beta_fmem2buffe.2 
INFO-FLOW: Configuring Module : load_data328140 ...
Execute       set_default_model load_data328140 
Execute       apply_spec_resource_limit load_data328140 
INFO-FLOW: Configuring Module : compute_pro.8 ...
Execute       set_default_model compute_pro.8 
Execute       apply_spec_resource_limit compute_pro.8 
INFO-FLOW: Configuring Module : output_result.8 ...
Execute       set_default_model output_result.8 
Execute       apply_spec_resource_limit output_result.8 
INFO-FLOW: Configuring Module : apply.7 ...
Execute       set_default_model apply.7 
Execute       apply_spec_resource_limit apply.7 
INFO-FLOW: Configuring Module : conv.6 ...
Execute       set_default_model conv.6 
Execute       apply_spec_resource_limit conv.6 
INFO-FLOW: Configuring Module : inter_layer.5 ...
Execute       set_default_model inter_layer.5 
Execute       apply_spec_resource_limit inter_layer.5 
INFO-FLOW: Configuring Module : copy_input_fmem2buff.1 ...
Execute       set_default_model copy_input_fmem2buff.1 
Execute       apply_spec_resource_limit copy_input_fmem2buff.1 
INFO-FLOW: Configuring Module : copy_weight_fmem2buf.5 ...
Execute       set_default_model copy_weight_fmem2buf.5 
Execute       apply_spec_resource_limit copy_weight_fmem2buf.5 
INFO-FLOW: Configuring Module : load_data331143 ...
Execute       set_default_model load_data331143 
Execute       apply_spec_resource_limit load_data331143 
INFO-FLOW: Configuring Module : compute_pro.2 ...
Execute       set_default_model compute_pro.2 
Execute       apply_spec_resource_limit compute_pro.2 
INFO-FLOW: Configuring Module : output_result.2 ...
Execute       set_default_model output_result.2 
Execute       apply_spec_resource_limit output_result.2 
INFO-FLOW: Configuring Module : apply.1 ...
Execute       set_default_model apply.1 
Execute       apply_spec_resource_limit apply.1 
INFO-FLOW: Configuring Module : conv ...
Execute       set_default_model conv 
Execute       apply_spec_resource_limit conv 
INFO-FLOW: Configuring Module : inter_layer ...
Execute       set_default_model inter_layer 
Execute       apply_spec_resource_limit inter_layer 
INFO-FLOW: Configuring Module : copy_input_fmem2buff.6 ...
Execute       set_default_model copy_input_fmem2buff.6 
Execute       apply_spec_resource_limit copy_input_fmem2buff.6 
INFO-FLOW: Configuring Module : copy_weight_fmem2buf.10 ...
Execute       set_default_model copy_weight_fmem2buf.10 
Execute       apply_spec_resource_limit copy_weight_fmem2buf.10 
INFO-FLOW: Configuring Module : copy_beta_fmem2buffe.6 ...
Execute       set_default_model copy_beta_fmem2buffe.6 
Execute       apply_spec_resource_limit copy_beta_fmem2buffe.6 
INFO-FLOW: Configuring Module : load_data334146 ...
Execute       set_default_model load_data334146 
Execute       apply_spec_resource_limit load_data334146 
INFO-FLOW: Configuring Module : compute_pro.13 ...
Execute       set_default_model compute_pro.13 
Execute       apply_spec_resource_limit compute_pro.13 
INFO-FLOW: Configuring Module : output_result.13 ...
Execute       set_default_model output_result.13 
Execute       apply_spec_resource_limit output_result.13 
INFO-FLOW: Configuring Module : apply.12 ...
Execute       set_default_model apply.12 
Execute       apply_spec_resource_limit apply.12 
INFO-FLOW: Configuring Module : conv.11 ...
Execute       set_default_model conv.11 
Execute       apply_spec_resource_limit conv.11 
INFO-FLOW: Configuring Module : inter_layer.10 ...
Execute       set_default_model inter_layer.10 
Execute       apply_spec_resource_limit inter_layer.10 
INFO-FLOW: Configuring Module : copy_input_fmem2buff.3 ...
Execute       set_default_model copy_input_fmem2buff.3 
Execute       apply_spec_resource_limit copy_input_fmem2buff.3 
INFO-FLOW: Configuring Module : copy_weight_fmem2buf.4 ...
Execute       set_default_model copy_weight_fmem2buf.4 
Execute       apply_spec_resource_limit copy_weight_fmem2buf.4 
INFO-FLOW: Configuring Module : load_data337149 ...
Execute       set_default_model load_data337149 
Execute       apply_spec_resource_limit load_data337149 
INFO-FLOW: Configuring Module : compute_pro.7 ...
Execute       set_default_model compute_pro.7 
Execute       apply_spec_resource_limit compute_pro.7 
INFO-FLOW: Configuring Module : output_result.7 ...
Execute       set_default_model output_result.7 
Execute       apply_spec_resource_limit output_result.7 
INFO-FLOW: Configuring Module : apply.6 ...
Execute       set_default_model apply.6 
Execute       apply_spec_resource_limit apply.6 
INFO-FLOW: Configuring Module : conv.5 ...
Execute       set_default_model conv.5 
Execute       apply_spec_resource_limit conv.5 
INFO-FLOW: Configuring Module : inter_layer.4 ...
Execute       set_default_model inter_layer.4 
Execute       apply_spec_resource_limit inter_layer.4 
INFO-FLOW: Configuring Module : copy_input_fmem2buff.7 ...
Execute       set_default_model copy_input_fmem2buff.7 
Execute       apply_spec_resource_limit copy_input_fmem2buff.7 
INFO-FLOW: Configuring Module : copy_weight_fmem2buf.9 ...
Execute       set_default_model copy_weight_fmem2buf.9 
Execute       apply_spec_resource_limit copy_weight_fmem2buf.9 
INFO-FLOW: Configuring Module : copy_beta_fmem2buffe.5 ...
Execute       set_default_model copy_beta_fmem2buffe.5 
Execute       apply_spec_resource_limit copy_beta_fmem2buffe.5 
INFO-FLOW: Configuring Module : load_data340152 ...
Execute       set_default_model load_data340152 
Execute       apply_spec_resource_limit load_data340152 
INFO-FLOW: Configuring Module : compute_pro.11 ...
Execute       set_default_model compute_pro.11 
Execute       apply_spec_resource_limit compute_pro.11 
INFO-FLOW: Configuring Module : output_result.11 ...
Execute       set_default_model output_result.11 
Execute       apply_spec_resource_limit output_result.11 
INFO-FLOW: Configuring Module : apply.10 ...
Execute       set_default_model apply.10 
Execute       apply_spec_resource_limit apply.10 
INFO-FLOW: Configuring Module : conv.9 ...
Execute       set_default_model conv.9 
Execute       apply_spec_resource_limit conv.9 
INFO-FLOW: Configuring Module : inter_layer.8 ...
Execute       set_default_model inter_layer.8 
Execute       apply_spec_resource_limit inter_layer.8 
INFO-FLOW: Configuring Module : copy_input_fmem2buff.4 ...
Execute       set_default_model copy_input_fmem2buff.4 
Execute       apply_spec_resource_limit copy_input_fmem2buff.4 
INFO-FLOW: Configuring Module : copy_weight_fmem2buf.2 ...
Execute       set_default_model copy_weight_fmem2buf.2 
Execute       apply_spec_resource_limit copy_weight_fmem2buf.2 
INFO-FLOW: Configuring Module : load_data343155 ...
Execute       set_default_model load_data343155 
Execute       apply_spec_resource_limit load_data343155 
INFO-FLOW: Configuring Module : compute_pro.6 ...
Execute       set_default_model compute_pro.6 
Execute       apply_spec_resource_limit compute_pro.6 
INFO-FLOW: Configuring Module : output_result.6 ...
Execute       set_default_model output_result.6 
Execute       apply_spec_resource_limit output_result.6 
INFO-FLOW: Configuring Module : apply.5 ...
Execute       set_default_model apply.5 
Execute       apply_spec_resource_limit apply.5 
INFO-FLOW: Configuring Module : conv.4 ...
Execute       set_default_model conv.4 
Execute       apply_spec_resource_limit conv.4 
INFO-FLOW: Configuring Module : inter_layer265 ...
Execute       set_default_model inter_layer265 
Execute       apply_spec_resource_limit inter_layer265 
INFO-FLOW: Configuring Module : copy_input_fmem2buff.9 ...
Execute       set_default_model copy_input_fmem2buff.9 
Execute       apply_spec_resource_limit copy_input_fmem2buff.9 
INFO-FLOW: Configuring Module : copy_weight_fmem2buf.7 ...
Execute       set_default_model copy_weight_fmem2buf.7 
Execute       apply_spec_resource_limit copy_weight_fmem2buf.7 
INFO-FLOW: Configuring Module : copy_beta_fmem2buffe.3 ...
Execute       set_default_model copy_beta_fmem2buffe.3 
Execute       apply_spec_resource_limit copy_beta_fmem2buffe.3 
INFO-FLOW: Configuring Module : load_data.1158 ...
Execute       set_default_model load_data.1158 
Execute       apply_spec_resource_limit load_data.1158 
INFO-FLOW: Configuring Module : compute_pro.9 ...
Execute       set_default_model compute_pro.9 
Execute       apply_spec_resource_limit compute_pro.9 
INFO-FLOW: Configuring Module : output_result.9 ...
Execute       set_default_model output_result.9 
Execute       apply_spec_resource_limit output_result.9 
INFO-FLOW: Configuring Module : apply.8 ...
Execute       set_default_model apply.8 
Execute       apply_spec_resource_limit apply.8 
INFO-FLOW: Configuring Module : conv.7 ...
Execute       set_default_model conv.7 
Execute       apply_spec_resource_limit conv.7 
INFO-FLOW: Configuring Module : inter_layer.6 ...
Execute       set_default_model inter_layer.6 
Execute       apply_spec_resource_limit inter_layer.6 
INFO-FLOW: Configuring Module : load_data348161 ...
Execute       set_default_model load_data348161 
Execute       apply_spec_resource_limit load_data348161 
INFO-FLOW: Configuring Module : compute_pro.3 ...
Execute       set_default_model compute_pro.3 
Execute       apply_spec_resource_limit compute_pro.3 
INFO-FLOW: Configuring Module : output_result.3 ...
Execute       set_default_model output_result.3 
Execute       apply_spec_resource_limit output_result.3 
INFO-FLOW: Configuring Module : apply.2 ...
Execute       set_default_model apply.2 
Execute       apply_spec_resource_limit apply.2 
INFO-FLOW: Configuring Module : conv.1 ...
Execute       set_default_model conv.1 
Execute       apply_spec_resource_limit conv.1 
INFO-FLOW: Configuring Module : inter_layer.1 ...
Execute       set_default_model inter_layer.1 
Execute       apply_spec_resource_limit inter_layer.1 
INFO-FLOW: Configuring Module : load_data.2164 ...
Execute       set_default_model load_data.2164 
Execute       apply_spec_resource_limit load_data.2164 
INFO-FLOW: Configuring Module : compute_pro.12 ...
Execute       set_default_model compute_pro.12 
Execute       apply_spec_resource_limit compute_pro.12 
INFO-FLOW: Configuring Module : output_result.12 ...
Execute       set_default_model output_result.12 
Execute       apply_spec_resource_limit output_result.12 
INFO-FLOW: Configuring Module : apply.11 ...
Execute       set_default_model apply.11 
Execute       apply_spec_resource_limit apply.11 
INFO-FLOW: Configuring Module : conv.10 ...
Execute       set_default_model conv.10 
Execute       apply_spec_resource_limit conv.10 
INFO-FLOW: Configuring Module : inter_layer.9 ...
Execute       set_default_model inter_layer.9 
Execute       apply_spec_resource_limit inter_layer.9 
INFO-FLOW: Configuring Module : inter_layer.3 ...
Execute       set_default_model inter_layer.3 
Execute       apply_spec_resource_limit inter_layer.3 
INFO-FLOW: Configuring Module : load_data353167 ...
Execute       set_default_model load_data353167 
Execute       apply_spec_resource_limit load_data353167 
INFO-FLOW: Configuring Module : compute_pro ...
Execute       set_default_model compute_pro 
Execute       apply_spec_resource_limit compute_pro 
INFO-FLOW: Configuring Module : output_result ...
Execute       set_default_model output_result 
Execute       apply_spec_resource_limit output_result 
INFO-FLOW: Configuring Module : apply ...
Execute       set_default_model apply 
Execute       apply_spec_resource_limit apply 
INFO-FLOW: Configuring Module : pool ...
Execute       set_default_model pool 
Execute       apply_spec_resource_limit pool 
INFO-FLOW: Configuring Module : penult_layer ...
Execute       set_default_model penult_layer 
Execute       apply_spec_resource_limit penult_layer 
INFO-FLOW: Configuring Module : copy_input_fmem2buff ...
Execute       set_default_model copy_input_fmem2buff 
Execute       apply_spec_resource_limit copy_input_fmem2buff 
INFO-FLOW: Configuring Module : copy_weight_fmem2buf ...
Execute       set_default_model copy_weight_fmem2buf 
Execute       apply_spec_resource_limit copy_weight_fmem2buf 
INFO-FLOW: Configuring Module : copy_beta_fmem2buffe ...
Execute       set_default_model copy_beta_fmem2buffe 
Execute       apply_spec_resource_limit copy_beta_fmem2buffe 
INFO-FLOW: Configuring Module : load_data356170 ...
Execute       set_default_model load_data356170 
Execute       apply_spec_resource_limit load_data356170 
INFO-FLOW: Configuring Module : compute_pro.1 ...
Execute       set_default_model compute_pro.1 
Execute       apply_spec_resource_limit compute_pro.1 
INFO-FLOW: Configuring Module : output_result.1 ...
Execute       set_default_model output_result.1 
Execute       apply_spec_resource_limit output_result.1 
INFO-FLOW: Configuring Module : apply<512, 4, 32, 4> ...
Execute       set_default_model apply<512, 4, 32, 4> 
Execute       apply_spec_resource_limit apply<512, 4, 32, 4> 
INFO-FLOW: Configuring Module : fc ...
Execute       set_default_model fc 
Execute       apply_spec_resource_limit fc 
INFO-FLOW: Configuring Module : last_layer ...
Execute       set_default_model last_layer 
Execute       apply_spec_resource_limit last_layer 
INFO-FLOW: Configuring Module : moblie_net ...
Execute       set_default_model moblie_net 
Execute       apply_spec_resource_limit moblie_net 
INFO-FLOW: Model list for preprocess: copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net
INFO-FLOW: Preprocessing Module: copy_input_fmem2buff.2 ...
Execute       set_default_model copy_input_fmem2buff.2 
Execute       cdfg_preprocess -model copy_input_fmem2buff.2 
Execute       rtl_gen_preprocess copy_input_fmem2buff.2 
INFO-FLOW: Preprocessing Module: copy_weight_fmem2buf.3 ...
Execute       set_default_model copy_weight_fmem2buf.3 
Execute       cdfg_preprocess -model copy_weight_fmem2buf.3 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.3 
INFO-FLOW: Preprocessing Module: copy_beta_fmem2buffe.1 ...
Execute       set_default_model copy_beta_fmem2buffe.1 
Execute       cdfg_preprocess -model copy_beta_fmem2buffe.1 
Execute       rtl_gen_preprocess copy_beta_fmem2buffe.1 
INFO-FLOW: Preprocessing Module: load_data131 ...
Execute       set_default_model load_data131 
Execute       cdfg_preprocess -model load_data131 
Execute       rtl_gen_preprocess load_data131 
INFO-FLOW: Preprocessing Module: mac<3, 9> ...
Execute       set_default_model mac<3, 9> 
Execute       cdfg_preprocess -model mac<3, 9> 
Execute       rtl_gen_preprocess mac<3, 9> 
INFO-FLOW: Preprocessing Module: compute_pro.5 ...
Execute       set_default_model compute_pro.5 
Execute       cdfg_preprocess -model compute_pro.5 
Command       cdfg_preprocess done; 0.794 sec.
Execute       rtl_gen_preprocess compute_pro.5 
INFO-FLOW: Preprocessing Module: output_result.5 ...
Execute       set_default_model output_result.5 
Execute       cdfg_preprocess -model output_result.5 
Execute       rtl_gen_preprocess output_result.5 
INFO-FLOW: Preprocessing Module: apply.4 ...
Execute       set_default_model apply.4 
Execute       cdfg_preprocess -model apply.4 
Execute       rtl_gen_preprocess apply.4 
INFO-FLOW: Preprocessing Module: conv.3 ...
Execute       set_default_model conv.3 
Execute       cdfg_preprocess -model conv.3 
Execute       rtl_gen_preprocess conv.3 
INFO-FLOW: Preprocessing Module: first_layer173 ...
Execute       set_default_model first_layer173 
Execute       cdfg_preprocess -model first_layer173 
Execute       rtl_gen_preprocess first_layer173 
INFO-FLOW: Preprocessing Module: copy_input_fmem2buff.8 ...
Execute       set_default_model copy_input_fmem2buff.8 
Execute       cdfg_preprocess -model copy_input_fmem2buff.8 
Execute       rtl_gen_preprocess copy_input_fmem2buff.8 
INFO-FLOW: Preprocessing Module: copy_weight_fmem2buf.8 ...
Execute       set_default_model copy_weight_fmem2buf.8 
Execute       cdfg_preprocess -model copy_weight_fmem2buf.8 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.8 
INFO-FLOW: Preprocessing Module: copy_beta_fmem2buffe.4 ...
Execute       set_default_model copy_beta_fmem2buffe.4 
Execute       cdfg_preprocess -model copy_beta_fmem2buffe.4 
Execute       rtl_gen_preprocess copy_beta_fmem2buffe.4 
INFO-FLOW: Preprocessing Module: load_data322134 ...
Execute       set_default_model load_data322134 
Execute       cdfg_preprocess -model load_data322134 
Execute       rtl_gen_preprocess load_data322134 
INFO-FLOW: Preprocessing Module: mac<3, 9>.1 ...
Execute       set_default_model mac<3, 9>.1 
Execute       cdfg_preprocess -model mac<3, 9>.1 
Execute       rtl_gen_preprocess mac<3, 9>.1 
INFO-FLOW: Preprocessing Module: compute_pro.10 ...
Execute       set_default_model compute_pro.10 
Execute       cdfg_preprocess -model compute_pro.10 
Execute       rtl_gen_preprocess compute_pro.10 
INFO-FLOW: Preprocessing Module: output_result.10 ...
Execute       set_default_model output_result.10 
Execute       cdfg_preprocess -model output_result.10 
Execute       rtl_gen_preprocess output_result.10 
INFO-FLOW: Preprocessing Module: apply.9 ...
Execute       set_default_model apply.9 
Execute       cdfg_preprocess -model apply.9 
Execute       rtl_gen_preprocess apply.9 
INFO-FLOW: Preprocessing Module: conv.8 ...
Execute       set_default_model conv.8 
Execute       cdfg_preprocess -model conv.8 
Execute       rtl_gen_preprocess conv.8 
INFO-FLOW: Preprocessing Module: inter_layer.7 ...
Execute       set_default_model inter_layer.7 
Execute       cdfg_preprocess -model inter_layer.7 
Execute       rtl_gen_preprocess inter_layer.7 
INFO-FLOW: Preprocessing Module: copy_input_fmem2buff.5 ...
Execute       set_default_model copy_input_fmem2buff.5 
Execute       cdfg_preprocess -model copy_input_fmem2buff.5 
Execute       rtl_gen_preprocess copy_input_fmem2buff.5 
INFO-FLOW: Preprocessing Module: copy_weight_fmem2buf.1 ...
Execute       set_default_model copy_weight_fmem2buf.1 
Execute       cdfg_preprocess -model copy_weight_fmem2buf.1 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.1 
INFO-FLOW: Preprocessing Module: load_data325137 ...
Execute       set_default_model load_data325137 
Execute       cdfg_preprocess -model load_data325137 
Execute       rtl_gen_preprocess load_data325137 
INFO-FLOW: Preprocessing Module: mac<1, 1> ...
Execute       set_default_model mac<1, 1> 
Execute       cdfg_preprocess -model mac<1, 1> 
Execute       rtl_gen_preprocess mac<1, 1> 
INFO-FLOW: Preprocessing Module: compute_pro.4 ...
Execute       set_default_model compute_pro.4 
Execute       cdfg_preprocess -model compute_pro.4 
Command       cdfg_preprocess done; 0.162 sec.
Execute       rtl_gen_preprocess compute_pro.4 
INFO-FLOW: Preprocessing Module: output_result.4 ...
Execute       set_default_model output_result.4 
Execute       cdfg_preprocess -model output_result.4 
Execute       rtl_gen_preprocess output_result.4 
INFO-FLOW: Preprocessing Module: apply.3 ...
Execute       set_default_model apply.3 
Execute       cdfg_preprocess -model apply.3 
Execute       rtl_gen_preprocess apply.3 
INFO-FLOW: Preprocessing Module: conv.2 ...
Execute       set_default_model conv.2 
Execute       cdfg_preprocess -model conv.2 
Execute       rtl_gen_preprocess conv.2 
INFO-FLOW: Preprocessing Module: inter_layer.2 ...
Execute       set_default_model inter_layer.2 
Execute       cdfg_preprocess -model inter_layer.2 
Execute       rtl_gen_preprocess inter_layer.2 
INFO-FLOW: Preprocessing Module: copy_input_fmem2buff.10 ...
Execute       set_default_model copy_input_fmem2buff.10 
Execute       cdfg_preprocess -model copy_input_fmem2buff.10 
Execute       rtl_gen_preprocess copy_input_fmem2buff.10 
INFO-FLOW: Preprocessing Module: copy_weight_fmem2buf.6 ...
Execute       set_default_model copy_weight_fmem2buf.6 
Execute       cdfg_preprocess -model copy_weight_fmem2buf.6 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.6 
INFO-FLOW: Preprocessing Module: copy_beta_fmem2buffe.2 ...
Execute       set_default_model copy_beta_fmem2buffe.2 
Execute       cdfg_preprocess -model copy_beta_fmem2buffe.2 
Execute       rtl_gen_preprocess copy_beta_fmem2buffe.2 
INFO-FLOW: Preprocessing Module: load_data328140 ...
Execute       set_default_model load_data328140 
Execute       cdfg_preprocess -model load_data328140 
Execute       rtl_gen_preprocess load_data328140 
INFO-FLOW: Preprocessing Module: compute_pro.8 ...
Execute       set_default_model compute_pro.8 
Execute       cdfg_preprocess -model compute_pro.8 
Execute       rtl_gen_preprocess compute_pro.8 
INFO-FLOW: Preprocessing Module: output_result.8 ...
Execute       set_default_model output_result.8 
Execute       cdfg_preprocess -model output_result.8 
Execute       rtl_gen_preprocess output_result.8 
INFO-FLOW: Preprocessing Module: apply.7 ...
Execute       set_default_model apply.7 
Execute       cdfg_preprocess -model apply.7 
Execute       rtl_gen_preprocess apply.7 
INFO-FLOW: Preprocessing Module: conv.6 ...
Execute       set_default_model conv.6 
Execute       cdfg_preprocess -model conv.6 
Execute       rtl_gen_preprocess conv.6 
INFO-FLOW: Preprocessing Module: inter_layer.5 ...
Execute       set_default_model inter_layer.5 
Execute       cdfg_preprocess -model inter_layer.5 
Execute       rtl_gen_preprocess inter_layer.5 
INFO-FLOW: Preprocessing Module: copy_input_fmem2buff.1 ...
Execute       set_default_model copy_input_fmem2buff.1 
Execute       cdfg_preprocess -model copy_input_fmem2buff.1 
Execute       rtl_gen_preprocess copy_input_fmem2buff.1 
INFO-FLOW: Preprocessing Module: copy_weight_fmem2buf.5 ...
Execute       set_default_model copy_weight_fmem2buf.5 
Execute       cdfg_preprocess -model copy_weight_fmem2buf.5 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.5 
INFO-FLOW: Preprocessing Module: load_data331143 ...
Execute       set_default_model load_data331143 
Execute       cdfg_preprocess -model load_data331143 
Execute       rtl_gen_preprocess load_data331143 
INFO-FLOW: Preprocessing Module: compute_pro.2 ...
Execute       set_default_model compute_pro.2 
Execute       cdfg_preprocess -model compute_pro.2 
Command       cdfg_preprocess done; 0.256 sec.
Execute       rtl_gen_preprocess compute_pro.2 
INFO-FLOW: Preprocessing Module: output_result.2 ...
Execute       set_default_model output_result.2 
Execute       cdfg_preprocess -model output_result.2 
Execute       rtl_gen_preprocess output_result.2 
INFO-FLOW: Preprocessing Module: apply.1 ...
Execute       set_default_model apply.1 
Execute       cdfg_preprocess -model apply.1 
Execute       rtl_gen_preprocess apply.1 
INFO-FLOW: Preprocessing Module: conv ...
Execute       set_default_model conv 
Execute       cdfg_preprocess -model conv 
Execute       rtl_gen_preprocess conv 
INFO-FLOW: Preprocessing Module: inter_layer ...
Execute       set_default_model inter_layer 
Execute       cdfg_preprocess -model inter_layer 
Execute       rtl_gen_preprocess inter_layer 
INFO-FLOW: Preprocessing Module: copy_input_fmem2buff.6 ...
Execute       set_default_model copy_input_fmem2buff.6 
Execute       cdfg_preprocess -model copy_input_fmem2buff.6 
Execute       rtl_gen_preprocess copy_input_fmem2buff.6 
INFO-FLOW: Preprocessing Module: copy_weight_fmem2buf.10 ...
Execute       set_default_model copy_weight_fmem2buf.10 
Execute       cdfg_preprocess -model copy_weight_fmem2buf.10 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.10 
INFO-FLOW: Preprocessing Module: copy_beta_fmem2buffe.6 ...
Execute       set_default_model copy_beta_fmem2buffe.6 
Execute       cdfg_preprocess -model copy_beta_fmem2buffe.6 
Execute       rtl_gen_preprocess copy_beta_fmem2buffe.6 
INFO-FLOW: Preprocessing Module: load_data334146 ...
Execute       set_default_model load_data334146 
Execute       cdfg_preprocess -model load_data334146 
Execute       rtl_gen_preprocess load_data334146 
INFO-FLOW: Preprocessing Module: compute_pro.13 ...
Execute       set_default_model compute_pro.13 
Execute       cdfg_preprocess -model compute_pro.13 
Execute       rtl_gen_preprocess compute_pro.13 
INFO-FLOW: Preprocessing Module: output_result.13 ...
Execute       set_default_model output_result.13 
Execute       cdfg_preprocess -model output_result.13 
Execute       rtl_gen_preprocess output_result.13 
INFO-FLOW: Preprocessing Module: apply.12 ...
Execute       set_default_model apply.12 
Execute       cdfg_preprocess -model apply.12 
Execute       rtl_gen_preprocess apply.12 
INFO-FLOW: Preprocessing Module: conv.11 ...
Execute       set_default_model conv.11 
Execute       cdfg_preprocess -model conv.11 
Execute       rtl_gen_preprocess conv.11 
INFO-FLOW: Preprocessing Module: inter_layer.10 ...
Execute       set_default_model inter_layer.10 
Execute       cdfg_preprocess -model inter_layer.10 
Execute       rtl_gen_preprocess inter_layer.10 
INFO-FLOW: Preprocessing Module: copy_input_fmem2buff.3 ...
Execute       set_default_model copy_input_fmem2buff.3 
Execute       cdfg_preprocess -model copy_input_fmem2buff.3 
Execute       rtl_gen_preprocess copy_input_fmem2buff.3 
INFO-FLOW: Preprocessing Module: copy_weight_fmem2buf.4 ...
Execute       set_default_model copy_weight_fmem2buf.4 
Execute       cdfg_preprocess -model copy_weight_fmem2buf.4 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.4 
INFO-FLOW: Preprocessing Module: load_data337149 ...
Execute       set_default_model load_data337149 
Execute       cdfg_preprocess -model load_data337149 
Execute       rtl_gen_preprocess load_data337149 
INFO-FLOW: Preprocessing Module: compute_pro.7 ...
Execute       set_default_model compute_pro.7 
Execute       cdfg_preprocess -model compute_pro.7 
Command       cdfg_preprocess done; 0.255 sec.
Execute       rtl_gen_preprocess compute_pro.7 
INFO-FLOW: Preprocessing Module: output_result.7 ...
Execute       set_default_model output_result.7 
Execute       cdfg_preprocess -model output_result.7 
Execute       rtl_gen_preprocess output_result.7 
INFO-FLOW: Preprocessing Module: apply.6 ...
Execute       set_default_model apply.6 
Execute       cdfg_preprocess -model apply.6 
Execute       rtl_gen_preprocess apply.6 
INFO-FLOW: Preprocessing Module: conv.5 ...
Execute       set_default_model conv.5 
Execute       cdfg_preprocess -model conv.5 
Execute       rtl_gen_preprocess conv.5 
INFO-FLOW: Preprocessing Module: inter_layer.4 ...
Execute       set_default_model inter_layer.4 
Execute       cdfg_preprocess -model inter_layer.4 
Execute       rtl_gen_preprocess inter_layer.4 
INFO-FLOW: Preprocessing Module: copy_input_fmem2buff.7 ...
Execute       set_default_model copy_input_fmem2buff.7 
Execute       cdfg_preprocess -model copy_input_fmem2buff.7 
Execute       rtl_gen_preprocess copy_input_fmem2buff.7 
INFO-FLOW: Preprocessing Module: copy_weight_fmem2buf.9 ...
Execute       set_default_model copy_weight_fmem2buf.9 
Execute       cdfg_preprocess -model copy_weight_fmem2buf.9 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.9 
INFO-FLOW: Preprocessing Module: copy_beta_fmem2buffe.5 ...
Execute       set_default_model copy_beta_fmem2buffe.5 
Execute       cdfg_preprocess -model copy_beta_fmem2buffe.5 
Execute       rtl_gen_preprocess copy_beta_fmem2buffe.5 
INFO-FLOW: Preprocessing Module: load_data340152 ...
Execute       set_default_model load_data340152 
Execute       cdfg_preprocess -model load_data340152 
Execute       rtl_gen_preprocess load_data340152 
INFO-FLOW: Preprocessing Module: compute_pro.11 ...
Execute       set_default_model compute_pro.11 
Execute       cdfg_preprocess -model compute_pro.11 
Execute       rtl_gen_preprocess compute_pro.11 
INFO-FLOW: Preprocessing Module: output_result.11 ...
Execute       set_default_model output_result.11 
Execute       cdfg_preprocess -model output_result.11 
Execute       rtl_gen_preprocess output_result.11 
INFO-FLOW: Preprocessing Module: apply.10 ...
Execute       set_default_model apply.10 
Execute       cdfg_preprocess -model apply.10 
Execute       rtl_gen_preprocess apply.10 
INFO-FLOW: Preprocessing Module: conv.9 ...
Execute       set_default_model conv.9 
Execute       cdfg_preprocess -model conv.9 
Execute       rtl_gen_preprocess conv.9 
INFO-FLOW: Preprocessing Module: inter_layer.8 ...
Execute       set_default_model inter_layer.8 
Execute       cdfg_preprocess -model inter_layer.8 
Execute       rtl_gen_preprocess inter_layer.8 
INFO-FLOW: Preprocessing Module: copy_input_fmem2buff.4 ...
Execute       set_default_model copy_input_fmem2buff.4 
Execute       cdfg_preprocess -model copy_input_fmem2buff.4 
Execute       rtl_gen_preprocess copy_input_fmem2buff.4 
INFO-FLOW: Preprocessing Module: copy_weight_fmem2buf.2 ...
Execute       set_default_model copy_weight_fmem2buf.2 
Execute       cdfg_preprocess -model copy_weight_fmem2buf.2 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.2 
INFO-FLOW: Preprocessing Module: load_data343155 ...
Execute       set_default_model load_data343155 
Execute       cdfg_preprocess -model load_data343155 
Execute       rtl_gen_preprocess load_data343155 
INFO-FLOW: Preprocessing Module: compute_pro.6 ...
Execute       set_default_model compute_pro.6 
Execute       cdfg_preprocess -model compute_pro.6 
Command       cdfg_preprocess done; 0.148 sec.
Execute       rtl_gen_preprocess compute_pro.6 
INFO-FLOW: Preprocessing Module: output_result.6 ...
Execute       set_default_model output_result.6 
Execute       cdfg_preprocess -model output_result.6 
Execute       rtl_gen_preprocess output_result.6 
INFO-FLOW: Preprocessing Module: apply.5 ...
Execute       set_default_model apply.5 
Execute       cdfg_preprocess -model apply.5 
Execute       rtl_gen_preprocess apply.5 
INFO-FLOW: Preprocessing Module: conv.4 ...
Execute       set_default_model conv.4 
Execute       cdfg_preprocess -model conv.4 
Execute       rtl_gen_preprocess conv.4 
INFO-FLOW: Preprocessing Module: inter_layer265 ...
Execute       set_default_model inter_layer265 
Execute       cdfg_preprocess -model inter_layer265 
Execute       rtl_gen_preprocess inter_layer265 
INFO-FLOW: Preprocessing Module: copy_input_fmem2buff.9 ...
Execute       set_default_model copy_input_fmem2buff.9 
Execute       cdfg_preprocess -model copy_input_fmem2buff.9 
Execute       rtl_gen_preprocess copy_input_fmem2buff.9 
INFO-FLOW: Preprocessing Module: copy_weight_fmem2buf.7 ...
Execute       set_default_model copy_weight_fmem2buf.7 
Execute       cdfg_preprocess -model copy_weight_fmem2buf.7 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.7 
INFO-FLOW: Preprocessing Module: copy_beta_fmem2buffe.3 ...
Execute       set_default_model copy_beta_fmem2buffe.3 
Execute       cdfg_preprocess -model copy_beta_fmem2buffe.3 
Execute       rtl_gen_preprocess copy_beta_fmem2buffe.3 
INFO-FLOW: Preprocessing Module: load_data.1158 ...
Execute       set_default_model load_data.1158 
Execute       cdfg_preprocess -model load_data.1158 
Execute       rtl_gen_preprocess load_data.1158 
INFO-FLOW: Preprocessing Module: compute_pro.9 ...
Execute       set_default_model compute_pro.9 
Execute       cdfg_preprocess -model compute_pro.9 
Execute       rtl_gen_preprocess compute_pro.9 
INFO-FLOW: Preprocessing Module: output_result.9 ...
Execute       set_default_model output_result.9 
Execute       cdfg_preprocess -model output_result.9 
Execute       rtl_gen_preprocess output_result.9 
INFO-FLOW: Preprocessing Module: apply.8 ...
Execute       set_default_model apply.8 
Execute       cdfg_preprocess -model apply.8 
Execute       rtl_gen_preprocess apply.8 
INFO-FLOW: Preprocessing Module: conv.7 ...
Execute       set_default_model conv.7 
Execute       cdfg_preprocess -model conv.7 
Execute       rtl_gen_preprocess conv.7 
INFO-FLOW: Preprocessing Module: inter_layer.6 ...
Execute       set_default_model inter_layer.6 
Execute       cdfg_preprocess -model inter_layer.6 
Execute       rtl_gen_preprocess inter_layer.6 
INFO-FLOW: Preprocessing Module: load_data348161 ...
Execute       set_default_model load_data348161 
Execute       cdfg_preprocess -model load_data348161 
Execute       rtl_gen_preprocess load_data348161 
INFO-FLOW: Preprocessing Module: compute_pro.3 ...
Execute       set_default_model compute_pro.3 
Execute       cdfg_preprocess -model compute_pro.3 
Command       cdfg_preprocess done; 0.241 sec.
Execute       rtl_gen_preprocess compute_pro.3 
INFO-FLOW: Preprocessing Module: output_result.3 ...
Execute       set_default_model output_result.3 
Execute       cdfg_preprocess -model output_result.3 
Execute       rtl_gen_preprocess output_result.3 
INFO-FLOW: Preprocessing Module: apply.2 ...
Execute       set_default_model apply.2 
Execute       cdfg_preprocess -model apply.2 
Execute       rtl_gen_preprocess apply.2 
INFO-FLOW: Preprocessing Module: conv.1 ...
Execute       set_default_model conv.1 
Execute       cdfg_preprocess -model conv.1 
Execute       rtl_gen_preprocess conv.1 
INFO-FLOW: Preprocessing Module: inter_layer.1 ...
Execute       set_default_model inter_layer.1 
Execute       cdfg_preprocess -model inter_layer.1 
Execute       rtl_gen_preprocess inter_layer.1 
INFO-FLOW: Preprocessing Module: load_data.2164 ...
Execute       set_default_model load_data.2164 
Execute       cdfg_preprocess -model load_data.2164 
Execute       rtl_gen_preprocess load_data.2164 
INFO-FLOW: Preprocessing Module: compute_pro.12 ...
Execute       set_default_model compute_pro.12 
Execute       cdfg_preprocess -model compute_pro.12 
Execute       rtl_gen_preprocess compute_pro.12 
INFO-FLOW: Preprocessing Module: output_result.12 ...
Execute       set_default_model output_result.12 
Execute       cdfg_preprocess -model output_result.12 
Execute       rtl_gen_preprocess output_result.12 
INFO-FLOW: Preprocessing Module: apply.11 ...
Execute       set_default_model apply.11 
Execute       cdfg_preprocess -model apply.11 
Execute       rtl_gen_preprocess apply.11 
INFO-FLOW: Preprocessing Module: conv.10 ...
Execute       set_default_model conv.10 
Execute       cdfg_preprocess -model conv.10 
Execute       rtl_gen_preprocess conv.10 
INFO-FLOW: Preprocessing Module: inter_layer.9 ...
Execute       set_default_model inter_layer.9 
Execute       cdfg_preprocess -model inter_layer.9 
Execute       rtl_gen_preprocess inter_layer.9 
INFO-FLOW: Preprocessing Module: inter_layer.3 ...
Execute       set_default_model inter_layer.3 
Execute       cdfg_preprocess -model inter_layer.3 
Execute       rtl_gen_preprocess inter_layer.3 
INFO-FLOW: Preprocessing Module: load_data353167 ...
Execute       set_default_model load_data353167 
Execute       cdfg_preprocess -model load_data353167 
Execute       rtl_gen_preprocess load_data353167 
INFO-FLOW: Preprocessing Module: compute_pro ...
Execute       set_default_model compute_pro 
Execute       cdfg_preprocess -model compute_pro 
Execute       rtl_gen_preprocess compute_pro 
INFO-FLOW: Preprocessing Module: output_result ...
Execute       set_default_model output_result 
Execute       cdfg_preprocess -model output_result 
Execute       rtl_gen_preprocess output_result 
INFO-FLOW: Preprocessing Module: apply ...
Execute       set_default_model apply 
Execute       cdfg_preprocess -model apply 
Execute       rtl_gen_preprocess apply 
INFO-FLOW: Preprocessing Module: pool ...
Execute       set_default_model pool 
Execute       cdfg_preprocess -model pool 
Execute       rtl_gen_preprocess pool 
INFO-FLOW: Preprocessing Module: penult_layer ...
Execute       set_default_model penult_layer 
Execute       cdfg_preprocess -model penult_layer 
Execute       rtl_gen_preprocess penult_layer 
INFO-FLOW: Preprocessing Module: copy_input_fmem2buff ...
Execute       set_default_model copy_input_fmem2buff 
Execute       cdfg_preprocess -model copy_input_fmem2buff 
Execute       rtl_gen_preprocess copy_input_fmem2buff 
INFO-FLOW: Preprocessing Module: copy_weight_fmem2buf ...
Execute       set_default_model copy_weight_fmem2buf 
Execute       cdfg_preprocess -model copy_weight_fmem2buf 
Execute       rtl_gen_preprocess copy_weight_fmem2buf 
INFO-FLOW: Preprocessing Module: copy_beta_fmem2buffe ...
Execute       set_default_model copy_beta_fmem2buffe 
Execute       cdfg_preprocess -model copy_beta_fmem2buffe 
Execute       rtl_gen_preprocess copy_beta_fmem2buffe 
INFO-FLOW: Preprocessing Module: load_data356170 ...
Execute       set_default_model load_data356170 
Execute       cdfg_preprocess -model load_data356170 
Execute       rtl_gen_preprocess load_data356170 
INFO-FLOW: Preprocessing Module: compute_pro.1 ...
Execute       set_default_model compute_pro.1 
Execute       cdfg_preprocess -model compute_pro.1 
Execute       rtl_gen_preprocess compute_pro.1 
INFO-FLOW: Preprocessing Module: output_result.1 ...
Execute       set_default_model output_result.1 
Execute       cdfg_preprocess -model output_result.1 
Execute       rtl_gen_preprocess output_result.1 
INFO-FLOW: Preprocessing Module: apply<512, 4, 32, 4> ...
Execute       set_default_model apply<512, 4, 32, 4> 
Execute       cdfg_preprocess -model apply<512, 4, 32, 4> 
Execute       rtl_gen_preprocess apply<512, 4, 32, 4> 
INFO-FLOW: Preprocessing Module: fc ...
Execute       set_default_model fc 
Execute       cdfg_preprocess -model fc 
Execute       rtl_gen_preprocess fc 
INFO-FLOW: Preprocessing Module: last_layer ...
Execute       set_default_model last_layer 
Execute       cdfg_preprocess -model last_layer 
Execute       rtl_gen_preprocess last_layer 
INFO-FLOW: Preprocessing Module: moblie_net ...
Execute       set_default_model moblie_net 
Execute       cdfg_preprocess -model moblie_net 
Execute       rtl_gen_preprocess moblie_net 
INFO-FLOW: Model list for synthesis: copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_input_fmem2buff_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_input_fmem2buff.2 
Execute       schedule -model copy_input_fmem2buff.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'zds5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.951 sec.
INFO: [HLS 200-111]  Elapsed time: 365.974 seconds; current allocated memory: 1.352 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_2.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
Command       report done; 0.771 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_2.sched.adb -f 
Command       db_write done; 0.483 sec.
INFO-FLOW: Finish scheduling copy_input_fmem2buff.2.
Execute       set_default_model copy_input_fmem2buff.2 
Execute       bind -model copy_input_fmem2buff.2 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_input_fmem2buff.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.383 sec.
INFO: [HLS 200-111]  Elapsed time: 1.858 seconds; current allocated memory: 1.353 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_2.verbose.bind.rpt -verbose -f 
Command       report done; 0.684 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_2.bind.adb -f 
Command       db_write done; 0.403 sec.
INFO-FLOW: Finish binding copy_input_fmem2buff.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_weight_fmem2buf_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_weight_fmem2buf.3 
Execute       schedule -model copy_weight_fmem2buf.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.366 sec.
INFO: [HLS 200-111]  Elapsed time: 1.913 seconds; current allocated memory: 1.353 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_3.verbose.sched.rpt -verbose -f 
Command       report done; 0.387 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_3.sched.adb -f 
Command       db_write done; 0.326 sec.
INFO-FLOW: Finish scheduling copy_weight_fmem2buf.3.
Execute       set_default_model copy_weight_fmem2buf.3 
Execute       bind -model copy_weight_fmem2buf.3 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_weight_fmem2buf.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.278 sec.
INFO: [HLS 200-111]  Elapsed time: 1.283 seconds; current allocated memory: 1.354 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_3.verbose.bind.rpt -verbose -f 
Command       report done; 0.343 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_3.bind.adb -f 
Command       db_write done; 0.314 sec.
INFO-FLOW: Finish binding copy_weight_fmem2buf.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_beta_fmem2buffe_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_beta_fmem2buffe.1 
Execute       schedule -model copy_beta_fmem2buffe.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.92 sec.
INFO: [HLS 200-111]  Elapsed time: 1.939 seconds; current allocated memory: 1.354 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_1.verbose.sched.rpt -verbose -f 
Command       report done; 0.279 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_1.sched.adb -f 
Command       db_write done; 0.227 sec.
INFO-FLOW: Finish scheduling copy_beta_fmem2buffe.1.
Execute       set_default_model copy_beta_fmem2buffe.1 
Execute       bind -model copy_beta_fmem2buffe.1 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_beta_fmem2buffe.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 1.055 seconds; current allocated memory: 1.354 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.278 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_1.bind.adb -f 
Command       db_write done; 0.253 sec.
INFO-FLOW: Finish binding copy_beta_fmem2buffe.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data131 
Execute       schedule -model load_data131 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.476 sec.
INFO: [HLS 200-111]  Elapsed time: 1.468 seconds; current allocated memory: 1.355 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data131.verbose.sched.rpt -verbose -f 
Command       report done; 0.711 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data131.sched.adb -f 
Command       db_write done; 0.649 sec.
INFO-FLOW: Finish scheduling load_data131.
Execute       set_default_model load_data131 
Execute       bind -model load_data131 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=load_data131
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.468 sec.
INFO: [HLS 200-111]  Elapsed time: 2.034 seconds; current allocated memory: 1.356 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data131.verbose.bind.rpt -verbose -f 
Command       report done; 0.84 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data131.bind.adb -f 
Command       db_write done; 0.524 sec.
INFO-FLOW: Finish binding load_data131.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_3_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mac<3, 9> 
Execute       schedule -model mac<3, 9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mac<3, 9>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.278 sec.
INFO: [HLS 200-111]  Elapsed time: 1.991 seconds; current allocated memory: 1.356 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.227 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_s.sched.adb -f 
Command       db_write done; 0.233 sec.
INFO-FLOW: Finish scheduling mac<3, 9>.
Execute       set_default_model mac<3, 9> 
Execute       bind -model mac<3, 9> 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=mac<3, 9>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.251 sec.
INFO: [HLS 200-111]  Elapsed time: 1.009 seconds; current allocated memory: 1.357 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.311 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_s.bind.adb -f 
Command       db_write done; 0.247 sec.
INFO-FLOW: Finish binding mac<3, 9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pro_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pro.5 
Execute       schedule -model compute_pro.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'nloop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'nloop.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'rloop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'cloop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'rloop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 23.774 sec.
INFO: [HLS 200-111]  Elapsed time: 24.825 seconds; current allocated memory: 1.384 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_5.verbose.sched.rpt -verbose -f 
Command       report done; 7.911 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_5.sched.adb -f 
Command       db_write done; 7.416 sec.
INFO-FLOW: Finish scheduling compute_pro.5.
Execute       set_default_model compute_pro.5 
Execute       bind -model compute_pro.5 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute_pro.5
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_11' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_12' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_13' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_14' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_15' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.378 sec.
INFO: [HLS 200-111]  Elapsed time: 17.943 seconds; current allocated memory: 1.401 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_5.verbose.bind.rpt -verbose -f 
Command       report done; 9.302 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_5.bind.adb -f 
Command       db_write done; 7.511 sec.
INFO-FLOW: Finish binding compute_pro.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model output_result.5 
Execute       schedule -model output_result.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.666 sec.
INFO: [HLS 200-111]  Elapsed time: 17.985 seconds; current allocated memory: 1.402 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_5.verbose.sched.rpt -verbose -f 
Command       report done; 0.565 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_5.sched.adb -f 
Command       db_write done; 0.486 sec.
INFO-FLOW: Finish scheduling output_result.5.
Execute       set_default_model output_result.5 
Execute       bind -model output_result.5 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=output_result.5
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.254 sec.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 1.403 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_5.verbose.bind.rpt -verbose -f 
Command       report done; 0.577 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_5.bind.adb -f 
Command       db_write done; 0.575 sec.
INFO-FLOW: Finish binding output_result.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apply.4 
Execute       schedule -model apply.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.296 sec.
INFO: [HLS 200-111]  Elapsed time: 2.038 seconds; current allocated memory: 1.404 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_4.verbose.sched.rpt -verbose -f 
Command       report done; 0.53 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_4.sched.adb -f 
Command       db_write done; 0.526 sec.
INFO-FLOW: Finish scheduling apply.4.
Execute       set_default_model apply.4 
Execute       bind -model apply.4 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=apply.4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.532 sec.
INFO: [HLS 200-111]  Elapsed time: 3.841 seconds; current allocated memory: 1.405 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_4.verbose.bind.rpt -verbose -f 
Command       report done; 3.145 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_4.bind.adb -f 
Command       db_write done; 0.465 sec.
INFO-FLOW: Finish binding apply.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv.3 
Execute       schedule -model conv.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.122 sec.
INFO: [HLS 200-111]  Elapsed time: 4.264 seconds; current allocated memory: 1.405 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_3.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_3.sched.adb -f 
INFO-FLOW: Finish scheduling conv.3.
Execute       set_default_model conv.3 
Execute       bind -model conv.3 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.119 sec.
INFO: [HLS 200-111]  Elapsed time: 1.629 seconds; current allocated memory: 1.406 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_3.verbose.bind.rpt -verbose -f 
Command       report done; 2.513 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_3.bind.adb -f 
INFO-FLOW: Finish binding conv.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'first_layer173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model first_layer173 
Execute       schedule -model first_layer173 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.913 sec.
INFO: [HLS 200-111]  Elapsed time: 5.948 seconds; current allocated memory: 1.406 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/first_layer173.verbose.sched.rpt -verbose -f 
Command       report done; 0.566 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/first_layer173.sched.adb -f 
Command       db_write done; 0.524 sec.
INFO-FLOW: Finish scheduling first_layer173.
Execute       set_default_model first_layer173 
Execute       bind -model first_layer173 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=first_layer173
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.102 sec.
INFO: [HLS 200-111]  Elapsed time: 2.557 seconds; current allocated memory: 1.407 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/first_layer173.verbose.bind.rpt -verbose -f 
Command       report done; 3.066 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/first_layer173.bind.adb -f 
Command       db_write done; 0.549 sec.
INFO-FLOW: Finish binding first_layer173.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_input_fmem2buff_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_input_fmem2buff.8 
Execute       schedule -model copy_input_fmem2buff.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'zds5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.731 sec.
INFO: [HLS 200-111]  Elapsed time: 4.856 seconds; current allocated memory: 1.408 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_8.verbose.sched.rpt -verbose -f 
Command       report done; 0.574 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_8.sched.adb -f 
Command       db_write done; 0.438 sec.
INFO-FLOW: Finish scheduling copy_input_fmem2buff.8.
Execute       set_default_model copy_input_fmem2buff.8 
Execute       bind -model copy_input_fmem2buff.8 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_input_fmem2buff.8
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.381 sec.
INFO: [HLS 200-111]  Elapsed time: 1.777 seconds; current allocated memory: 1.409 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_8.verbose.bind.rpt -verbose -f 
Command       report done; 0.673 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_8.bind.adb -f 
Command       db_write done; 0.444 sec.
INFO-FLOW: Finish binding copy_input_fmem2buff.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_weight_fmem2buf_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_weight_fmem2buf.8 
Execute       schedule -model copy_weight_fmem2buf.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 1.409 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_8.verbose.sched.rpt -verbose -f 
Command       report done; 0.239 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_8.sched.adb -f 
Command       db_write done; 0.233 sec.
INFO-FLOW: Finish scheduling copy_weight_fmem2buf.8.
Execute       set_default_model copy_weight_fmem2buf.8 
Execute       bind -model copy_weight_fmem2buf.8 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_weight_fmem2buf.8
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 1.014 seconds; current allocated memory: 1.409 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_8.verbose.bind.rpt -verbose -f 
Command       report done; 0.263 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_8.bind.adb -f 
Command       db_write done; 0.216 sec.
INFO-FLOW: Finish binding copy_weight_fmem2buf.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_beta_fmem2buffe_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_beta_fmem2buffe.4 
Execute       schedule -model copy_beta_fmem2buffe.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.207 sec.
INFO: [HLS 200-111]  Elapsed time: 1.018 seconds; current allocated memory: 1.409 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_4.verbose.sched.rpt -verbose -f 
Command       report done; 0.136 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_4.sched.adb -f 
INFO-FLOW: Finish scheduling copy_beta_fmem2buffe.4.
Execute       set_default_model copy_beta_fmem2buffe.4 
Execute       bind -model copy_beta_fmem2buffe.4 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_beta_fmem2buffe.4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.201 sec.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 1.410 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_4.verbose.bind.rpt -verbose -f 
Command       report done; 0.119 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_4.bind.adb -f 
Command       db_write done; 0.137 sec.
INFO-FLOW: Finish binding copy_beta_fmem2buffe.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data322134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data322134 
Execute       schedule -model load_data322134 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.46 sec.
INFO: [HLS 200-111]  Elapsed time: 1.164 seconds; current allocated memory: 1.410 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data322134.verbose.sched.rpt -verbose -f 
Command       report done; 0.542 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data322134.sched.adb -f 
Command       db_write done; 0.453 sec.
INFO-FLOW: Finish scheduling load_data322134.
Execute       set_default_model load_data322134 
Execute       bind -model load_data322134 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=load_data322134
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.576 sec.
INFO: [HLS 200-111]  Elapsed time: 1.963 seconds; current allocated memory: 1.411 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data322134.verbose.bind.rpt -verbose -f 
Command       report done; 0.655 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data322134.bind.adb -f 
Command       db_write done; 0.474 sec.
INFO-FLOW: Finish binding load_data322134.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_3_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mac<3, 9>.1 
Execute       schedule -model mac<3, 9>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mac<3, 9>.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.374 sec.
INFO: [HLS 200-111]  Elapsed time: 2.039 seconds; current allocated memory: 1.411 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_1.verbose.sched.rpt -verbose -f 
Command       report done; 0.259 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_1.sched.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling mac<3, 9>.1.
Execute       set_default_model mac<3, 9>.1 
Execute       bind -model mac<3, 9>.1 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=mac<3, 9>.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.306 sec.
INFO: [HLS 200-111]  Elapsed time: 1.029 seconds; current allocated memory: 1.411 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.269 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_1.bind.adb -f 
Command       db_write done; 0.207 sec.
INFO-FLOW: Finish binding mac<3, 9>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pro_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pro.10 
Execute       schedule -model compute_pro.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'nloop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'rloop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'cloop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'rloop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.932 sec.
INFO: [HLS 200-111]  Elapsed time: 4.798 seconds; current allocated memory: 1.412 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_10.verbose.sched.rpt -verbose -f 
Command       report done; 1.421 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_10.sched.adb -f 
Command       db_write done; 1.23 sec.
INFO-FLOW: Finish scheduling compute_pro.10.
Execute       set_default_model compute_pro.10 
Execute       bind -model compute_pro.10 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute_pro.10
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'beta_regs' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.441 sec.
INFO: [HLS 200-111]  Elapsed time: 3.305 seconds; current allocated memory: 1.414 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_10.verbose.bind.rpt -verbose -f 
Command       report done; 1.245 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_10.bind.adb -f 
Command       db_write done; 1.297 sec.
INFO-FLOW: Finish binding compute_pro.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model output_result.10 
Execute       schedule -model output_result.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.749 sec.
INFO: [HLS 200-111]  Elapsed time: 3.75 seconds; current allocated memory: 1.415 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_10.verbose.sched.rpt -verbose -f 
Command       report done; 0.458 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_10.sched.adb -f 
Command       db_write done; 0.402 sec.
INFO-FLOW: Finish scheduling output_result.10.
Execute       set_default_model output_result.10 
Execute       bind -model output_result.10 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=output_result.10
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.353 sec.
INFO: [HLS 200-111]  Elapsed time: 1.625 seconds; current allocated memory: 1.415 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_10.verbose.bind.rpt -verbose -f 
Command       report done; 0.49 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_10.bind.adb -f 
Command       db_write done; 0.395 sec.
INFO-FLOW: Finish binding output_result.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apply.9 
Execute       schedule -model apply.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.157 sec.
INFO: [HLS 200-111]  Elapsed time: 1.506 seconds; current allocated memory: 1.415 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_9.verbose.sched.rpt -verbose -f 
Command       report done; 0.263 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_9.sched.adb -f 
Command       db_write done; 0.245 sec.
INFO-FLOW: Finish scheduling apply.9.
Execute       set_default_model apply.9 
Execute       bind -model apply.9 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=apply.9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.875 sec.
INFO: [HLS 200-111]  Elapsed time: 1.789 seconds; current allocated memory: 1.416 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_9.verbose.bind.rpt -verbose -f 
Command       report done; 0.746 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_9.bind.adb -f 
Command       db_write done; 0.246 sec.
INFO-FLOW: Finish binding apply.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv.8 
Execute       schedule -model conv.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.138 sec.
INFO: [HLS 200-111]  Elapsed time: 1.708 seconds; current allocated memory: 1.416 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_8.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_8.sched.adb -f 
INFO-FLOW: Finish scheduling conv.8.
Execute       set_default_model conv.8 
Execute       bind -model conv.8 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv.8
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.415 sec.
INFO: [HLS 200-111]  Elapsed time: 0.968 seconds; current allocated memory: 1.416 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_8.verbose.bind.rpt -verbose -f 
Command       report done; 0.543 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_8.bind.adb -f 
INFO-FLOW: Finish binding conv.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inter_layer_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model inter_layer.7 
Execute       schedule -model inter_layer.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.465 sec.
INFO: [HLS 200-111]  Elapsed time: 1.577 seconds; current allocated memory: 1.417 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_7.verbose.sched.rpt -verbose -f 
Command       report done; 0.159 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_7.sched.adb -f 
Command       db_write done; 0.132 sec.
INFO-FLOW: Finish scheduling inter_layer.7.
Execute       set_default_model inter_layer.7 
Execute       bind -model inter_layer.7 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=inter_layer.7
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.511 sec.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 1.417 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_7.verbose.bind.rpt -verbose -f 
Command       report done; 0.777 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_7.bind.adb -f 
Command       db_write done; 0.176 sec.
INFO-FLOW: Finish binding inter_layer.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_input_fmem2buff_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_input_fmem2buff.5 
Execute       schedule -model copy_input_fmem2buff.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'zds5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.793 sec.
INFO: [HLS 200-111]  Elapsed time: 2.3 seconds; current allocated memory: 1.417 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_5.verbose.sched.rpt -verbose -f 
Command       report done; 0.556 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_5.sched.adb -f 
Command       db_write done; 0.392 sec.
INFO-FLOW: Finish scheduling copy_input_fmem2buff.5.
Execute       set_default_model copy_input_fmem2buff.5 
Execute       bind -model copy_input_fmem2buff.5 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_input_fmem2buff.5
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.358 sec.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 1.418 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_5.verbose.bind.rpt -verbose -f 
Command       report done; 0.521 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_5.bind.adb -f 
Command       db_write done; 0.456 sec.
INFO-FLOW: Finish binding copy_input_fmem2buff.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_weight_fmem2buf_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_weight_fmem2buf.1 
Execute       schedule -model copy_weight_fmem2buf.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.238 sec.
INFO: [HLS 200-111]  Elapsed time: 1.746 seconds; current allocated memory: 1.418 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_1.verbose.sched.rpt -verbose -f 
Command       report done; 0.296 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_1.sched.adb -f 
Command       db_write done; 0.294 sec.
INFO-FLOW: Finish scheduling copy_weight_fmem2buf.1.
Execute       set_default_model copy_weight_fmem2buf.1 
Execute       bind -model copy_weight_fmem2buf.1 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_weight_fmem2buf.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.307 sec.
INFO: [HLS 200-111]  Elapsed time: 1.295 seconds; current allocated memory: 1.419 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.321 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_1.bind.adb -f 
Command       db_write done; 0.25 sec.
INFO-FLOW: Finish binding copy_weight_fmem2buf.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data325137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data325137 
Execute       schedule -model load_data325137 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.455 sec.
INFO: [HLS 200-111]  Elapsed time: 1.639 seconds; current allocated memory: 1.419 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data325137.verbose.sched.rpt -verbose -f 
Command       report done; 0.769 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data325137.sched.adb -f 
Command       db_write done; 0.697 sec.
INFO-FLOW: Finish scheduling load_data325137.
Execute       set_default_model load_data325137 
Execute       bind -model load_data325137 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=load_data325137
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.51 sec.
INFO: [HLS 200-111]  Elapsed time: 2.368 seconds; current allocated memory: 1.421 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data325137.verbose.bind.rpt -verbose -f 
Command       report done; 0.959 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data325137.bind.adb -f 
Command       db_write done; 0.697 sec.
INFO-FLOW: Finish binding load_data325137.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mac<1, 1> 
Execute       schedule -model mac<1, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mac<1, 1>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 2.514 seconds; current allocated memory: 1.421 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_1_1_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_1_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling mac<1, 1>.
Execute       set_default_model mac<1, 1> 
Execute       bind -model mac<1, 1> 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=mac<1, 1>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 1.421 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_1_1_s.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_1_1_s.bind.adb -f 
INFO-FLOW: Finish binding mac<1, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pro_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pro.4 
Execute       schedule -model compute_pro.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'cloop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.203 sec.
INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 1.423 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_4.verbose.sched.rpt -verbose -f 
Command       report done; 2.576 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_4.sched.adb -f 
Command       db_write done; 2.247 sec.
INFO-FLOW: Finish scheduling compute_pro.4.
Execute       set_default_model compute_pro.4 
Execute       bind -model compute_pro.4 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute_pro.4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_11' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_12' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_13' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_14' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_15' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.142 sec.
INFO: [HLS 200-111]  Elapsed time: 6.218 seconds; current allocated memory: 1.425 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_4.verbose.bind.rpt -verbose -f 
Command       report done; 2.922 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_4.bind.adb -f 
Command       db_write done; 2.192 sec.
INFO-FLOW: Finish binding compute_pro.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model output_result.4 
Execute       schedule -model output_result.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.779 sec.
INFO: [HLS 200-111]  Elapsed time: 6.467 seconds; current allocated memory: 1.426 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_4.verbose.sched.rpt -verbose -f 
Command       report done; 0.462 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_4.sched.adb -f 
Command       db_write done; 0.498 sec.
INFO-FLOW: Finish scheduling output_result.4.
Execute       set_default_model output_result.4 
Execute       bind -model output_result.4 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=output_result.4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.321 sec.
INFO: [HLS 200-111]  Elapsed time: 1.682 seconds; current allocated memory: 1.427 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_4.verbose.bind.rpt -verbose -f 
Command       report done; 0.578 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_4.bind.adb -f 
Command       db_write done; 0.508 sec.
INFO-FLOW: Finish binding output_result.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apply.3 
Execute       schedule -model apply.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.242 sec.
INFO: [HLS 200-111]  Elapsed time: 1.945 seconds; current allocated memory: 1.427 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_3.verbose.sched.rpt -verbose -f 
Command       report done; 0.581 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_3.sched.adb -f 
Command       db_write done; 0.514 sec.
INFO-FLOW: Finish scheduling apply.3.
Execute       set_default_model apply.3 
Execute       bind -model apply.3 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=apply.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.056 sec.
INFO: [HLS 200-111]  Elapsed time: 2.541 seconds; current allocated memory: 1.428 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_3.verbose.bind.rpt -verbose -f 
Command       report done; 1.382 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_3.bind.adb -f 
Command       db_write done; 0.484 sec.
INFO-FLOW: Finish binding apply.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv.2 
Execute       schedule -model conv.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.143 sec.
INFO: [HLS 200-111]  Elapsed time: 2.634 seconds; current allocated memory: 1.428 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_2.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_2.sched.adb -f 
INFO-FLOW: Finish scheduling conv.2.
Execute       set_default_model conv.2 
Execute       bind -model conv.2 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.539 sec.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 1.428 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_2.verbose.bind.rpt -verbose -f 
Command       report done; 0.875 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_2.bind.adb -f 
INFO-FLOW: Finish binding conv.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inter_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model inter_layer.2 
Execute       schedule -model inter_layer.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.5 sec.
INFO: [HLS 200-111]  Elapsed time: 1.926 seconds; current allocated memory: 1.429 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_2.verbose.sched.rpt -verbose -f 
Command       report done; 0.16 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_2.sched.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling inter_layer.2.
Execute       set_default_model inter_layer.2 
Execute       bind -model inter_layer.2 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=inter_layer.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.527 sec.
INFO: [HLS 200-111]  Elapsed time: 1.277 seconds; current allocated memory: 1.429 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_2.verbose.bind.rpt -verbose -f 
Command       report done; 1.056 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_2.bind.adb -f 
Command       db_write done; 0.188 sec.
INFO-FLOW: Finish binding inter_layer.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_input_fmem2buff_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_input_fmem2buff.10 
Execute       schedule -model copy_input_fmem2buff.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'zds5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.783 sec.
INFO: [HLS 200-111]  Elapsed time: 2.713 seconds; current allocated memory: 1.430 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_10.verbose.sched.rpt -verbose -f 
Command       report done; 0.715 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_10.sched.adb -f 
Command       db_write done; 0.374 sec.
INFO-FLOW: Finish scheduling copy_input_fmem2buff.10.
Execute       set_default_model copy_input_fmem2buff.10 
Execute       bind -model copy_input_fmem2buff.10 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_input_fmem2buff.10
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.414 sec.
INFO: [HLS 200-111]  Elapsed time: 1.869 seconds; current allocated memory: 1.430 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_10.verbose.bind.rpt -verbose -f 
Command       report done; 0.592 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_10.bind.adb -f 
Command       db_write done; 0.403 sec.
INFO-FLOW: Finish binding copy_input_fmem2buff.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_weight_fmem2buf_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_weight_fmem2buf.6 
Execute       schedule -model copy_weight_fmem2buf.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 1.907 seconds; current allocated memory: 1.430 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_6.verbose.sched.rpt -verbose -f 
Command       report done; 0.27 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_6.sched.adb -f 
Command       db_write done; 0.231 sec.
INFO-FLOW: Finish scheduling copy_weight_fmem2buf.6.
Execute       set_default_model copy_weight_fmem2buf.6 
Execute       bind -model copy_weight_fmem2buf.6 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_weight_fmem2buf.6
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.333 sec.
INFO: [HLS 200-111]  Elapsed time: 1.241 seconds; current allocated memory: 1.431 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_6.verbose.bind.rpt -verbose -f 
Command       report done; 0.22 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_6.bind.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish binding copy_weight_fmem2buf.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_beta_fmem2buffe_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_beta_fmem2buffe.2 
Execute       schedule -model copy_beta_fmem2buffe.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 1.093 seconds; current allocated memory: 1.431 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_2.verbose.sched.rpt -verbose -f 
Command       report done; 0.12 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_2.sched.adb -f 
Command       db_write done; 0.138 sec.
INFO-FLOW: Finish scheduling copy_beta_fmem2buffe.2.
Execute       set_default_model copy_beta_fmem2buffe.2 
Execute       bind -model copy_beta_fmem2buffe.2 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_beta_fmem2buffe.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.331 sec.
INFO: [HLS 200-111]  Elapsed time: 1.032 seconds; current allocated memory: 1.431 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_2.verbose.bind.rpt -verbose -f 
Command       report done; 0.154 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_2.bind.adb -f 
Command       db_write done; 0.128 sec.
INFO-FLOW: Finish binding copy_beta_fmem2buffe.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data328140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data328140 
Execute       schedule -model load_data328140 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.502 sec.
INFO: [HLS 200-111]  Elapsed time: 1.303 seconds; current allocated memory: 1.431 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data328140.verbose.sched.rpt -verbose -f 
Command       report done; 0.467 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data328140.sched.adb -f 
Command       db_write done; 0.481 sec.
INFO-FLOW: Finish scheduling load_data328140.
Execute       set_default_model load_data328140 
Execute       bind -model load_data328140 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=load_data328140
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.517 sec.
INFO: [HLS 200-111]  Elapsed time: 1.899 seconds; current allocated memory: 1.432 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data328140.verbose.bind.rpt -verbose -f 
Command       report done; 0.652 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data328140.bind.adb -f 
Command       db_write done; 0.575 sec.
INFO-FLOW: Finish binding load_data328140.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pro_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pro.8 
Execute       schedule -model compute_pro.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'nloop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'rloop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'cloop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'rloop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.465 sec.
INFO: [HLS 200-111]  Elapsed time: 5.14 seconds; current allocated memory: 1.433 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_8.verbose.sched.rpt -verbose -f 
Command       report done; 1.425 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_8.sched.adb -f 
Command       db_write done; 1.24 sec.
INFO-FLOW: Finish scheduling compute_pro.8.
Execute       set_default_model compute_pro.8 
Execute       bind -model compute_pro.8 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute_pro.8
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'beta_regs' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.478 sec.
INFO: [HLS 200-111]  Elapsed time: 3.384 seconds; current allocated memory: 1.435 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_8.verbose.bind.rpt -verbose -f 
Command       report done; 1.396 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_8.bind.adb -f 
Command       db_write done; 1.277 sec.
INFO-FLOW: Finish binding compute_pro.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model output_result.8 
Execute       schedule -model output_result.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.66 sec.
INFO: [HLS 200-111]  Elapsed time: 3.85 seconds; current allocated memory: 1.436 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_8.verbose.sched.rpt -verbose -f 
Command       report done; 0.457 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_8.sched.adb -f 
Command       db_write done; 0.373 sec.
INFO-FLOW: Finish scheduling output_result.8.
Execute       set_default_model output_result.8 
Execute       bind -model output_result.8 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=output_result.8
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.303 sec.
INFO: [HLS 200-111]  Elapsed time: 1.606 seconds; current allocated memory: 1.436 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_8.verbose.bind.rpt -verbose -f 
Command       report done; 0.472 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_8.bind.adb -f 
Command       db_write done; 0.424 sec.
INFO-FLOW: Finish binding output_result.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apply.7 
Execute       schedule -model apply.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.152 sec.
INFO: [HLS 200-111]  Elapsed time: 1.641 seconds; current allocated memory: 1.437 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_7.verbose.sched.rpt -verbose -f 
Command       report done; 0.301 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_7.sched.adb -f 
Command       db_write done; 0.261 sec.
INFO-FLOW: Finish scheduling apply.7.
Execute       set_default_model apply.7 
Execute       bind -model apply.7 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=apply.7
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.861 sec.
INFO: [HLS 200-111]  Elapsed time: 1.852 seconds; current allocated memory: 1.437 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_7.verbose.bind.rpt -verbose -f 
Command       report done; 0.745 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_7.bind.adb -f 
Command       db_write done; 0.25 sec.
INFO-FLOW: Finish binding apply.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv.6 
Execute       schedule -model conv.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.152 sec.
INFO: [HLS 200-111]  Elapsed time: 1.784 seconds; current allocated memory: 1.437 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_6.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_6.sched.adb -f 
INFO-FLOW: Finish scheduling conv.6.
Execute       set_default_model conv.6 
Execute       bind -model conv.6 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv.6
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.492 sec.
INFO: [HLS 200-111]  Elapsed time: 0.993 seconds; current allocated memory: 1.437 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_6.verbose.bind.rpt -verbose -f 
Command       report done; 0.638 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_6.bind.adb -f 
INFO-FLOW: Finish binding conv.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inter_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model inter_layer.5 
Execute       schedule -model inter_layer.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.531 sec.
INFO: [HLS 200-111]  Elapsed time: 1.854 seconds; current allocated memory: 1.438 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_5.verbose.sched.rpt -verbose -f 
Command       report done; 0.174 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_5.sched.adb -f 
Command       db_write done; 0.151 sec.
INFO-FLOW: Finish scheduling inter_layer.5.
Execute       set_default_model inter_layer.5 
Execute       bind -model inter_layer.5 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=inter_layer.5
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.499 sec.
INFO: [HLS 200-111]  Elapsed time: 1.236 seconds; current allocated memory: 1.438 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_5.verbose.bind.rpt -verbose -f 
Command       report done; 0.761 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_5.bind.adb -f 
Command       db_write done; 0.161 sec.
INFO-FLOW: Finish binding inter_layer.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_input_fmem2buff_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_input_fmem2buff.1 
Execute       schedule -model copy_input_fmem2buff.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'zds5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.801 sec.
INFO: [HLS 200-111]  Elapsed time: 2.284 seconds; current allocated memory: 1.438 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_1.verbose.sched.rpt -verbose -f 
Command       report done; 0.56 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_1.sched.adb -f 
Command       db_write done; 0.446 sec.
INFO-FLOW: Finish scheduling copy_input_fmem2buff.1.
Execute       set_default_model copy_input_fmem2buff.1 
Execute       bind -model copy_input_fmem2buff.1 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_input_fmem2buff.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 1.892 seconds; current allocated memory: 1.439 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.544 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_1.bind.adb -f 
Command       db_write done; 0.423 sec.
INFO-FLOW: Finish binding copy_input_fmem2buff.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_weight_fmem2buf_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_weight_fmem2buf.5 
Execute       schedule -model copy_weight_fmem2buf.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.271 sec.
INFO: [HLS 200-111]  Elapsed time: 1.924 seconds; current allocated memory: 1.439 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_5.verbose.sched.rpt -verbose -f 
Command       report done; 0.341 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_5.sched.adb -f 
Command       db_write done; 0.333 sec.
INFO-FLOW: Finish scheduling copy_weight_fmem2buf.5.
Execute       set_default_model copy_weight_fmem2buf.5 
Execute       bind -model copy_weight_fmem2buf.5 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_weight_fmem2buf.5
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.355 sec.
INFO: [HLS 200-111]  Elapsed time: 1.496 seconds; current allocated memory: 1.440 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_5.verbose.bind.rpt -verbose -f 
Command       report done; 0.293 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_5.bind.adb -f 
Command       db_write done; 0.296 sec.
INFO-FLOW: Finish binding copy_weight_fmem2buf.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data331143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data331143 
Execute       schedule -model load_data331143 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.598 sec.
INFO: [HLS 200-111]  Elapsed time: 1.785 seconds; current allocated memory: 1.440 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data331143.verbose.sched.rpt -verbose -f 
Command       report done; 0.72 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data331143.sched.adb -f 
Command       db_write done; 0.734 sec.
INFO-FLOW: Finish scheduling load_data331143.
Execute       set_default_model load_data331143 
Execute       bind -model load_data331143 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=load_data331143
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.483 sec.
INFO: [HLS 200-111]  Elapsed time: 2.353 seconds; current allocated memory: 1.442 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data331143.verbose.bind.rpt -verbose -f 
Command       report done; 0.936 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data331143.bind.adb -f 
Command       db_write done; 0.745 sec.
INFO-FLOW: Finish binding load_data331143.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pro.2 
Execute       schedule -model compute_pro.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'cloop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.439 sec.
INFO: [HLS 200-111]  Elapsed time: 4.726 seconds; current allocated memory: 1.444 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_2.verbose.sched.rpt -verbose -f 
Command       report done; 2.627 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_2.sched.adb -f 
Command       db_write done; 2.227 sec.
INFO-FLOW: Finish scheduling compute_pro.2.
Execute       set_default_model compute_pro.2 
Execute       bind -model compute_pro.2 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute_pro.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_11' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_12' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_13' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_14' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_15' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.234 sec.
INFO: [HLS 200-111]  Elapsed time: 6.342 seconds; current allocated memory: 1.446 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_2.verbose.bind.rpt -verbose -f 
Command       report done; 2.926 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_2.bind.adb -f 
Command       db_write done; 2.355 sec.
INFO-FLOW: Finish binding compute_pro.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model output_result.2 
Execute       schedule -model output_result.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.819 sec.
INFO: [HLS 200-111]  Elapsed time: 6.695 seconds; current allocated memory: 1.447 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_2.verbose.sched.rpt -verbose -f 
Command       report done; 0.606 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_2.sched.adb -f 
Command       db_write done; 0.489 sec.
INFO-FLOW: Finish scheduling output_result.2.
Execute       set_default_model output_result.2 
Execute       bind -model output_result.2 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=output_result.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.335 sec.
INFO: [HLS 200-111]  Elapsed time: 1.927 seconds; current allocated memory: 1.447 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_2.verbose.bind.rpt -verbose -f 
Command       report done; 0.462 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_2.bind.adb -f 
Command       db_write done; 0.464 sec.
INFO-FLOW: Finish binding output_result.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apply.1 
Execute       schedule -model apply.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 1.744 seconds; current allocated memory: 1.448 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_1.verbose.sched.rpt -verbose -f 
Command       report done; 0.53 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_1.sched.adb -f 
Command       db_write done; 0.516 sec.
INFO-FLOW: Finish scheduling apply.1.
Execute       set_default_model apply.1 
Execute       bind -model apply.1 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=apply.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.084 sec.
INFO: [HLS 200-111]  Elapsed time: 2.505 seconds; current allocated memory: 1.449 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_1.verbose.bind.rpt -verbose -f 
Command       report done; 1.307 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_1.bind.adb -f 
Command       db_write done; 0.555 sec.
INFO-FLOW: Finish binding apply.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv 
Execute       schedule -model conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.107 sec.
INFO: [HLS 200-111]  Elapsed time: 2.632 seconds; current allocated memory: 1.449 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.sched.adb -f 
INFO-FLOW: Finish scheduling conv.
Execute       set_default_model conv 
Execute       bind -model conv 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.609 sec.
INFO: [HLS 200-111]  Elapsed time: 1.209 seconds; current allocated memory: 1.449 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.verbose.bind.rpt -verbose -f 
Command       report done; 0.8 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.bind.adb -f 
INFO-FLOW: Finish binding conv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inter_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model inter_layer 
Execute       schedule -model inter_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.384 sec.
INFO: [HLS 200-111]  Elapsed time: 1.883 seconds; current allocated memory: 1.450 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer.verbose.sched.rpt -verbose -f 
Command       report done; 0.17 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer.sched.adb -f 
Command       db_write done; 0.157 sec.
INFO-FLOW: Finish scheduling inter_layer.
Execute       set_default_model inter_layer 
Execute       bind -model inter_layer 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=inter_layer
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.537 sec.
INFO: [HLS 200-111]  Elapsed time: 1.134 seconds; current allocated memory: 1.450 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer.verbose.bind.rpt -verbose -f 
Command       report done; 1.005 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer.bind.adb -f 
Command       db_write done; 0.141 sec.
INFO-FLOW: Finish binding inter_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_input_fmem2buff_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_input_fmem2buff.6 
Execute       schedule -model copy_input_fmem2buff.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'zds5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.907 sec.
INFO: [HLS 200-111]  Elapsed time: 2.723 seconds; current allocated memory: 1.451 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_6.verbose.sched.rpt -verbose -f 
Command       report done; 0.623 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_6.sched.adb -f 
Command       db_write done; 0.434 sec.
INFO-FLOW: Finish scheduling copy_input_fmem2buff.6.
Execute       set_default_model copy_input_fmem2buff.6 
Execute       bind -model copy_input_fmem2buff.6 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_input_fmem2buff.6
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.477 sec.
INFO: [HLS 200-111]  Elapsed time: 1.993 seconds; current allocated memory: 1.451 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_6.verbose.bind.rpt -verbose -f 
Command       report done; 0.632 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_6.bind.adb -f 
Command       db_write done; 0.515 sec.
INFO-FLOW: Finish binding copy_input_fmem2buff.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_weight_fmem2buf_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_weight_fmem2buf.10 
Execute       schedule -model copy_weight_fmem2buf.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.422 sec.
INFO: [HLS 200-111]  Elapsed time: 2.238 seconds; current allocated memory: 1.451 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_10.verbose.sched.rpt -verbose -f 
Command       report done; 0.285 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_10.sched.adb -f 
Command       db_write done; 0.229 sec.
INFO-FLOW: Finish scheduling copy_weight_fmem2buf.10.
Execute       set_default_model copy_weight_fmem2buf.10 
Execute       bind -model copy_weight_fmem2buf.10 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_weight_fmem2buf.10
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.348 sec.
INFO: [HLS 200-111]  Elapsed time: 1.392 seconds; current allocated memory: 1.452 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_10.verbose.bind.rpt -verbose -f 
Command       report done; 0.293 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_10.bind.adb -f 
Command       db_write done; 0.236 sec.
INFO-FLOW: Finish binding copy_weight_fmem2buf.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_beta_fmem2buffe_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_beta_fmem2buffe.6 
Execute       schedule -model copy_beta_fmem2buffe.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.363 sec.
INFO: [HLS 200-111]  Elapsed time: 1.528 seconds; current allocated memory: 1.452 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_6.verbose.sched.rpt -verbose -f 
Command       report done; 0.168 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_6.sched.adb -f 
Command       db_write done; 0.134 sec.
INFO-FLOW: Finish scheduling copy_beta_fmem2buffe.6.
Execute       set_default_model copy_beta_fmem2buffe.6 
Execute       bind -model copy_beta_fmem2buffe.6 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_beta_fmem2buffe.6
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.462 sec.
INFO: [HLS 200-111]  Elapsed time: 1.209 seconds; current allocated memory: 1.452 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_6.verbose.bind.rpt -verbose -f 
Command       report done; 0.2 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_6.bind.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish binding copy_beta_fmem2buffe.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data334146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data334146 
Execute       schedule -model load_data334146 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.494 sec.
INFO: [HLS 200-111]  Elapsed time: 1.481 seconds; current allocated memory: 1.452 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data334146.verbose.sched.rpt -verbose -f 
Command       report done; 0.562 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data334146.sched.adb -f 
Command       db_write done; 0.548 sec.
INFO-FLOW: Finish scheduling load_data334146.
Execute       set_default_model load_data334146 
Execute       bind -model load_data334146 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=load_data334146
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.609 sec.
INFO: [HLS 200-111]  Elapsed time: 2.202 seconds; current allocated memory: 1.453 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data334146.verbose.bind.rpt -verbose -f 
Command       report done; 0.699 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data334146.bind.adb -f 
Command       db_write done; 0.488 sec.
INFO-FLOW: Finish binding load_data334146.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pro_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pro.13 
Execute       schedule -model compute_pro.13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'nloop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'rloop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'cloop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'rloop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.923 sec.
INFO: [HLS 200-111]  Elapsed time: 5.843 seconds; current allocated memory: 1.454 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_13.verbose.sched.rpt -verbose -f 
Command       report done; 1.446 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_13.sched.adb -f 
Command       db_write done; 1.314 sec.
INFO-FLOW: Finish scheduling compute_pro.13.
Execute       set_default_model compute_pro.13 
Execute       bind -model compute_pro.13 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute_pro.13
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'beta_regs' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.506 sec.
INFO: [HLS 200-111]  Elapsed time: 3.551 seconds; current allocated memory: 1.456 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_13.verbose.bind.rpt -verbose -f 
Command       report done; 1.408 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_13.bind.adb -f 
Command       db_write done; 1.4 sec.
INFO-FLOW: Finish binding compute_pro.13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model output_result.13 
Execute       schedule -model output_result.13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.799 sec.
INFO: [HLS 200-111]  Elapsed time: 4.313 seconds; current allocated memory: 1.457 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_13.verbose.sched.rpt -verbose -f 
Command       report done; 0.455 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_13.sched.adb -f 
Command       db_write done; 0.37 sec.
INFO-FLOW: Finish scheduling output_result.13.
Execute       set_default_model output_result.13 
Execute       bind -model output_result.13 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=output_result.13
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.404 sec.
INFO: [HLS 200-111]  Elapsed time: 1.742 seconds; current allocated memory: 1.457 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_13.verbose.bind.rpt -verbose -f 
Command       report done; 0.467 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_13.bind.adb -f 
Command       db_write done; 0.439 sec.
INFO-FLOW: Finish binding output_result.13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apply.12 
Execute       schedule -model apply.12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.158 sec.
INFO: [HLS 200-111]  Elapsed time: 1.606 seconds; current allocated memory: 1.457 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_12.verbose.sched.rpt -verbose -f 
Command       report done; 0.214 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_12.sched.adb -f 
Command       db_write done; 0.249 sec.
INFO-FLOW: Finish scheduling apply.12.
Execute       set_default_model apply.12 
Execute       bind -model apply.12 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=apply.12
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.723 sec.
INFO: [HLS 200-111]  Elapsed time: 1.611 seconds; current allocated memory: 1.458 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_12.verbose.bind.rpt -verbose -f 
Command       report done; 0.839 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_12.bind.adb -f 
Command       db_write done; 0.252 sec.
INFO-FLOW: Finish binding apply.12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv.11 
Execute       schedule -model conv.11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.168 sec.
INFO: [HLS 200-111]  Elapsed time: 1.994 seconds; current allocated memory: 1.458 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_11.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_11.sched.adb -f 
INFO-FLOW: Finish scheduling conv.11.
Execute       set_default_model conv.11 
Execute       bind -model conv.11 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv.11
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.53 sec.
INFO: [HLS 200-111]  Elapsed time: 1.156 seconds; current allocated memory: 1.458 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_11.verbose.bind.rpt -verbose -f 
Command       report done; 0.483 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_11.bind.adb -f 
INFO-FLOW: Finish binding conv.11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inter_layer_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model inter_layer.10 
Execute       schedule -model inter_layer.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.493 sec.
INFO: [HLS 200-111]  Elapsed time: 1.696 seconds; current allocated memory: 1.459 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_10.verbose.sched.rpt -verbose -f 
Command       report done; 0.151 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_10.sched.adb -f 
Command       db_write done; 0.144 sec.
INFO-FLOW: Finish scheduling inter_layer.10.
Execute       set_default_model inter_layer.10 
Execute       bind -model inter_layer.10 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=inter_layer.10
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.549 sec.
INFO: [HLS 200-111]  Elapsed time: 1.331 seconds; current allocated memory: 1.459 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_10.verbose.bind.rpt -verbose -f 
Command       report done; 0.673 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_10.bind.adb -f 
Command       db_write done; 0.157 sec.
INFO-FLOW: Finish binding inter_layer.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_input_fmem2buff_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_input_fmem2buff.3 
Execute       schedule -model copy_input_fmem2buff.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'zds5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.914 sec.
INFO: [HLS 200-111]  Elapsed time: 2.308 seconds; current allocated memory: 1.459 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_3.verbose.sched.rpt -verbose -f 
Command       report done; 0.535 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_3.sched.adb -f 
Command       db_write done; 0.4 sec.
INFO-FLOW: Finish scheduling copy_input_fmem2buff.3.
Execute       set_default_model copy_input_fmem2buff.3 
Execute       bind -model copy_input_fmem2buff.3 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_input_fmem2buff.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.407 sec.
INFO: [HLS 200-111]  Elapsed time: 1.826 seconds; current allocated memory: 1.460 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_3.verbose.bind.rpt -verbose -f 
Command       report done; 0.531 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_3.bind.adb -f 
Command       db_write done; 0.414 sec.
INFO-FLOW: Finish binding copy_input_fmem2buff.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_weight_fmem2buf_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_weight_fmem2buf.4 
Execute       schedule -model copy_weight_fmem2buf.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.225 sec.
INFO: [HLS 200-111]  Elapsed time: 1.874 seconds; current allocated memory: 1.460 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_4.verbose.sched.rpt -verbose -f 
Command       report done; 0.331 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_4.sched.adb -f 
Command       db_write done; 0.282 sec.
INFO-FLOW: Finish scheduling copy_weight_fmem2buf.4.
Execute       set_default_model copy_weight_fmem2buf.4 
Execute       bind -model copy_weight_fmem2buf.4 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_weight_fmem2buf.4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.36 sec.
INFO: [HLS 200-111]  Elapsed time: 1.488 seconds; current allocated memory: 1.461 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_4.verbose.bind.rpt -verbose -f 
Command       report done; 0.323 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_4.bind.adb -f 
Command       db_write done; 0.295 sec.
INFO-FLOW: Finish binding copy_weight_fmem2buf.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data337149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data337149 
Execute       schedule -model load_data337149 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.586 sec.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 1.461 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data337149.verbose.sched.rpt -verbose -f 
Command       report done; 0.789 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data337149.sched.adb -f 
Command       db_write done; 0.706 sec.
INFO-FLOW: Finish scheduling load_data337149.
Execute       set_default_model load_data337149 
Execute       bind -model load_data337149 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=load_data337149
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.502 sec.
INFO: [HLS 200-111]  Elapsed time: 2.517 seconds; current allocated memory: 1.463 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data337149.verbose.bind.rpt -verbose -f 
Command       report done; 0.938 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data337149.bind.adb -f 
Command       db_write done; 0.617 sec.
INFO-FLOW: Finish binding load_data337149.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pro_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pro.7 
Execute       schedule -model compute_pro.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'cloop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.289 sec.
INFO: [HLS 200-111]  Elapsed time: 4.42 seconds; current allocated memory: 1.464 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_7.verbose.sched.rpt -verbose -f 
Command       report done; 2.564 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_7.sched.adb -f 
Command       db_write done; 2.207 sec.
INFO-FLOW: Finish scheduling compute_pro.7.
Execute       set_default_model compute_pro.7 
Execute       bind -model compute_pro.7 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute_pro.7
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_11' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_12' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_13' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_14' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_15' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.324 sec.
INFO: [HLS 200-111]  Elapsed time: 6.474 seconds; current allocated memory: 1.467 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_7.verbose.bind.rpt -verbose -f 
Command       report done; 2.914 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_7.bind.adb -f 
Command       db_write done; 2.346 sec.
INFO-FLOW: Finish binding compute_pro.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model output_result.7 
Execute       schedule -model output_result.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.729 sec.
INFO: [HLS 200-111]  Elapsed time: 6.666 seconds; current allocated memory: 1.468 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_7.verbose.sched.rpt -verbose -f 
Command       report done; 0.547 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_7.sched.adb -f 
Command       db_write done; 0.484 sec.
INFO-FLOW: Finish scheduling output_result.7.
Execute       set_default_model output_result.7 
Execute       bind -model output_result.7 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=output_result.7
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.423 sec.
INFO: [HLS 200-111]  Elapsed time: 1.998 seconds; current allocated memory: 1.468 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_7.verbose.bind.rpt -verbose -f 
Command       report done; 0.549 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_7.bind.adb -f 
Command       db_write done; 0.499 sec.
INFO-FLOW: Finish binding output_result.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apply.6 
Execute       schedule -model apply.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.226 sec.
INFO: [HLS 200-111]  Elapsed time: 2.051 seconds; current allocated memory: 1.469 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_6.verbose.sched.rpt -verbose -f 
Command       report done; 0.52 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_6.sched.adb -f 
Command       db_write done; 0.542 sec.
INFO-FLOW: Finish scheduling apply.6.
Execute       set_default_model apply.6 
Execute       bind -model apply.6 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=apply.6
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.216 sec.
INFO: [HLS 200-111]  Elapsed time: 2.71 seconds; current allocated memory: 1.470 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_6.verbose.bind.rpt -verbose -f 
Command       report done; 1.36 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_6.bind.adb -f 
Command       db_write done; 0.562 sec.
INFO-FLOW: Finish binding apply.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv.5 
Execute       schedule -model conv.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.148 sec.
INFO: [HLS 200-111]  Elapsed time: 2.785 seconds; current allocated memory: 1.470 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_5.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_5.sched.adb -f 
INFO-FLOW: Finish scheduling conv.5.
Execute       set_default_model conv.5 
Execute       bind -model conv.5 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv.5
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.703 sec.
INFO: [HLS 200-111]  Elapsed time: 1.373 seconds; current allocated memory: 1.470 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_5.verbose.bind.rpt -verbose -f 
Command       report done; 0.934 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_5.bind.adb -f 
INFO-FLOW: Finish binding conv.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inter_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model inter_layer.4 
Execute       schedule -model inter_layer.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.454 sec.
INFO: [HLS 200-111]  Elapsed time: 2.212 seconds; current allocated memory: 1.471 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_4.verbose.sched.rpt -verbose -f 
Command       report done; 0.137 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_4.sched.adb -f 
Command       db_write done; 0.142 sec.
INFO-FLOW: Finish scheduling inter_layer.4.
Execute       set_default_model inter_layer.4 
Execute       bind -model inter_layer.4 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=inter_layer.4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.543 sec.
INFO: [HLS 200-111]  Elapsed time: 1.363 seconds; current allocated memory: 1.471 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_4.verbose.bind.rpt -verbose -f 
Command       report done; 1.008 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_4.bind.adb -f 
Command       db_write done; 0.145 sec.
INFO-FLOW: Finish binding inter_layer.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_input_fmem2buff_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_input_fmem2buff.7 
Execute       schedule -model copy_input_fmem2buff.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'zds5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.04 sec.
INFO: [HLS 200-111]  Elapsed time: 2.878 seconds; current allocated memory: 1.472 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_7.verbose.sched.rpt -verbose -f 
Command       report done; 0.598 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_7.sched.adb -f 
Command       db_write done; 0.427 sec.
INFO-FLOW: Finish scheduling copy_input_fmem2buff.7.
Execute       set_default_model copy_input_fmem2buff.7 
Execute       bind -model copy_input_fmem2buff.7 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_input_fmem2buff.7
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.581 sec.
INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 1.472 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_7.verbose.bind.rpt -verbose -f 
Command       report done; 0.594 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_7.bind.adb -f 
Command       db_write done; 0.445 sec.
INFO-FLOW: Finish binding copy_input_fmem2buff.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_weight_fmem2buf_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_weight_fmem2buf.9 
Execute       schedule -model copy_weight_fmem2buf.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.443 sec.
INFO: [HLS 200-111]  Elapsed time: 2.088 seconds; current allocated memory: 1.472 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_9.verbose.sched.rpt -verbose -f 
Command       report done; 0.285 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_9.sched.adb -f 
Command       db_write done; 0.225 sec.
INFO-FLOW: Finish scheduling copy_weight_fmem2buf.9.
Execute       set_default_model copy_weight_fmem2buf.9 
Execute       bind -model copy_weight_fmem2buf.9 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_weight_fmem2buf.9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.434 sec.
INFO: [HLS 200-111]  Elapsed time: 1.425 seconds; current allocated memory: 1.473 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_9.verbose.bind.rpt -verbose -f 
Command       report done; 0.284 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_9.bind.adb -f 
Command       db_write done; 0.252 sec.
INFO-FLOW: Finish binding copy_weight_fmem2buf.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_beta_fmem2buffe_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_beta_fmem2buffe.5 
Execute       schedule -model copy_beta_fmem2buffe.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.413 sec.
INFO: [HLS 200-111]  Elapsed time: 1.713 seconds; current allocated memory: 1.473 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_5.verbose.sched.rpt -verbose -f 
Command       report done; 0.15 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_5.sched.adb -f 
Command       db_write done; 0.126 sec.
INFO-FLOW: Finish scheduling copy_beta_fmem2buffe.5.
Execute       set_default_model copy_beta_fmem2buffe.5 
Execute       bind -model copy_beta_fmem2buffe.5 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_beta_fmem2buffe.5
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.345 sec.
INFO: [HLS 200-111]  Elapsed time: 1.068 seconds; current allocated memory: 1.473 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_5.verbose.bind.rpt -verbose -f 
Command       report done; 0.147 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_5.bind.adb -f 
Command       db_write done; 0.116 sec.
INFO-FLOW: Finish binding copy_beta_fmem2buffe.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data340152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data340152 
Execute       schedule -model load_data340152 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.571 sec.
INFO: [HLS 200-111]  Elapsed time: 1.613 seconds; current allocated memory: 1.473 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data340152.verbose.sched.rpt -verbose -f 
Command       report done; 0.511 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data340152.sched.adb -f 
Command       db_write done; 0.484 sec.
INFO-FLOW: Finish scheduling load_data340152.
Execute       set_default_model load_data340152 
Execute       bind -model load_data340152 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=load_data340152
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.67 sec.
INFO: [HLS 200-111]  Elapsed time: 2.136 seconds; current allocated memory: 1.474 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data340152.verbose.bind.rpt -verbose -f 
Command       report done; 0.769 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data340152.bind.adb -f 
Command       db_write done; 0.481 sec.
INFO-FLOW: Finish binding load_data340152.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pro_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pro.11 
Execute       schedule -model compute_pro.11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'nloop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'rloop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'cloop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'rloop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.381 sec.
INFO: [HLS 200-111]  Elapsed time: 6.31 seconds; current allocated memory: 1.475 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_11.verbose.sched.rpt -verbose -f 
Command       report done; 1.479 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_11.sched.adb -f 
Command       db_write done; 1.177 sec.
INFO-FLOW: Finish scheduling compute_pro.11.
Execute       set_default_model compute_pro.11 
Execute       bind -model compute_pro.11 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute_pro.11
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'beta_regs' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.574 sec.
INFO: [HLS 200-111]  Elapsed time: 3.549 seconds; current allocated memory: 1.477 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_11.verbose.bind.rpt -verbose -f 
Command       report done; 1.394 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_11.bind.adb -f 
Command       db_write done; 1.355 sec.
INFO-FLOW: Finish binding compute_pro.11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model output_result.11 
Execute       schedule -model output_result.11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.814 sec.
INFO: [HLS 200-111]  Elapsed time: 4.37 seconds; current allocated memory: 1.478 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_11.verbose.sched.rpt -verbose -f 
Command       report done; 0.437 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_11.sched.adb -f 
Command       db_write done; 0.39 sec.
INFO-FLOW: Finish scheduling output_result.11.
Execute       set_default_model output_result.11 
Execute       bind -model output_result.11 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=output_result.11
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.481 sec.
INFO: [HLS 200-111]  Elapsed time: 1.687 seconds; current allocated memory: 1.478 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_11.verbose.bind.rpt -verbose -f 
Command       report done; 0.475 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_11.bind.adb -f 
Command       db_write done; 0.435 sec.
INFO-FLOW: Finish binding output_result.11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apply.10 
Execute       schedule -model apply.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 1.888 seconds; current allocated memory: 1.478 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_10.verbose.sched.rpt -verbose -f 
Command       report done; 0.26 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_10.sched.adb -f 
Command       db_write done; 0.231 sec.
INFO-FLOW: Finish scheduling apply.10.
Execute       set_default_model apply.10 
Execute       bind -model apply.10 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=apply.10
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.95 sec.
INFO: [HLS 200-111]  Elapsed time: 1.962 seconds; current allocated memory: 1.479 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_10.verbose.bind.rpt -verbose -f 
Command       report done; 0.748 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_10.bind.adb -f 
Command       db_write done; 0.311 sec.
INFO-FLOW: Finish binding apply.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv.9 
Execute       schedule -model conv.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.159 sec.
INFO: [HLS 200-111]  Elapsed time: 2.042 seconds; current allocated memory: 1.479 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_9.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_9.sched.adb -f 
INFO-FLOW: Finish scheduling conv.9.
Execute       set_default_model conv.9 
Execute       bind -model conv.9 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv.9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.605 sec.
INFO: [HLS 200-111]  Elapsed time: 1.277 seconds; current allocated memory: 1.479 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_9.verbose.bind.rpt -verbose -f 
Command       report done; 0.593 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_9.bind.adb -f 
INFO-FLOW: Finish binding conv.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inter_layer_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model inter_layer.8 
Execute       schedule -model inter_layer.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.502 sec.
INFO: [HLS 200-111]  Elapsed time: 1.928 seconds; current allocated memory: 1.480 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_8.verbose.sched.rpt -verbose -f 
Command       report done; 0.17 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_8.sched.adb -f 
Command       db_write done; 0.152 sec.
INFO-FLOW: Finish scheduling inter_layer.8.
Execute       set_default_model inter_layer.8 
Execute       bind -model inter_layer.8 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=inter_layer.8
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.597 sec.
INFO: [HLS 200-111]  Elapsed time: 1.395 seconds; current allocated memory: 1.480 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_8.verbose.bind.rpt -verbose -f 
Command       report done; 0.679 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_8.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding inter_layer.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_input_fmem2buff_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_input_fmem2buff.4 
Execute       schedule -model copy_input_fmem2buff.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'zds2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.451 sec.
INFO: [HLS 200-111]  Elapsed time: 2.065 seconds; current allocated memory: 1.480 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_4.verbose.sched.rpt -verbose -f 
Command       report done; 0.249 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_4.sched.adb -f 
Command       db_write done; 0.183 sec.
INFO-FLOW: Finish scheduling copy_input_fmem2buff.4.
Execute       set_default_model copy_input_fmem2buff.4 
Execute       bind -model copy_input_fmem2buff.4 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_input_fmem2buff.4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.405 sec.
INFO: [HLS 200-111]  Elapsed time: 1.346 seconds; current allocated memory: 1.480 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_4.verbose.bind.rpt -verbose -f 
Command       report done; 0.221 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_4.bind.adb -f 
Command       db_write done; 0.195 sec.
INFO-FLOW: Finish binding copy_input_fmem2buff.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_weight_fmem2buf_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_weight_fmem2buf.2 
Execute       schedule -model copy_weight_fmem2buf.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.297 sec.
INFO: [HLS 200-111]  Elapsed time: 1.409 seconds; current allocated memory: 1.481 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_2.verbose.sched.rpt -verbose -f 
Command       report done; 0.305 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_2.sched.adb -f 
Command       db_write done; 0.287 sec.
INFO-FLOW: Finish scheduling copy_weight_fmem2buf.2.
Execute       set_default_model copy_weight_fmem2buf.2 
Execute       bind -model copy_weight_fmem2buf.2 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_weight_fmem2buf.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.425 sec.
INFO: [HLS 200-111]  Elapsed time: 1.533 seconds; current allocated memory: 1.481 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_2.verbose.bind.rpt -verbose -f 
Command       report done; 0.321 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_2.bind.adb -f 
Command       db_write done; 0.293 sec.
INFO-FLOW: Finish binding copy_weight_fmem2buf.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data343155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data343155 
Execute       schedule -model load_data343155 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.481 sec.
INFO: [HLS 200-111]  Elapsed time: 1.925 seconds; current allocated memory: 1.481 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data343155.verbose.sched.rpt -verbose -f 
Command       report done; 0.705 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data343155.sched.adb -f 
Command       db_write done; 0.642 sec.
INFO-FLOW: Finish scheduling load_data343155.
Execute       set_default_model load_data343155 
Execute       bind -model load_data343155 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=load_data343155
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.527 sec.
INFO: [HLS 200-111]  Elapsed time: 2.403 seconds; current allocated memory: 1.483 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data343155.verbose.bind.rpt -verbose -f 
Command       report done; 0.779 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data343155.bind.adb -f 
Command       db_write done; 0.718 sec.
INFO-FLOW: Finish binding load_data343155.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pro_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pro.6 
Execute       schedule -model compute_pro.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'cloop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.238 sec.
INFO: [HLS 200-111]  Elapsed time: 4.519 seconds; current allocated memory: 1.485 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_6.verbose.sched.rpt -verbose -f 
Command       report done; 2.107 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_6.sched.adb -f 
Command       db_write done; 2.089 sec.
INFO-FLOW: Finish scheduling compute_pro.6.
Execute       set_default_model compute_pro.6 
Execute       bind -model compute_pro.6 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute_pro.6
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_11' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_12' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_13' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_14' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_15' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.466 sec.
INFO: [HLS 200-111]  Elapsed time: 5.967 seconds; current allocated memory: 1.487 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_6.verbose.bind.rpt -verbose -f 
Command       report done; 2.87 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_6.bind.adb -f 
Command       db_write done; 2.386 sec.
INFO-FLOW: Finish binding compute_pro.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model output_result.6 
Execute       schedule -model output_result.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.886 sec.
INFO: [HLS 200-111]  Elapsed time: 6.911 seconds; current allocated memory: 1.488 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_6.verbose.sched.rpt -verbose -f 
Command       report done; 0.511 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_6.sched.adb -f 
Command       db_write done; 0.516 sec.
INFO-FLOW: Finish scheduling output_result.6.
Execute       set_default_model output_result.6 
Execute       bind -model output_result.6 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=output_result.6
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.453 sec.
INFO: [HLS 200-111]  Elapsed time: 1.926 seconds; current allocated memory: 1.489 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_6.verbose.bind.rpt -verbose -f 
Command       report done; 0.593 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_6.bind.adb -f 
Command       db_write done; 0.466 sec.
INFO-FLOW: Finish binding output_result.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apply.5 
Execute       schedule -model apply.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.283 sec.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 1.489 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_5.verbose.sched.rpt -verbose -f 
Command       report done; 0.505 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_5.sched.adb -f 
Command       db_write done; 0.561 sec.
INFO-FLOW: Finish scheduling apply.5.
Execute       set_default_model apply.5 
Execute       bind -model apply.5 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=apply.5
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.152 sec.
INFO: [HLS 200-111]  Elapsed time: 2.809 seconds; current allocated memory: 1.490 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_5.verbose.bind.rpt -verbose -f 
Command       report done; 1.293 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_5.bind.adb -f 
Command       db_write done; 0.511 sec.
INFO-FLOW: Finish binding apply.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv.4 
Execute       schedule -model conv.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 2.777 seconds; current allocated memory: 1.491 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_4.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_4.sched.adb -f 
INFO-FLOW: Finish scheduling conv.4.
Execute       set_default_model conv.4 
Execute       bind -model conv.4 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv.4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.555 sec.
INFO: [HLS 200-111]  Elapsed time: 1.155 seconds; current allocated memory: 1.491 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_4.verbose.bind.rpt -verbose -f 
Command       report done; 0.863 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_4.bind.adb -f 
INFO-FLOW: Finish binding conv.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inter_layer265' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model inter_layer265 
Execute       schedule -model inter_layer265 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.481 sec.
INFO: [HLS 200-111]  Elapsed time: 2.207 seconds; current allocated memory: 1.491 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer265.verbose.sched.rpt -verbose -f 
Command       report done; 0.156 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer265.sched.adb -f 
Command       db_write done; 0.155 sec.
INFO-FLOW: Finish scheduling inter_layer265.
Execute       set_default_model inter_layer265 
Execute       bind -model inter_layer265 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=inter_layer265
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.706 sec.
INFO: [HLS 200-111]  Elapsed time: 1.581 seconds; current allocated memory: 1.491 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer265.verbose.bind.rpt -verbose -f 
Command       report done; 0.846 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer265.bind.adb -f 
Command       db_write done; 0.215 sec.
INFO-FLOW: Finish binding inter_layer265.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_input_fmem2buff_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_input_fmem2buff.9 
Execute       schedule -model copy_input_fmem2buff.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'zds2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'zds1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.595 sec.
INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 1.492 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_9.verbose.sched.rpt -verbose -f 
Command       report done; 0.306 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_9.sched.adb -f 
Command       db_write done; 0.229 sec.
INFO-FLOW: Finish scheduling copy_input_fmem2buff.9.
Execute       set_default_model copy_input_fmem2buff.9 
Execute       bind -model copy_input_fmem2buff.9 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_input_fmem2buff.9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.584 sec.
INFO: [HLS 200-111]  Elapsed time: 1.688 seconds; current allocated memory: 1.492 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_9.verbose.bind.rpt -verbose -f 
Command       report done; 0.269 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_9.bind.adb -f 
Command       db_write done; 0.258 sec.
INFO-FLOW: Finish binding copy_input_fmem2buff.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_weight_fmem2buf_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_weight_fmem2buf.7 
Execute       schedule -model copy_weight_fmem2buf.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 1.697 seconds; current allocated memory: 1.492 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_7.verbose.sched.rpt -verbose -f 
Command       report done; 0.238 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_7.sched.adb -f 
Command       db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling copy_weight_fmem2buf.7.
Execute       set_default_model copy_weight_fmem2buf.7 
Execute       bind -model copy_weight_fmem2buf.7 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_weight_fmem2buf.7
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.415 sec.
INFO: [HLS 200-111]  Elapsed time: 1.411 seconds; current allocated memory: 1.492 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_7.verbose.bind.rpt -verbose -f 
Command       report done; 0.26 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_7.bind.adb -f 
Command       db_write done; 0.21 sec.
INFO-FLOW: Finish binding copy_weight_fmem2buf.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_beta_fmem2buffe_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_beta_fmem2buffe.3 
Execute       schedule -model copy_beta_fmem2buffe.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.506 sec.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 1.493 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_3.verbose.sched.rpt -verbose -f 
Command       report done; 0.129 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_3.sched.adb -f 
Command       db_write done; 0.109 sec.
INFO-FLOW: Finish scheduling copy_beta_fmem2buffe.3.
Execute       set_default_model copy_beta_fmem2buffe.3 
Execute       bind -model copy_beta_fmem2buffe.3 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_beta_fmem2buffe.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.436 sec.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 1.493 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_3.verbose.bind.rpt -verbose -f 
Command       report done; 0.134 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_3.bind.adb -f 
Command       db_write done; 0.109 sec.
INFO-FLOW: Finish binding copy_beta_fmem2buffe.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data_1158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data.1158 
Execute       schedule -model load_data.1158 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.507 sec.
INFO: [HLS 200-111]  Elapsed time: 1.478 seconds; current allocated memory: 1.493 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_1158.verbose.sched.rpt -verbose -f 
Command       report done; 0.405 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_1158.sched.adb -f 
Command       db_write done; 0.371 sec.
INFO-FLOW: Finish scheduling load_data.1158.
Execute       set_default_model load_data.1158 
Execute       bind -model load_data.1158 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=load_data.1158
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.581 sec.
INFO: [HLS 200-111]  Elapsed time: 1.903 seconds; current allocated memory: 1.494 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_1158.verbose.bind.rpt -verbose -f 
Command       report done; 0.484 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_1158.bind.adb -f 
Command       db_write done; 0.359 sec.
INFO-FLOW: Finish binding load_data.1158.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pro_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pro.9 
Execute       schedule -model compute_pro.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'nloop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'rloop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'cloop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'rloop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.088 sec.
INFO: [HLS 200-111]  Elapsed time: 5.763 seconds; current allocated memory: 1.495 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_9.verbose.sched.rpt -verbose -f 
Command       report done; 1.444 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_9.sched.adb -f 
Command       db_write done; 1.3 sec.
INFO-FLOW: Finish scheduling compute_pro.9.
Execute       set_default_model compute_pro.9 
Execute       bind -model compute_pro.9 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute_pro.9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'beta_regs' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.601 sec.
INFO: [HLS 200-111]  Elapsed time: 3.725 seconds; current allocated memory: 1.497 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_9.verbose.bind.rpt -verbose -f 
Command       report done; 1.366 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_9.bind.adb -f 
Command       db_write done; 1.308 sec.
INFO-FLOW: Finish binding compute_pro.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model output_result.9 
Execute       schedule -model output_result.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.821 sec.
INFO: [HLS 200-111]  Elapsed time: 4.358 seconds; current allocated memory: 1.497 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_9.verbose.sched.rpt -verbose -f 
Command       report done; 0.371 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_9.sched.adb -f 
Command       db_write done; 0.292 sec.
INFO-FLOW: Finish scheduling output_result.9.
Execute       set_default_model output_result.9 
Execute       bind -model output_result.9 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=output_result.9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.443 sec.
INFO: [HLS 200-111]  Elapsed time: 1.671 seconds; current allocated memory: 1.497 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_9.verbose.bind.rpt -verbose -f 
Command       report done; 0.393 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_9.bind.adb -f 
Command       db_write done; 0.307 sec.
INFO-FLOW: Finish binding output_result.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apply.8 
Execute       schedule -model apply.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.231 sec.
INFO: [HLS 200-111]  Elapsed time: 1.732 seconds; current allocated memory: 1.497 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_8.verbose.sched.rpt -verbose -f 
Command       report done; 0.239 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_8.sched.adb -f 
Command       db_write done; 0.255 sec.
INFO-FLOW: Finish scheduling apply.8.
Execute       set_default_model apply.8 
Execute       bind -model apply.8 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=apply.8
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.921 sec.
INFO: [HLS 200-111]  Elapsed time: 1.945 seconds; current allocated memory: 1.498 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_8.verbose.bind.rpt -verbose -f 
Command       report done; 0.625 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_8.bind.adb -f 
Command       db_write done; 0.282 sec.
INFO-FLOW: Finish binding apply.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv.7 
Execute       schedule -model conv.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.144 sec.
INFO: [HLS 200-111]  Elapsed time: 1.785 seconds; current allocated memory: 1.498 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_7.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_7.sched.adb -f 
INFO-FLOW: Finish scheduling conv.7.
Execute       set_default_model conv.7 
Execute       bind -model conv.7 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv.7
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.574 sec.
INFO: [HLS 200-111]  Elapsed time: 1.222 seconds; current allocated memory: 1.498 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_7.verbose.bind.rpt -verbose -f 
Command       report done; 0.429 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_7.bind.adb -f 
INFO-FLOW: Finish binding conv.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inter_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model inter_layer.6 
Execute       schedule -model inter_layer.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.466 sec.
INFO: [HLS 200-111]  Elapsed time: 1.765 seconds; current allocated memory: 1.498 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_6.verbose.sched.rpt -verbose -f 
Command       report done; 0.168 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_6.sched.adb -f 
Command       db_write done; 0.119 sec.
INFO-FLOW: Finish scheduling inter_layer.6.
Execute       set_default_model inter_layer.6 
Execute       bind -model inter_layer.6 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=inter_layer.6
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.546 sec.
INFO: [HLS 200-111]  Elapsed time: 1.218 seconds; current allocated memory: 1.499 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_6.verbose.bind.rpt -verbose -f 
Command       report done; 0.485 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_6.bind.adb -f 
Command       db_write done; 0.158 sec.
INFO-FLOW: Finish binding inter_layer.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data348161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data348161 
Execute       schedule -model load_data348161 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.648 sec.
INFO: [HLS 200-111]  Elapsed time: 2.118 seconds; current allocated memory: 1.499 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data348161.verbose.sched.rpt -verbose -f 
Command       report done; 0.719 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data348161.sched.adb -f 
Command       db_write done; 0.63 sec.
INFO-FLOW: Finish scheduling load_data348161.
Execute       set_default_model load_data348161 
Execute       bind -model load_data348161 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=load_data348161
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.516 sec.
INFO: [HLS 200-111]  Elapsed time: 2.518 seconds; current allocated memory: 1.501 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data348161.verbose.bind.rpt -verbose -f 
Command       report done; 0.751 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data348161.bind.adb -f 
Command       db_write done; 0.705 sec.
INFO-FLOW: Finish binding load_data348161.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pro_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pro.3 
Execute       schedule -model compute_pro.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'cloop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.322 sec.
INFO: [HLS 200-111]  Elapsed time: 4.542 seconds; current allocated memory: 1.502 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_3.verbose.sched.rpt -verbose -f 
Command       report done; 2.585 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_3.sched.adb -f 
Command       db_write done; 2.201 sec.
INFO-FLOW: Finish scheduling compute_pro.3.
Execute       set_default_model compute_pro.3 
Execute       bind -model compute_pro.3 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute_pro.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_11' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_12' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_13' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_14' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp_15' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.522 sec.
INFO: [HLS 200-111]  Elapsed time: 6.675 seconds; current allocated memory: 1.505 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_3.verbose.bind.rpt -verbose -f 
Command       report done; 2.876 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_3.bind.adb -f 
Command       db_write done; 2.452 sec.
INFO-FLOW: Finish binding compute_pro.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model output_result.3 
Execute       schedule -model output_result.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.838 sec.
INFO: [HLS 200-111]  Elapsed time: 7.057 seconds; current allocated memory: 1.506 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_3.verbose.sched.rpt -verbose -f 
Command       report done; 0.595 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_3.sched.adb -f 
Command       db_write done; 0.545 sec.
INFO-FLOW: Finish scheduling output_result.3.
Execute       set_default_model output_result.3 
Execute       bind -model output_result.3 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=output_result.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.477 sec.
INFO: [HLS 200-111]  Elapsed time: 1.989 seconds; current allocated memory: 1.506 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_3.verbose.bind.rpt -verbose -f 
Command       report done; 0.559 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_3.bind.adb -f 
Command       db_write done; 0.482 sec.
INFO-FLOW: Finish binding output_result.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apply.2 
Execute       schedule -model apply.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.272 sec.
INFO: [HLS 200-111]  Elapsed time: 2.178 seconds; current allocated memory: 1.507 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_2.verbose.sched.rpt -verbose -f 
Command       report done; 0.568 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_2.sched.adb -f 
Command       db_write done; 0.528 sec.
INFO-FLOW: Finish scheduling apply.2.
Execute       set_default_model apply.2 
Execute       bind -model apply.2 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=apply.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.42 sec.
INFO: [HLS 200-111]  Elapsed time: 3.078 seconds; current allocated memory: 1.508 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_2.verbose.bind.rpt -verbose -f 
Command       report done; 1.273 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_2.bind.adb -f 
Command       db_write done; 0.473 sec.
INFO-FLOW: Finish binding apply.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv.1 
Execute       schedule -model conv.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.178 sec.
INFO: [HLS 200-111]  Elapsed time: 2.738 seconds; current allocated memory: 1.508 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv.1.
Execute       set_default_model conv.1 
Execute       bind -model conv.1 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.718 sec.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 1.508 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.825 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_1.bind.adb -f 
INFO-FLOW: Finish binding conv.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inter_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model inter_layer.1 
Execute       schedule -model inter_layer.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.568 sec.
INFO: [HLS 200-111]  Elapsed time: 2.35 seconds; current allocated memory: 1.509 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_1.verbose.sched.rpt -verbose -f 
Command       report done; 0.253 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_1.sched.adb -f 
Command       db_write done; 0.136 sec.
INFO-FLOW: Finish scheduling inter_layer.1.
Execute       set_default_model inter_layer.1 
Execute       bind -model inter_layer.1 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=inter_layer.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.711 sec.
INFO: [HLS 200-111]  Elapsed time: 1.677 seconds; current allocated memory: 1.509 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.725 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_1.bind.adb -f 
Command       db_write done; 0.158 sec.
INFO-FLOW: Finish binding inter_layer.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data_2164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data.2164 
Execute       schedule -model load_data.2164 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.399 sec.
INFO: [HLS 200-111]  Elapsed time: 2.161 seconds; current allocated memory: 1.509 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_2164.verbose.sched.rpt -verbose -f 
Command       report done; 0.354 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_2164.sched.adb -f 
Command       db_write done; 0.359 sec.
INFO-FLOW: Finish scheduling load_data.2164.
Execute       set_default_model load_data.2164 
Execute       bind -model load_data.2164 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=load_data.2164
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.645 sec.
INFO: [HLS 200-111]  Elapsed time: 1.988 seconds; current allocated memory: 1.510 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_2164.verbose.bind.rpt -verbose -f 
Command       report done; 0.459 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_2164.bind.adb -f 
Command       db_write done; 0.402 sec.
INFO-FLOW: Finish binding load_data.2164.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pro_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pro.12 
Execute       schedule -model compute_pro.12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'nloop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'rloop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'cloop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-61] Pipelining loop 'rloop.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.075 sec.
INFO: [HLS 200-111]  Elapsed time: 5.854 seconds; current allocated memory: 1.511 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_12.verbose.sched.rpt -verbose -f 
Command       report done; 1.422 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_12.sched.adb -f 
Command       db_write done; 1.283 sec.
INFO-FLOW: Finish scheduling compute_pro.12.
Execute       set_default_model compute_pro.12 
Execute       bind -model compute_pro.12 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute_pro.12
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'beta_regs' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.614 sec.
INFO: [HLS 200-111]  Elapsed time: 3.769 seconds; current allocated memory: 1.513 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_12.verbose.bind.rpt -verbose -f 
Command       report done; 1.358 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_12.bind.adb -f 
Command       db_write done; 1.302 sec.
INFO-FLOW: Finish binding compute_pro.12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model output_result.12 
Execute       schedule -model output_result.12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.765 sec.
INFO: [HLS 200-111]  Elapsed time: 4.26 seconds; current allocated memory: 1.513 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_12.verbose.sched.rpt -verbose -f 
Command       report done; 0.366 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_12.sched.adb -f 
Command       db_write done; 0.29 sec.
INFO-FLOW: Finish scheduling output_result.12.
Execute       set_default_model output_result.12 
Execute       bind -model output_result.12 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=output_result.12
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 1.631 seconds; current allocated memory: 1.514 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_12.verbose.bind.rpt -verbose -f 
Command       report done; 0.342 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_12.bind.adb -f 
Command       db_write done; 0.287 sec.
INFO-FLOW: Finish binding output_result.12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apply.11 
Execute       schedule -model apply.11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 1.672 seconds; current allocated memory: 1.514 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_11.verbose.sched.rpt -verbose -f 
Command       report done; 0.233 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_11.sched.adb -f 
Command       db_write done; 0.252 sec.
INFO-FLOW: Finish scheduling apply.11.
Execute       set_default_model apply.11 
Execute       bind -model apply.11 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=apply.11
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.84 sec.
INFO: [HLS 200-111]  Elapsed time: 1.962 seconds; current allocated memory: 1.514 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_11.verbose.bind.rpt -verbose -f 
Command       report done; 0.574 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_11.bind.adb -f 
Command       db_write done; 0.341 sec.
INFO-FLOW: Finish binding apply.11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv.10 
Execute       schedule -model conv.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.208 sec.
INFO: [HLS 200-111]  Elapsed time: 1.932 seconds; current allocated memory: 1.514 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_10.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_10.sched.adb -f 
INFO-FLOW: Finish scheduling conv.10.
Execute       set_default_model conv.10 
Execute       bind -model conv.10 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv.10
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.602 sec.
INFO: [HLS 200-111]  Elapsed time: 1.247 seconds; current allocated memory: 1.515 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_10.verbose.bind.rpt -verbose -f 
Command       report done; 0.477 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_10.bind.adb -f 
INFO-FLOW: Finish binding conv.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inter_layer_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model inter_layer.9 
Execute       schedule -model inter_layer.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.501 sec.
INFO: [HLS 200-111]  Elapsed time: 1.941 seconds; current allocated memory: 1.515 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_9.verbose.sched.rpt -verbose -f 
Command       report done; 0.169 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_9.sched.adb -f 
Command       db_write done; 0.144 sec.
INFO-FLOW: Finish scheduling inter_layer.9.
Execute       set_default_model inter_layer.9 
Execute       bind -model inter_layer.9 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=inter_layer.9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.597 sec.
INFO: [HLS 200-111]  Elapsed time: 1.466 seconds; current allocated memory: 1.515 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_9.verbose.bind.rpt -verbose -f 
Command       report done; 0.534 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_9.bind.adb -f 
Command       db_write done; 0.159 sec.
INFO-FLOW: Finish binding inter_layer.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inter_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model inter_layer.3 
Execute       schedule -model inter_layer.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.572 sec.
INFO: [HLS 200-111]  Elapsed time: 2.107 seconds; current allocated memory: 1.515 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_3.verbose.sched.rpt -verbose -f 
Command       report done; 0.161 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_3.sched.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling inter_layer.3.
Execute       set_default_model inter_layer.3 
Execute       bind -model inter_layer.3 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=inter_layer.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.699 sec.
INFO: [HLS 200-111]  Elapsed time: 1.661 seconds; current allocated memory: 1.516 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_3.verbose.bind.rpt -verbose -f 
Command       report done; 0.883 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_3.bind.adb -f 
Command       db_write done; 0.133 sec.
INFO-FLOW: Finish binding inter_layer.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data353167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data353167 
Execute       schedule -model load_data353167 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.747 sec.
INFO: [HLS 200-111]  Elapsed time: 2.507 seconds; current allocated memory: 1.516 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data353167.verbose.sched.rpt -verbose -f 
Command       report done; 0.484 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data353167.sched.adb -f 
Command       db_write done; 0.479 sec.
INFO-FLOW: Finish scheduling load_data353167.
Execute       set_default_model load_data353167 
Execute       bind -model load_data353167 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=load_data353167
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.508 sec.
INFO: [HLS 200-111]  Elapsed time: 2.103 seconds; current allocated memory: 1.517 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data353167.verbose.bind.rpt -verbose -f 
Command       report done; 0.538 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data353167.bind.adb -f 
Command       db_write done; 0.415 sec.
INFO-FLOW: Finish binding load_data353167.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pro 
Execute       schedule -model compute_pro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.778 sec.
INFO: [HLS 200-111]  Elapsed time: 2.639 seconds; current allocated memory: 1.517 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro.verbose.sched.rpt -verbose -f 
Command       report done; 0.531 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro.sched.adb -f 
Command       db_write done; 0.423 sec.
INFO-FLOW: Finish scheduling compute_pro.
Execute       set_default_model compute_pro 
Execute       bind -model compute_pro 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute_pro
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.608 sec.
INFO: [HLS 200-111]  Elapsed time: 2.009 seconds; current allocated memory: 1.518 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro.verbose.bind.rpt -verbose -f 
Command       report done; 0.643 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro.bind.adb -f 
Command       db_write done; 0.411 sec.
INFO-FLOW: Finish binding compute_pro.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model output_result 
Execute       schedule -model output_result 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (4.04875ns) exceeds the target (target clock period: 4.2ns, clock uncertainty: 0.525ns, effective delay budget: 3.675ns).
WARNING: [SCHED 204-21] The critical path in module 'output_result' consists of the following:
	'icmp' operation ('tmp_7_i_i_i', mobile_net_hls_v1/conv.hpp:1175->mobile_net_hls_v1/conv.hpp:1304) [54]  (0.991 ns)
	'select' operation ('cLoops', mobile_net_hls_v1/conv.hpp:1175->mobile_net_hls_v1/conv.hpp:1304) [55]  (0.449 ns)
	'add' operation ('tmp_10_i_i_i', mobile_net_hls_v1/conv.hpp:1138->mobile_net_hls_v1/conv.hpp:1177->mobile_net_hls_v1/conv.hpp:1304) [61]  (1.02 ns)
	'icmp' operation ('icmp7', mobile_net_hls_v1/conv.hpp:1138->mobile_net_hls_v1/conv.hpp:1177->mobile_net_hls_v1/conv.hpp:1304) [63]  (1.02 ns)
	blocking operation 0.574 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.962 sec.
INFO: [HLS 200-111]  Elapsed time: 2.629 seconds; current allocated memory: 1.518 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result.verbose.sched.rpt -verbose -f 
Command       report done; 0.207 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result.sched.adb -f 
Command       db_write done; 0.224 sec.
INFO-FLOW: Finish scheduling output_result.
Execute       set_default_model output_result 
Execute       bind -model output_result 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=output_result
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.485 sec.
INFO: [HLS 200-111]  Elapsed time: 1.424 seconds; current allocated memory: 1.518 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result.verbose.bind.rpt -verbose -f 
Command       report done; 0.267 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result.bind.adb -f 
Command       db_write done; 0.233 sec.
INFO-FLOW: Finish binding output_result.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apply 
Execute       schedule -model apply 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.215 sec.
INFO: [HLS 200-111]  Elapsed time: 1.542 seconds; current allocated memory: 1.518 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply.verbose.sched.rpt -verbose -f 
Command       report done; 0.141 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply.sched.adb -f 
Command       db_write done; 0.162 sec.
INFO-FLOW: Finish scheduling apply.
Execute       set_default_model apply 
Execute       bind -model apply 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=apply
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.713 sec.
INFO: [HLS 200-111]  Elapsed time: 1.611 seconds; current allocated memory: 1.519 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply.verbose.bind.rpt -verbose -f 
Command       report done; 0.453 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply.bind.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish binding apply.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool 
Execute       schedule -model pool 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.175 sec.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 1.519 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/pool.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/pool.sched.adb -f 
INFO-FLOW: Finish scheduling pool.
Execute       set_default_model pool 
Execute       bind -model pool 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=pool
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.548 sec.
INFO: [HLS 200-111]  Elapsed time: 1.208 seconds; current allocated memory: 1.519 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/pool.verbose.bind.rpt -verbose -f 
Command       report done; 0.327 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/pool.bind.adb -f 
INFO-FLOW: Finish binding pool.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'penult_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model penult_layer 
Execute       schedule -model penult_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.364 sec.
INFO: [HLS 200-111]  Elapsed time: 1.573 seconds; current allocated memory: 1.519 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/penult_layer.verbose.sched.rpt -verbose -f 
Command       report done; 0.133 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/penult_layer.sched.adb -f 
Command       db_write done; 0.135 sec.
INFO-FLOW: Finish scheduling penult_layer.
Execute       set_default_model penult_layer 
Execute       bind -model penult_layer 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=penult_layer
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.578 sec.
INFO: [HLS 200-111]  Elapsed time: 1.353 seconds; current allocated memory: 1.519 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/penult_layer.verbose.bind.rpt -verbose -f 
Command       report done; 0.356 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/penult_layer.bind.adb -f 
Command       db_write done; 0.138 sec.
INFO-FLOW: Finish binding penult_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_input_fmem2buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_input_fmem2buff 
Execute       schedule -model copy_input_fmem2buff 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.485 sec.
INFO: [HLS 200-111]  Elapsed time: 1.802 seconds; current allocated memory: 1.519 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff.verbose.sched.rpt -verbose -f 
Command       report done; 0.129 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff.sched.adb -f 
Command       db_write done; 0.124 sec.
INFO-FLOW: Finish scheduling copy_input_fmem2buff.
Execute       set_default_model copy_input_fmem2buff 
Execute       bind -model copy_input_fmem2buff 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_input_fmem2buff
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.496 sec.
INFO: [HLS 200-111]  Elapsed time: 1.317 seconds; current allocated memory: 1.520 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff.verbose.bind.rpt -verbose -f 
Command       report done; 0.153 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff.bind.adb -f 
Command       db_write done; 0.124 sec.
INFO-FLOW: Finish binding copy_input_fmem2buff.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_weight_fmem2buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_weight_fmem2buf 
Execute       schedule -model copy_weight_fmem2buf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.359 sec.
INFO: [HLS 200-111]  Elapsed time: 1.447 seconds; current allocated memory: 1.520 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf.verbose.sched.rpt -verbose -f 
Command       report done; 0.175 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf.sched.adb -f 
Command       db_write done; 0.123 sec.
INFO-FLOW: Finish scheduling copy_weight_fmem2buf.
Execute       set_default_model copy_weight_fmem2buf 
Execute       bind -model copy_weight_fmem2buf 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_weight_fmem2buf
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.505 sec.
INFO: [HLS 200-111]  Elapsed time: 1.464 seconds; current allocated memory: 1.520 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf.verbose.bind.rpt -verbose -f 
Command       report done; 0.156 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf.bind.adb -f 
Command       db_write done; 0.106 sec.
INFO-FLOW: Finish binding copy_weight_fmem2buf.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_beta_fmem2buffe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_beta_fmem2buffe 
Execute       schedule -model copy_beta_fmem2buffe 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.487 sec.
INFO: [HLS 200-111]  Elapsed time: 1.645 seconds; current allocated memory: 1.520 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe.verbose.sched.rpt -verbose -f 
Command       report done; 0.143 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe.sched.adb -f 
Command       db_write done; 0.105 sec.
INFO-FLOW: Finish scheduling copy_beta_fmem2buffe.
Execute       set_default_model copy_beta_fmem2buffe 
Execute       bind -model copy_beta_fmem2buffe 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_beta_fmem2buffe
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.503 sec.
INFO: [HLS 200-111]  Elapsed time: 1.345 seconds; current allocated memory: 1.520 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe.verbose.bind.rpt -verbose -f 
Command       report done; 0.132 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe.bind.adb -f 
Command       db_write done; 0.118 sec.
INFO-FLOW: Finish binding copy_beta_fmem2buffe.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_data356170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_data356170 
Execute       schedule -model load_data356170 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.527 sec.
INFO: [HLS 200-111]  Elapsed time: 1.742 seconds; current allocated memory: 1.520 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data356170.verbose.sched.rpt -verbose -f 
Command       report done; 0.379 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data356170.sched.adb -f 
Command       db_write done; 0.363 sec.
INFO-FLOW: Finish scheduling load_data356170.
Execute       set_default_model load_data356170 
Execute       bind -model load_data356170 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=load_data356170
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.559 sec.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 1.521 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data356170.verbose.bind.rpt -verbose -f 
Command       report done; 0.45 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data356170.bind.adb -f 
Command       db_write done; 0.315 sec.
INFO-FLOW: Finish binding load_data356170.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pro.1 
Execute       schedule -model compute_pro.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.583 sec.
INFO: [HLS 200-111]  Elapsed time: 2.141 seconds; current allocated memory: 1.521 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_1.verbose.sched.rpt -verbose -f 
Command       report done; 0.363 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_1.sched.adb -f 
Command       db_write done; 0.334 sec.
INFO-FLOW: Finish scheduling compute_pro.1.
Execute       set_default_model compute_pro.1 
Execute       bind -model compute_pro.1 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute_pro.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'input_regs' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output_temp' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.608 sec.
INFO: [HLS 200-111]  Elapsed time: 1.649 seconds; current allocated memory: 1.522 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.297 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_1.bind.adb -f 
Command       db_write done; 0.319 sec.
INFO-FLOW: Finish binding compute_pro.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model output_result.1 
Execute       schedule -model output_result.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.581 sec.
INFO: [HLS 200-111]  Elapsed time: 1.925 seconds; current allocated memory: 1.522 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_1.verbose.sched.rpt -verbose -f 
Command       report done; 0.227 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_1.sched.adb -f 
Command       db_write done; 0.169 sec.
INFO-FLOW: Finish scheduling output_result.1.
Execute       set_default_model output_result.1 
Execute       bind -model output_result.1 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=output_result.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.516 sec.
INFO: [HLS 200-111]  Elapsed time: 1.554 seconds; current allocated memory: 1.522 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_1.verbose.bind.rpt -verbose -f 
Command       report done; 0.232 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_1.bind.adb -f 
Command       db_write done; 0.201 sec.
INFO-FLOW: Finish binding output_result.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_512_4_32_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apply<512, 4, 32, 4> 
Execute       schedule -model apply<512, 4, 32, 4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.234 sec.
INFO: [HLS 200-111]  Elapsed time: 1.632 seconds; current allocated memory: 1.522 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_512_4_32_4_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.157 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_512_4_32_4_s.sched.adb -f 
Command       db_write done; 0.131 sec.
INFO-FLOW: Finish scheduling apply<512, 4, 32, 4>.
Execute       set_default_model apply<512, 4, 32, 4> 
Execute       bind -model apply<512, 4, 32, 4> 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=apply<512, 4, 32, 4>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.603 sec.
INFO: [HLS 200-111]  Elapsed time: 1.536 seconds; current allocated memory: 1.523 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_512_4_32_4_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.325 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_512_4_32_4_s.bind.adb -f 
Command       db_write done; 0.194 sec.
INFO-FLOW: Finish binding apply<512, 4, 32, 4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fc 
Execute       schedule -model fc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.222 sec.
INFO: [HLS 200-111]  Elapsed time: 1.666 seconds; current allocated memory: 1.523 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/fc.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/fc.sched.adb -f 
INFO-FLOW: Finish scheduling fc.
Execute       set_default_model fc 
Execute       bind -model fc 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=fc
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.526 sec.
INFO: [HLS 200-111]  Elapsed time: 1.245 seconds; current allocated memory: 1.523 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/fc.verbose.bind.rpt -verbose -f 
Command       report done; 0.234 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/fc.bind.adb -f 
INFO-FLOW: Finish binding fc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model last_layer 
Execute       schedule -model last_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.47 sec.
INFO: [HLS 200-111]  Elapsed time: 1.647 seconds; current allocated memory: 1.523 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/last_layer.verbose.sched.rpt -verbose -f 
Command       report done; 0.135 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/last_layer.sched.adb -f 
Command       db_write done; 0.142 sec.
INFO-FLOW: Finish scheduling last_layer.
Execute       set_default_model last_layer 
Execute       bind -model last_layer 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=last_layer
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.59 sec.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 1.523 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/last_layer.verbose.bind.rpt -verbose -f 
Command       report done; 0.345 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/last_layer.bind.adb -f 
Command       db_write done; 0.163 sec.
INFO-FLOW: Finish binding last_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'moblie_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model moblie_net 
Execute       schedule -model moblie_net 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.408 sec.
INFO: [HLS 200-111]  Elapsed time: 1.858 seconds; current allocated memory: 1.524 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.verbose.sched.rpt -verbose -f 
Command       report done; 1.03 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.sched.adb -f 
Command       db_write done; 1.118 sec.
INFO-FLOW: Finish scheduling moblie_net.
Execute       set_default_model moblie_net 
Execute       bind -model moblie_net 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=moblie_net
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 33.799 sec.
INFO: [HLS 200-111]  Elapsed time: 36.592 seconds; current allocated memory: 1.533 GB.
Execute       report -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.verbose.bind.rpt -verbose -f 
Command       report done; 11.248 sec.
Execute       db_write -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.bind.adb -f 
Command       db_write done; 1.009 sec.
INFO-FLOW: Finish binding moblie_net.
Execute       get_model_list moblie_net -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess copy_input_fmem2buff.2 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.3 
Execute       rtl_gen_preprocess copy_beta_fmem2buffe.1 
Execute       rtl_gen_preprocess load_data131 
Execute       rtl_gen_preprocess mac<3, 9> 
Execute       rtl_gen_preprocess compute_pro.5 
Execute       rtl_gen_preprocess output_result.5 
Execute       rtl_gen_preprocess apply.4 
Execute       rtl_gen_preprocess conv.3 
Execute       rtl_gen_preprocess first_layer173 
Execute       rtl_gen_preprocess copy_input_fmem2buff.8 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.8 
Execute       rtl_gen_preprocess copy_beta_fmem2buffe.4 
Execute       rtl_gen_preprocess load_data322134 
Execute       rtl_gen_preprocess mac<3, 9>.1 
Execute       rtl_gen_preprocess compute_pro.10 
Execute       rtl_gen_preprocess output_result.10 
Execute       rtl_gen_preprocess apply.9 
Execute       rtl_gen_preprocess conv.8 
Execute       rtl_gen_preprocess inter_layer.7 
Execute       rtl_gen_preprocess copy_input_fmem2buff.5 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.1 
Execute       rtl_gen_preprocess load_data325137 
Execute       rtl_gen_preprocess mac<1, 1> 
Execute       rtl_gen_preprocess compute_pro.4 
Execute       rtl_gen_preprocess output_result.4 
Execute       rtl_gen_preprocess apply.3 
Execute       rtl_gen_preprocess conv.2 
Execute       rtl_gen_preprocess inter_layer.2 
Execute       rtl_gen_preprocess copy_input_fmem2buff.10 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.6 
Execute       rtl_gen_preprocess copy_beta_fmem2buffe.2 
Execute       rtl_gen_preprocess load_data328140 
Execute       rtl_gen_preprocess compute_pro.8 
Execute       rtl_gen_preprocess output_result.8 
Execute       rtl_gen_preprocess apply.7 
Execute       rtl_gen_preprocess conv.6 
Execute       rtl_gen_preprocess inter_layer.5 
Execute       rtl_gen_preprocess copy_input_fmem2buff.1 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.5 
Execute       rtl_gen_preprocess load_data331143 
Execute       rtl_gen_preprocess compute_pro.2 
Execute       rtl_gen_preprocess output_result.2 
Execute       rtl_gen_preprocess apply.1 
Execute       rtl_gen_preprocess conv 
Execute       rtl_gen_preprocess inter_layer 
Execute       rtl_gen_preprocess copy_input_fmem2buff.6 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.10 
Execute       rtl_gen_preprocess copy_beta_fmem2buffe.6 
Execute       rtl_gen_preprocess load_data334146 
Execute       rtl_gen_preprocess compute_pro.13 
Execute       rtl_gen_preprocess output_result.13 
Execute       rtl_gen_preprocess apply.12 
Execute       rtl_gen_preprocess conv.11 
Execute       rtl_gen_preprocess inter_layer.10 
Execute       rtl_gen_preprocess copy_input_fmem2buff.3 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.4 
Execute       rtl_gen_preprocess load_data337149 
Execute       rtl_gen_preprocess compute_pro.7 
Execute       rtl_gen_preprocess output_result.7 
Execute       rtl_gen_preprocess apply.6 
Execute       rtl_gen_preprocess conv.5 
Execute       rtl_gen_preprocess inter_layer.4 
Execute       rtl_gen_preprocess copy_input_fmem2buff.7 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.9 
Execute       rtl_gen_preprocess copy_beta_fmem2buffe.5 
Execute       rtl_gen_preprocess load_data340152 
Execute       rtl_gen_preprocess compute_pro.11 
Execute       rtl_gen_preprocess output_result.11 
Execute       rtl_gen_preprocess apply.10 
Execute       rtl_gen_preprocess conv.9 
Execute       rtl_gen_preprocess inter_layer.8 
Execute       rtl_gen_preprocess copy_input_fmem2buff.4 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.2 
Execute       rtl_gen_preprocess load_data343155 
Execute       rtl_gen_preprocess compute_pro.6 
Execute       rtl_gen_preprocess output_result.6 
Execute       rtl_gen_preprocess apply.5 
Execute       rtl_gen_preprocess conv.4 
Execute       rtl_gen_preprocess inter_layer265 
Execute       rtl_gen_preprocess copy_input_fmem2buff.9 
Execute       rtl_gen_preprocess copy_weight_fmem2buf.7 
Execute       rtl_gen_preprocess copy_beta_fmem2buffe.3 
Execute       rtl_gen_preprocess load_data.1158 
Execute       rtl_gen_preprocess compute_pro.9 
Execute       rtl_gen_preprocess output_result.9 
Execute       rtl_gen_preprocess apply.8 
Execute       rtl_gen_preprocess conv.7 
Execute       rtl_gen_preprocess inter_layer.6 
Execute       rtl_gen_preprocess load_data348161 
Execute       rtl_gen_preprocess compute_pro.3 
Execute       rtl_gen_preprocess output_result.3 
Execute       rtl_gen_preprocess apply.2 
Execute       rtl_gen_preprocess conv.1 
Execute       rtl_gen_preprocess inter_layer.1 
Execute       rtl_gen_preprocess load_data.2164 
Execute       rtl_gen_preprocess compute_pro.12 
Execute       rtl_gen_preprocess output_result.12 
Execute       rtl_gen_preprocess apply.11 
Execute       rtl_gen_preprocess conv.10 
Execute       rtl_gen_preprocess inter_layer.9 
Execute       rtl_gen_preprocess inter_layer.3 
Execute       rtl_gen_preprocess load_data353167 
Execute       rtl_gen_preprocess compute_pro 
Execute       rtl_gen_preprocess output_result 
Execute       rtl_gen_preprocess apply 
Execute       rtl_gen_preprocess pool 
Execute       rtl_gen_preprocess penult_layer 
Execute       rtl_gen_preprocess copy_input_fmem2buff 
Execute       rtl_gen_preprocess copy_weight_fmem2buf 
Execute       rtl_gen_preprocess copy_beta_fmem2buffe 
Execute       rtl_gen_preprocess load_data356170 
Execute       rtl_gen_preprocess compute_pro.1 
Execute       rtl_gen_preprocess output_result.1 
Execute       rtl_gen_preprocess apply<512, 4, 32, 4> 
Execute       rtl_gen_preprocess fc 
Execute       rtl_gen_preprocess last_layer 
Execute       rtl_gen_preprocess moblie_net 
INFO-FLOW: Model list for RTL generation: copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_input_fmem2buff_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_input_fmem2buff.2 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_input_fmem2buff_2'.
Command       create_rtl_model done; 0.343 sec.
INFO: [HLS 200-111]  Elapsed time: 13.616 seconds; current allocated memory: 1.536 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_input_fmem2buff.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_input_fmem2buff_2 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_input_fmem2buff.2 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_input_fmem2buff_2 
Execute       gen_rtl copy_input_fmem2buff.2 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_input_fmem2buff_2 
Execute       gen_tb_info copy_input_fmem2buff.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_2 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.102 sec.
Execute       report -model copy_input_fmem2buff.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_2_csynth.rpt -f 
Execute       report -model copy_input_fmem2buff.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_2_csynth.xml -f -x 
Execute       report -model copy_input_fmem2buff.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_2.verbose.rpt -verbose -f 
Command       report done; 0.649 sec.
Execute       db_write -model copy_input_fmem2buff.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_2.adb -f 
Command       db_write done; 0.59 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_weight_fmem2buf_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_weight_fmem2buf.3 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_weight_fmem2buf_3'.
Command       create_rtl_model done; 0.133 sec.
INFO: [HLS 200-111]  Elapsed time: 2.953 seconds; current allocated memory: 1.537 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_weight_fmem2buf.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_weight_fmem2buf_3 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_weight_fmem2buf.3 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_weight_fmem2buf_3 
Execute       gen_rtl copy_weight_fmem2buf.3 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_weight_fmem2buf_3 
Execute       gen_tb_info copy_weight_fmem2buf.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_3 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_weight_fmem2buf.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_3_csynth.rpt -f 
Execute       report -model copy_weight_fmem2buf.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_3_csynth.xml -f -x 
Execute       report -model copy_weight_fmem2buf.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_3.verbose.rpt -verbose -f 
Command       report done; 0.382 sec.
Execute       db_write -model copy_weight_fmem2buf.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_3.adb -f 
Command       db_write done; 0.431 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_beta_fmem2buffe_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_beta_fmem2buffe.1 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_beta_fmem2buffe_1'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 2.193 seconds; current allocated memory: 1.538 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_beta_fmem2buffe.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_beta_fmem2buffe_1 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_beta_fmem2buffe.1 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_beta_fmem2buffe_1 
Execute       gen_rtl copy_beta_fmem2buffe.1 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_beta_fmem2buffe_1 
Execute       gen_tb_info copy_beta_fmem2buffe.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_1 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_beta_fmem2buffe.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_beta_fmem2buffe_1_csynth.rpt -f 
Execute       report -model copy_beta_fmem2buffe.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_beta_fmem2buffe_1_csynth.xml -f -x 
Execute       report -model copy_beta_fmem2buffe.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_1.verbose.rpt -verbose -f 
Command       report done; 0.286 sec.
Execute       db_write -model copy_beta_fmem2buffe.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_1.adb -f 
Command       db_write done; 0.269 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model load_data131 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data131.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data131'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 1.924 seconds; current allocated memory: 1.540 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data131 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/load_data131 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl load_data131 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/load_data131 
Execute       gen_rtl load_data131 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/load_data131 
Execute       gen_tb_info load_data131 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data131 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model load_data131 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data131_csynth.rpt -f 
Execute       report -model load_data131 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data131_csynth.xml -f -x 
Execute       report -model load_data131 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data131.verbose.rpt -verbose -f 
Command       report done; 0.955 sec.
Execute       db_write -model load_data131 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data131.adb -f 
Command       db_write done; 0.856 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_3_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model mac<3, 9> -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'moblie_net_hadd_16ns_16ns_16_4_full_dsp_1' to 'moblie_net_hadd_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'moblie_net_hmul_16ns_16ns_16_4_max_dsp_1' to 'moblie_net_hmul_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hadd_1bkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hmul_1cud': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_3_9_s'.
Command       create_rtl_model done; 0.556 sec.
INFO: [HLS 200-111]  Elapsed time: 3.849 seconds; current allocated memory: 1.541 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl mac<3, 9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/mac_3_9_s -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl mac<3, 9> -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/mac_3_9_s 
Execute       gen_rtl mac<3, 9> -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/mac_3_9_s 
Execute       gen_tb_info mac<3, 9> -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_s -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model mac<3, 9> -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/mac_3_9_s_csynth.rpt -f 
Execute       report -model mac<3, 9> -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/mac_3_9_s_csynth.xml -f -x 
Execute       report -model mac<3, 9> -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_s.verbose.rpt -verbose -f 
Command       report done; 0.367 sec.
Execute       db_write -model mac<3, 9> -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_s.adb -f 
Command       db_write done; 0.333 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pro_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute_pro.5 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_5.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_pro_5_output_temp_0' to 'compute_pro_5_outdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_5_output_temp_1' to 'compute_pro_5_outeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_5_output_temp_2' to 'compute_pro_5_outfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_5_output_temp_3' to 'compute_pro_5_outg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_5_output_temp_4' to 'compute_pro_5_outhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_5_output_temp_5' to 'compute_pro_5_outibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_5_output_temp_6' to 'compute_pro_5_outjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_5_output_temp_7' to 'compute_pro_5_outkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_5_output_temp_8' to 'compute_pro_5_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_5_output_temp_9' to 'compute_pro_5_outmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_5_output_temp_10' to 'compute_pro_5_outncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_5_output_temp_11' to 'compute_pro_5_outocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_5_output_temp_12' to 'compute_pro_5_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_5_output_temp_13' to 'compute_pro_5_outqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_5_output_temp_14' to 'compute_pro_5_outrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_5_output_temp_15' to 'compute_pro_5_outsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'moblie_net_hcmp_16ns_16ns_1_3_1' to 'moblie_net_hcmp_1tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hadd_1bkb': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hcmp_1tde': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pro_5'.
Command       create_rtl_model done; 5.415 sec.
INFO: [HLS 200-111]  Elapsed time: 7.262 seconds; current allocated memory: 1.554 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pro.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/compute_pro_5 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl compute_pro.5 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/compute_pro_5 
Execute       gen_rtl compute_pro.5 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/compute_pro_5 
Execute       gen_tb_info compute_pro.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_5 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.5 sec.
Execute       report -model compute_pro.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_5_csynth.rpt -f 
Command       report done; 0.509 sec.
Execute       report -model compute_pro.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_5_csynth.xml -f -x 
Command       report done; 0.443 sec.
Execute       report -model compute_pro.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_5.verbose.rpt -verbose -f 
Command       report done; 10.063 sec.
Execute       db_write -model compute_pro.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_5.adb -f 
Command       db_write done; 8.529 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model output_result.5 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result_5'.
Command       create_rtl_model done; 0.189 sec.
INFO: [HLS 200-111]  Elapsed time: 25.609 seconds; current allocated memory: 1.558 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl output_result.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/output_result_5 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl output_result.5 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/output_result_5 
Execute       gen_rtl output_result.5 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/output_result_5 
Execute       gen_tb_info output_result.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_5 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model output_result.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_5_csynth.rpt -f 
Execute       report -model output_result.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_5_csynth.xml -f -x 
Execute       report -model output_result.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_5.verbose.rpt -verbose -f 
Command       report done; 0.719 sec.
Execute       db_write -model output_result.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_5.adb -f 
Command       db_write done; 0.671 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model apply.4 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_4.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_compute_pro_5_U0' to 'start_for_computeudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_output_result_5_U0' to 'start_for_output_vdy' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_inputs_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_weights_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_betas_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_outputs_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_outputs_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_outputs_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_outputs_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_outputs_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_outputs_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_outputs_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_outputs_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_outputs_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_outputs_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_outputs_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_outputs_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_4/m_axi_outputs_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_4'.
Command       create_rtl_model done; 5.665 sec.
INFO: [HLS 200-111]  Elapsed time: 8.169 seconds; current allocated memory: 1.561 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl apply.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/apply_4 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl apply.4 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/apply_4 
Execute       gen_rtl apply.4 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/apply_4 
Execute       gen_tb_info apply.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_4 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.167 sec.
Execute       report -model apply.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_4_csynth.rpt -f 
Command       report done; 0.193 sec.
Execute       report -model apply.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_4_csynth.xml -f -x 
Command       report done; 0.193 sec.
Execute       report -model apply.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_4.verbose.rpt -verbose -f 
Command       report done; 3.202 sec.
Execute       db_write -model apply.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_4.adb -f 
Command       db_write done; 0.753 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv.3 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
Command       create_rtl_model done; 0.177 sec.
INFO: [HLS 200-111]  Elapsed time: 5.763 seconds; current allocated memory: 1.563 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/conv_3 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl conv.3 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/conv_3 
Execute       gen_rtl conv.3 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/conv_3 
Execute       gen_tb_info conv.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_3 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model conv.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_3_csynth.rpt -f 
Execute       report -model conv.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_3_csynth.xml -f -x 
Execute       report -model conv.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_3.verbose.rpt -verbose -f 
Command       report done; 2.442 sec.
Execute       db_write -model conv.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_3.adb -f 
Command       db_write done; 0.206 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'first_layer173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model first_layer173 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/first_layer173.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'first_layer173'.
Command       create_rtl_model done; 0.66 sec.
INFO: [HLS 200-111]  Elapsed time: 4.23 seconds; current allocated memory: 1.565 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl first_layer173 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/first_layer173 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl first_layer173 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/first_layer173 
Execute       gen_rtl first_layer173 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/first_layer173 
Execute       gen_tb_info first_layer173 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/first_layer173 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model first_layer173 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/first_layer173_csynth.rpt -f 
Execute       report -model first_layer173 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/first_layer173_csynth.xml -f -x 
Execute       report -model first_layer173 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/first_layer173.verbose.rpt -verbose -f 
Command       report done; 2.922 sec.
Execute       db_write -model first_layer173 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/first_layer173.adb -f 
Command       db_write done; 0.732 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_input_fmem2buff_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_input_fmem2buff.8 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_input_fmem2buff_8'.
Command       create_rtl_model done; 0.148 sec.
INFO: [HLS 200-111]  Elapsed time: 5.266 seconds; current allocated memory: 1.567 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_input_fmem2buff.8 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_input_fmem2buff_8 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_input_fmem2buff.8 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_input_fmem2buff_8 
Execute       gen_rtl copy_input_fmem2buff.8 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_input_fmem2buff_8 
Execute       gen_tb_info copy_input_fmem2buff.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_8 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_input_fmem2buff.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_8_csynth.rpt -f 
Execute       report -model copy_input_fmem2buff.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_8_csynth.xml -f -x 
Execute       report -model copy_input_fmem2buff.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_8.verbose.rpt -verbose -f 
Command       report done; 0.709 sec.
Execute       db_write -model copy_input_fmem2buff.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_8.adb -f 
Command       db_write done; 0.688 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_weight_fmem2buf_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_weight_fmem2buf.8 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_weight_fmem2buf_8'.
Command       create_rtl_model done; 0.138 sec.
INFO: [HLS 200-111]  Elapsed time: 3.119 seconds; current allocated memory: 1.568 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_weight_fmem2buf.8 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_weight_fmem2buf_8 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_weight_fmem2buf.8 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_weight_fmem2buf_8 
Execute       gen_rtl copy_weight_fmem2buf.8 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_weight_fmem2buf_8 
Execute       gen_tb_info copy_weight_fmem2buf.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_8 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_weight_fmem2buf.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_8_csynth.rpt -f 
Execute       report -model copy_weight_fmem2buf.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_8_csynth.xml -f -x 
Execute       report -model copy_weight_fmem2buf.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_8.verbose.rpt -verbose -f 
Command       report done; 0.304 sec.
Execute       db_write -model copy_weight_fmem2buf.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_8.adb -f 
Command       db_write done; 0.45 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_beta_fmem2buffe_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_beta_fmem2buffe.4 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_beta_fmem2buffe_4'.
Command       create_rtl_model done; 0.128 sec.
INFO: [HLS 200-111]  Elapsed time: 2.183 seconds; current allocated memory: 1.569 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_beta_fmem2buffe.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_beta_fmem2buffe_4 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_beta_fmem2buffe.4 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_beta_fmem2buffe_4 
Execute       gen_rtl copy_beta_fmem2buffe.4 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_beta_fmem2buffe_4 
Execute       gen_tb_info copy_beta_fmem2buffe.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_4 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_beta_fmem2buffe.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_beta_fmem2buffe_4_csynth.rpt -f 
Execute       report -model copy_beta_fmem2buffe.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_beta_fmem2buffe_4_csynth.xml -f -x 
Execute       report -model copy_beta_fmem2buffe.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_4.verbose.rpt -verbose -f 
Command       report done; 0.2 sec.
Execute       db_write -model copy_beta_fmem2buffe.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_4.adb -f 
Command       db_write done; 0.327 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data322134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model load_data322134 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data322134.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data322134'.
Command       create_rtl_model done; 0.256 sec.
INFO: [HLS 200-111]  Elapsed time: 1.715 seconds; current allocated memory: 1.570 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data322134 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/load_data322134 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl load_data322134 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/load_data322134 
Execute       gen_rtl load_data322134 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/load_data322134 
Execute       gen_tb_info load_data322134 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data322134 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model load_data322134 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data322134_csynth.rpt -f 
Execute       report -model load_data322134 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data322134_csynth.xml -f -x 
Execute       report -model load_data322134 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data322134.verbose.rpt -verbose -f 
Command       report done; 0.67 sec.
Execute       db_write -model load_data322134 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data322134.adb -f 
Command       db_write done; 0.653 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_3_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model mac<3, 9>.1 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hadd_1bkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hmul_1cud': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_3_9_1'.
Command       create_rtl_model done; 0.351 sec.
INFO: [HLS 200-111]  Elapsed time: 3.007 seconds; current allocated memory: 1.571 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl mac<3, 9>.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/mac_3_9_1 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl mac<3, 9>.1 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/mac_3_9_1 
Execute       gen_rtl mac<3, 9>.1 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/mac_3_9_1 
Execute       gen_tb_info mac<3, 9>.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_1 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model mac<3, 9>.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/mac_3_9_1_csynth.rpt -f 
Execute       report -model mac<3, 9>.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/mac_3_9_1_csynth.xml -f -x 
Execute       report -model mac<3, 9>.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_1.verbose.rpt -verbose -f 
Command       report done; 0.297 sec.
Execute       db_write -model mac<3, 9>.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_1.adb -f 
Command       db_write done; 0.372 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pro_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute_pro.10 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_10.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_pro_10_beta_regs' to 'compute_pro_10_bewdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hadd_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hcmp_1tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pro_10'.
Command       create_rtl_model done; 0.558 sec.
INFO: [HLS 200-111]  Elapsed time: 2.318 seconds; current allocated memory: 1.574 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pro.10 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/compute_pro_10 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl compute_pro.10 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/compute_pro_10 
Execute       gen_rtl compute_pro.10 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/compute_pro_10 
Execute       gen_tb_info compute_pro.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_10 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.148 sec.
Execute       report -model compute_pro.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_10_csynth.rpt -f 
Command       report done; 0.191 sec.
Execute       report -model compute_pro.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_10_csynth.xml -f -x 
Command       report done; 0.164 sec.
Execute       report -model compute_pro.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_10.verbose.rpt -verbose -f 
Command       report done; 1.631 sec.
Execute       db_write -model compute_pro.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_10.adb -f 
Command       db_write done; 1.661 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model output_result.10 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result_10'.
Command       create_rtl_model done; 0.115 sec.
INFO: [HLS 200-111]  Elapsed time: 5.447 seconds; current allocated memory: 1.575 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl output_result.10 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/output_result_10 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl output_result.10 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/output_result_10 
Execute       gen_rtl output_result.10 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/output_result_10 
Execute       gen_tb_info output_result.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_10 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model output_result.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_10_csynth.rpt -f 
Execute       report -model output_result.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_10_csynth.xml -f -x 
Execute       report -model output_result.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_10.verbose.rpt -verbose -f 
Command       report done; 0.482 sec.
Execute       db_write -model output_result.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_10.adb -f 
Command       db_write done; 0.659 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model apply.9 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_9.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1296_B' is changed to 'fifo_w16_d1296_B_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w31_d3_A' is changed to 'fifo_w31_d3_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d512_B' is changed to 'fifo_w16_d512_B_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_compute_pro_10_U0' to 'start_for_computexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_output_result_10_U0' to 'start_for_output_yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_inputs_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_weights_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_betas_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_outputs_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_outputs_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_outputs_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_outputs_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_outputs_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_outputs_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_outputs_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_outputs_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_outputs_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_outputs_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_outputs_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_outputs_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_9/m_axi_outputs_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_9'.
Command       create_rtl_model done; 5.503 sec.
INFO: [HLS 200-111]  Elapsed time: 7.868 seconds; current allocated memory: 1.577 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl apply.9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/apply_9 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl apply.9 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/apply_9 
Execute       gen_rtl apply.9 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/apply_9 
Execute       gen_tb_info apply.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_9 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.115 sec.
Execute       report -model apply.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_9_csynth.rpt -f 
Execute       report -model apply.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_9_csynth.xml -f -x 
Execute       report -model apply.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_9.verbose.rpt -verbose -f 
Command       report done; 0.666 sec.
Execute       db_write -model apply.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_9.adb -f 
Command       db_write done; 0.518 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv.8 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_8'.
Command       create_rtl_model done; 0.144 sec.
INFO: [HLS 200-111]  Elapsed time: 2.716 seconds; current allocated memory: 1.579 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv.8 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/conv_8 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl conv.8 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/conv_8 
Execute       gen_rtl conv.8 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/conv_8 
Execute       gen_tb_info conv.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_8 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model conv.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_8_csynth.rpt -f 
Execute       report -model conv.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_8_csynth.xml -f -x 
Execute       report -model conv.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_8.verbose.rpt -verbose -f 
Command       report done; 0.514 sec.
Execute       db_write -model conv.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_8.adb -f 
Command       db_write done; 0.27 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inter_layer_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model inter_layer.7 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_7.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'inter_layer_7'.
Command       create_rtl_model done; 0.323 sec.
INFO: [HLS 200-111]  Elapsed time: 1.974 seconds; current allocated memory: 1.580 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl inter_layer.7 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/inter_layer_7 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl inter_layer.7 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/inter_layer_7 
Execute       gen_rtl inter_layer.7 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/inter_layer_7 
Execute       gen_tb_info inter_layer.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_7 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model inter_layer.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_7_csynth.rpt -f 
Execute       report -model inter_layer.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_7_csynth.xml -f -x 
Execute       report -model inter_layer.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_7.verbose.rpt -verbose -f 
Command       report done; 0.58 sec.
Execute       db_write -model inter_layer.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_7.adb -f 
Command       db_write done; 0.393 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_input_fmem2buff_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_input_fmem2buff.5 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_input_fmem2buff_5'.
Command       create_rtl_model done; 0.176 sec.
INFO: [HLS 200-111]  Elapsed time: 2.234 seconds; current allocated memory: 1.581 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_input_fmem2buff.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_input_fmem2buff_5 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_input_fmem2buff.5 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_input_fmem2buff_5 
Execute       gen_rtl copy_input_fmem2buff.5 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_input_fmem2buff_5 
Execute       gen_tb_info copy_input_fmem2buff.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_5 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_input_fmem2buff.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_5_csynth.rpt -f 
Execute       report -model copy_input_fmem2buff.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_5_csynth.xml -f -x 
Execute       report -model copy_input_fmem2buff.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_5.verbose.rpt -verbose -f 
Command       report done; 0.612 sec.
Execute       db_write -model copy_input_fmem2buff.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_5.adb -f 
Command       db_write done; 0.678 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_weight_fmem2buf_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_weight_fmem2buf.1 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_weight_fmem2buf_1'.
Command       create_rtl_model done; 0.148 sec.
INFO: [HLS 200-111]  Elapsed time: 2.948 seconds; current allocated memory: 1.582 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_weight_fmem2buf.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_weight_fmem2buf_1 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_weight_fmem2buf.1 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_weight_fmem2buf_1 
Execute       gen_rtl copy_weight_fmem2buf.1 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_weight_fmem2buf_1 
Execute       gen_tb_info copy_weight_fmem2buf.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_1 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_weight_fmem2buf.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_1_csynth.rpt -f 
Execute       report -model copy_weight_fmem2buf.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_1_csynth.xml -f -x 
Execute       report -model copy_weight_fmem2buf.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_1.verbose.rpt -verbose -f 
Command       report done; 0.271 sec.
Execute       db_write -model copy_weight_fmem2buf.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_1.adb -f 
Command       db_write done; 0.629 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data325137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model load_data325137 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data325137.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data325137'.
Command       create_rtl_model done; 0.416 sec.
INFO: [HLS 200-111]  Elapsed time: 2.305 seconds; current allocated memory: 1.584 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data325137 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/load_data325137 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl load_data325137 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/load_data325137 
Execute       gen_rtl load_data325137 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/load_data325137 
Execute       gen_tb_info load_data325137 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data325137 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model load_data325137 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data325137_csynth.rpt -f 
Execute       report -model load_data325137 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data325137_csynth.xml -f -x 
Execute       report -model load_data325137 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data325137.verbose.rpt -verbose -f 
Command       report done; 0.993 sec.
Execute       db_write -model load_data325137 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data325137.adb -f 
Command       db_write done; 0.917 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model mac<1, 1> -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_1_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hmul_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_1_1_s'.
Command       create_rtl_model done; 0.221 sec.
INFO: [HLS 200-111]  Elapsed time: 3.584 seconds; current allocated memory: 1.585 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl mac<1, 1> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/mac_1_1_s -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl mac<1, 1> -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/mac_1_1_s 
Execute       gen_rtl mac<1, 1> -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/mac_1_1_s 
Execute       gen_tb_info mac<1, 1> -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_1_1_s -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model mac<1, 1> -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/mac_1_1_s_csynth.rpt -f 
Execute       report -model mac<1, 1> -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/mac_1_1_s_csynth.xml -f -x 
Execute       report -model mac<1, 1> -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_1_1_s.verbose.rpt -verbose -f 
Execute       db_write -model mac<1, 1> -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_1_1_s.adb -f 
Command       db_write done; 0.266 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pro_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute_pro.4 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_4.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_pro_4_output_temp_0' to 'compute_pro_4_outzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_4_output_temp_1' to 'compute_pro_4_outAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_4_output_temp_2' to 'compute_pro_4_outBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_4_output_temp_3' to 'compute_pro_4_outCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_4_output_temp_4' to 'compute_pro_4_outDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_4_output_temp_5' to 'compute_pro_4_outEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_4_output_temp_6' to 'compute_pro_4_outFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_4_output_temp_7' to 'compute_pro_4_outGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_4_output_temp_8' to 'compute_pro_4_outHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_4_output_temp_9' to 'compute_pro_4_outIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_4_output_temp_10' to 'compute_pro_4_outJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_4_output_temp_11' to 'compute_pro_4_outKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_4_output_temp_12' to 'compute_pro_4_outLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_4_output_temp_13' to 'compute_pro_4_outMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_4_output_temp_14' to 'compute_pro_4_outNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_4_output_temp_15' to 'compute_pro_4_outOgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hadd_1bkb': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hcmp_1tde': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pro_4'.
Command       create_rtl_model done; 2.132 sec.
INFO: [HLS 200-111]  Elapsed time: 3.692 seconds; current allocated memory: 1.589 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pro.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/compute_pro_4 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl compute_pro.4 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/compute_pro_4 
Execute       gen_rtl compute_pro.4 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/compute_pro_4 
Execute       gen_tb_info compute_pro.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_4 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.179 sec.
Execute       report -model compute_pro.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_4_csynth.rpt -f 
Command       report done; 0.268 sec.
Execute       report -model compute_pro.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_4_csynth.xml -f -x 
Command       report done; 0.207 sec.
Execute       report -model compute_pro.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_4.verbose.rpt -verbose -f 
Command       report done; 2.985 sec.
Execute       db_write -model compute_pro.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_4.adb -f 
Command       db_write done; 2.88 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model output_result.4 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result_4'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 9.157 seconds; current allocated memory: 1.591 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl output_result.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/output_result_4 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl output_result.4 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/output_result_4 
Execute       gen_rtl output_result.4 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/output_result_4 
Execute       gen_tb_info output_result.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_4 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model output_result.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_4_csynth.rpt -f 
Execute       report -model output_result.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_4_csynth.xml -f -x 
Execute       report -model output_result.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_4.verbose.rpt -verbose -f 
Command       report done; 0.583 sec.
Execute       db_write -model output_result.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_4.adb -f 
Command       db_write done; 0.763 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model apply.3 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_3.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1296_B' is changed to 'fifo_w16_d1296_B_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d36_B' is changed to 'fifo_w16_d36_B_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w31_d3_A' is changed to 'fifo_w31_d3_A_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d512_B' is changed to 'fifo_w16_d512_B_x_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_compute_pro_4_U0' to 'start_for_computePgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_output_result_4_U0' to 'start_for_output_QgW' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_inputs_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_weights_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_betas_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_outputs_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_outputs_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_outputs_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_outputs_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_outputs_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_outputs_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_outputs_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_outputs_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_outputs_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_outputs_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_outputs_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_outputs_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_3/m_axi_outputs_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_3'.
Command       create_rtl_model done; 5.846 sec.
INFO: [HLS 200-111]  Elapsed time: 8.492 seconds; current allocated memory: 1.594 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl apply.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/apply_3 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl apply.3 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/apply_3 
Execute       gen_rtl apply.3 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/apply_3 
Execute       gen_tb_info apply.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_3 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.218 sec.
Execute       report -model apply.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_3_csynth.rpt -f 
Command       report done; 0.219 sec.
Execute       report -model apply.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_3_csynth.xml -f -x 
Command       report done; 0.141 sec.
Execute       report -model apply.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_3.verbose.rpt -verbose -f 
Command       report done; 1.174 sec.
Execute       db_write -model apply.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_3.adb -f 
Command       db_write done; 0.904 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv.2 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
Command       create_rtl_model done; 0.132 sec.
INFO: [HLS 200-111]  Elapsed time: 3.993 seconds; current allocated memory: 1.596 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/conv_2 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl conv.2 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/conv_2 
Execute       gen_rtl conv.2 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/conv_2 
Execute       gen_tb_info conv.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_2 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model conv.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_2_csynth.rpt -f 
Execute       report -model conv.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_2_csynth.xml -f -x 
Execute       report -model conv.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_2.verbose.rpt -verbose -f 
Command       report done; 0.969 sec.
Execute       db_write -model conv.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_2.adb -f 
Command       db_write done; 0.275 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inter_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model inter_layer.2 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_2.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'inter_layer_2'.
Command       create_rtl_model done; 0.318 sec.
INFO: [HLS 200-111]  Elapsed time: 2.385 seconds; current allocated memory: 1.597 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl inter_layer.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/inter_layer_2 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl inter_layer.2 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/inter_layer_2 
Execute       gen_rtl inter_layer.2 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/inter_layer_2 
Execute       gen_tb_info inter_layer.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_2 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model inter_layer.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_2_csynth.rpt -f 
Execute       report -model inter_layer.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_2_csynth.xml -f -x 
Execute       report -model inter_layer.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_2.verbose.rpt -verbose -f 
Command       report done; 0.858 sec.
Execute       db_write -model inter_layer.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_2.adb -f 
Command       db_write done; 0.413 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_input_fmem2buff_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_input_fmem2buff.10 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_input_fmem2buff_10'.
Command       create_rtl_model done; 0.124 sec.
INFO: [HLS 200-111]  Elapsed time: 2.65 seconds; current allocated memory: 1.598 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_input_fmem2buff.10 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_input_fmem2buff_10 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_input_fmem2buff.10 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_input_fmem2buff_10 
Execute       gen_rtl copy_input_fmem2buff.10 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_input_fmem2buff_10 
Execute       gen_tb_info copy_input_fmem2buff.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_10 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_input_fmem2buff.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_10_csynth.rpt -f 
Execute       report -model copy_input_fmem2buff.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_10_csynth.xml -f -x 
Execute       report -model copy_input_fmem2buff.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_10.verbose.rpt -verbose -f 
Command       report done; 0.581 sec.
Execute       db_write -model copy_input_fmem2buff.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_10.adb -f 
Command       db_write done; 0.825 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_weight_fmem2buf_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_weight_fmem2buf.6 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_weight_fmem2buf_6'.
Command       create_rtl_model done; 0.142 sec.
INFO: [HLS 200-111]  Elapsed time: 3.076 seconds; current allocated memory: 1.599 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_weight_fmem2buf.6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_weight_fmem2buf_6 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_weight_fmem2buf.6 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_weight_fmem2buf_6 
Execute       gen_rtl copy_weight_fmem2buf.6 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_weight_fmem2buf_6 
Execute       gen_tb_info copy_weight_fmem2buf.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_6 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_weight_fmem2buf.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_6_csynth.rpt -f 
Execute       report -model copy_weight_fmem2buf.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_6_csynth.xml -f -x 
Execute       report -model copy_weight_fmem2buf.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_6.verbose.rpt -verbose -f 
Command       report done; 0.315 sec.
Execute       db_write -model copy_weight_fmem2buf.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_6.adb -f 
Command       db_write done; 0.564 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_beta_fmem2buffe_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_beta_fmem2buffe.2 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_beta_fmem2buffe_2'.
INFO: [HLS 200-111]  Elapsed time: 2.359 seconds; current allocated memory: 1.600 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_beta_fmem2buffe.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_beta_fmem2buffe_2 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_beta_fmem2buffe.2 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_beta_fmem2buffe_2 
Execute       gen_rtl copy_beta_fmem2buffe.2 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_beta_fmem2buffe_2 
Execute       gen_tb_info copy_beta_fmem2buffe.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_2 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_beta_fmem2buffe.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_beta_fmem2buffe_2_csynth.rpt -f 
Execute       report -model copy_beta_fmem2buffe.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_beta_fmem2buffe_2_csynth.xml -f -x 
Execute       report -model copy_beta_fmem2buffe.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_2.verbose.rpt -verbose -f 
Command       report done; 0.177 sec.
Execute       db_write -model copy_beta_fmem2buffe.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_2.adb -f 
Command       db_write done; 0.402 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data328140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model load_data328140 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data328140.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data328140'.
Command       create_rtl_model done; 0.375 sec.
INFO: [HLS 200-111]  Elapsed time: 1.913 seconds; current allocated memory: 1.601 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data328140 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/load_data328140 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl load_data328140 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/load_data328140 
Execute       gen_rtl load_data328140 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/load_data328140 
Execute       gen_tb_info load_data328140 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data328140 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model load_data328140 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data328140_csynth.rpt -f 
Execute       report -model load_data328140 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data328140_csynth.xml -f -x 
Execute       report -model load_data328140 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data328140.verbose.rpt -verbose -f 
Command       report done; 0.646 sec.
Execute       db_write -model load_data328140 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data328140.adb -f 
Command       db_write done; 0.831 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pro_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute_pro.8 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_8.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_pro_8_beta_regs' to 'compute_pro_8_betRg6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hadd_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hcmp_1tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pro_8'.
Command       create_rtl_model done; 0.626 sec.
INFO: [HLS 200-111]  Elapsed time: 3.575 seconds; current allocated memory: 1.604 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pro.8 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/compute_pro_8 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl compute_pro.8 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/compute_pro_8 
Execute       gen_rtl compute_pro.8 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/compute_pro_8 
Execute       gen_tb_info compute_pro.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_8 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.158 sec.
Execute       report -model compute_pro.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_8_csynth.rpt -f 
Command       report done; 0.171 sec.
Execute       report -model compute_pro.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_8_csynth.xml -f -x 
Command       report done; 0.161 sec.
Execute       report -model compute_pro.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_8.verbose.rpt -verbose -f 
Command       report done; 1.746 sec.
Execute       db_write -model compute_pro.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_8.adb -f 
Command       db_write done; 1.678 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model output_result.8 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result_8'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 5.731 seconds; current allocated memory: 1.606 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl output_result.8 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/output_result_8 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl output_result.8 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/output_result_8 
Execute       gen_rtl output_result.8 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/output_result_8 
Execute       gen_tb_info output_result.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_8 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model output_result.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_8_csynth.rpt -f 
Execute       report -model output_result.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_8_csynth.xml -f -x 
Execute       report -model output_result.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_8.verbose.rpt -verbose -f 
Command       report done; 0.528 sec.
Execute       db_write -model output_result.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_8.adb -f 
Command       db_write done; 0.625 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model apply.7 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_7.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1296_B' is changed to 'fifo_w16_d1296_B_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_B' is changed to 'fifo_w16_d4_B_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w31_d3_A' is changed to 'fifo_w31_d3_A_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d512_B' is changed to 'fifo_w16_d512_B_x_x_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_compute_pro_8_U0' to 'start_for_computeShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_output_result_8_U0' to 'start_for_output_Thq' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_inputs_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_weights_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_betas_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_outputs_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_outputs_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_outputs_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_outputs_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_outputs_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_outputs_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_outputs_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_outputs_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_outputs_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_outputs_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_outputs_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_outputs_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_7/m_axi_outputs_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_7'.
Command       create_rtl_model done; 5.762 sec.
INFO: [HLS 200-111]  Elapsed time: 8.069 seconds; current allocated memory: 1.608 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl apply.7 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/apply_7 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl apply.7 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/apply_7 
Execute       gen_rtl apply.7 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/apply_7 
Execute       gen_tb_info apply.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_7 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model apply.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_7_csynth.rpt -f 
Execute       report -model apply.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_7_csynth.xml -f -x 
Command       report done; 0.105 sec.
Execute       report -model apply.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_7.verbose.rpt -verbose -f 
Command       report done; 0.537 sec.
Execute       db_write -model apply.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_7.adb -f 
Command       db_write done; 0.684 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv.6 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_6'.
Command       create_rtl_model done; 0.171 sec.
INFO: [HLS 200-111]  Elapsed time: 2.808 seconds; current allocated memory: 1.609 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv.6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/conv_6 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl conv.6 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/conv_6 
Execute       gen_rtl conv.6 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/conv_6 
Execute       gen_tb_info conv.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_6 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model conv.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_6_csynth.rpt -f 
Execute       report -model conv.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_6_csynth.xml -f -x 
Execute       report -model conv.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_6.verbose.rpt -verbose -f 
Command       report done; 0.576 sec.
Execute       db_write -model conv.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_6.adb -f 
Command       db_write done; 0.413 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inter_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model inter_layer.5 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_5.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'inter_layer_5'.
Command       create_rtl_model done; 0.242 sec.
INFO: [HLS 200-111]  Elapsed time: 2.182 seconds; current allocated memory: 1.611 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl inter_layer.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/inter_layer_5 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl inter_layer.5 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/inter_layer_5 
Execute       gen_rtl inter_layer.5 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/inter_layer_5 
Execute       gen_tb_info inter_layer.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_5 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model inter_layer.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_5_csynth.rpt -f 
Execute       report -model inter_layer.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_5_csynth.xml -f -x 
Execute       report -model inter_layer.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_5.verbose.rpt -verbose -f 
Command       report done; 0.575 sec.
Execute       db_write -model inter_layer.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_5.adb -f 
Command       db_write done; 0.468 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_input_fmem2buff_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_input_fmem2buff.1 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_input_fmem2buff_1'.
Command       create_rtl_model done; 0.166 sec.
INFO: [HLS 200-111]  Elapsed time: 2.507 seconds; current allocated memory: 1.612 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_input_fmem2buff.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_input_fmem2buff_1 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_input_fmem2buff.1 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_input_fmem2buff_1 
Execute       gen_rtl copy_input_fmem2buff.1 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_input_fmem2buff_1 
Execute       gen_tb_info copy_input_fmem2buff.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_1 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_input_fmem2buff.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_1_csynth.rpt -f 
Execute       report -model copy_input_fmem2buff.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_1_csynth.xml -f -x 
Execute       report -model copy_input_fmem2buff.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_1.verbose.rpt -verbose -f 
Command       report done; 0.609 sec.
Execute       db_write -model copy_input_fmem2buff.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_1.adb -f 
Command       db_write done; 0.773 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_weight_fmem2buf_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_weight_fmem2buf.5 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_weight_fmem2buf_5'.
Command       create_rtl_model done; 0.137 sec.
INFO: [HLS 200-111]  Elapsed time: 3.123 seconds; current allocated memory: 1.613 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_weight_fmem2buf.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_weight_fmem2buf_5 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_weight_fmem2buf.5 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_weight_fmem2buf_5 
Execute       gen_rtl copy_weight_fmem2buf.5 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_weight_fmem2buf_5 
Execute       gen_tb_info copy_weight_fmem2buf.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_5 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_weight_fmem2buf.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_5_csynth.rpt -f 
Execute       report -model copy_weight_fmem2buf.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_5_csynth.xml -f -x 
Execute       report -model copy_weight_fmem2buf.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_5.verbose.rpt -verbose -f 
Command       report done; 0.333 sec.
Execute       db_write -model copy_weight_fmem2buf.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_5.adb -f 
Command       db_write done; 0.638 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data331143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model load_data331143 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data331143.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data331143'.
Command       create_rtl_model done; 0.384 sec.
INFO: [HLS 200-111]  Elapsed time: 2.413 seconds; current allocated memory: 1.615 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data331143 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/load_data331143 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl load_data331143 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/load_data331143 
Execute       gen_rtl load_data331143 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/load_data331143 
Execute       gen_tb_info load_data331143 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data331143 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model load_data331143 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data331143_csynth.rpt -f 
Execute       report -model load_data331143 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data331143_csynth.xml -f -x 
Execute       report -model load_data331143 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data331143.verbose.rpt -verbose -f 
Command       report done; 0.831 sec.
Execute       db_write -model load_data331143 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data331143.adb -f 
Command       db_write done; 1.079 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pro_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute_pro.2 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_pro_2_output_temp_0' to 'compute_pro_2_outUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_2_output_temp_1' to 'compute_pro_2_outVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_2_output_temp_2' to 'compute_pro_2_outWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_2_output_temp_3' to 'compute_pro_2_outXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_2_output_temp_4' to 'compute_pro_2_outYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_2_output_temp_5' to 'compute_pro_2_outZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_2_output_temp_6' to 'compute_pro_2_out0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_2_output_temp_7' to 'compute_pro_2_out1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_2_output_temp_8' to 'compute_pro_2_out2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_2_output_temp_9' to 'compute_pro_2_out3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_2_output_temp_10' to 'compute_pro_2_out4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_2_output_temp_11' to 'compute_pro_2_out5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_2_output_temp_12' to 'compute_pro_2_out6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_2_output_temp_13' to 'compute_pro_2_out7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_2_output_temp_14' to 'compute_pro_2_out8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_2_output_temp_15' to 'compute_pro_2_out9j0' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hadd_1bkb': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hcmp_1tde': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pro_2'.
Command       create_rtl_model done; 2.212 sec.
INFO: [HLS 200-111]  Elapsed time: 5.582 seconds; current allocated memory: 1.619 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pro.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/compute_pro_2 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl compute_pro.2 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/compute_pro_2 
Execute       gen_rtl compute_pro.2 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/compute_pro_2 
Execute       gen_tb_info compute_pro.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_2 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.255 sec.
Execute       report -model compute_pro.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_2_csynth.rpt -f 
Command       report done; 0.252 sec.
Execute       report -model compute_pro.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_2_csynth.xml -f -x 
Command       report done; 0.189 sec.
Execute       report -model compute_pro.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_2.verbose.rpt -verbose -f 
Command       report done; 3.289 sec.
Execute       db_write -model compute_pro.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_2.adb -f 
Command       db_write done; 3.07 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model output_result.2 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result_2'.
Command       create_rtl_model done; 0.195 sec.
INFO: [HLS 200-111]  Elapsed time: 9.813 seconds; current allocated memory: 1.621 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl output_result.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/output_result_2 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl output_result.2 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/output_result_2 
Execute       gen_rtl output_result.2 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/output_result_2 
Execute       gen_tb_info output_result.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_2 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model output_result.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_2_csynth.rpt -f 
Execute       report -model output_result.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_2_csynth.xml -f -x 
Execute       report -model output_result.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_2.verbose.rpt -verbose -f 
Command       report done; 0.632 sec.
Execute       db_write -model output_result.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_2.adb -f 
Command       db_write done; 0.814 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model apply.1 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1296_B' is changed to 'fifo_w16_d1296_B_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d36_B' is changed to 'fifo_w16_d36_B_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w20_d3_A' is changed to 'fifo_w20_d3_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w31_d3_A' is changed to 'fifo_w31_d3_A_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d512_B' is changed to 'fifo_w16_d512_B_x_x_x_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_compute_pro_2_U0' to 'start_for_computebak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_output_result_2_U0' to 'start_for_output_bbk' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_inputs_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_weights_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_betas_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_outputs_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_outputs_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_outputs_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_outputs_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_outputs_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_outputs_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_outputs_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_outputs_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_outputs_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_outputs_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_outputs_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_outputs_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_1/m_axi_outputs_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_1'.
Command       create_rtl_model done; 6.272 sec.
INFO: [HLS 200-111]  Elapsed time: 9.066 seconds; current allocated memory: 1.624 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl apply.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/apply_1 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl apply.1 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/apply_1 
Execute       gen_rtl apply.1 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/apply_1 
Execute       gen_tb_info apply.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_1 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.168 sec.
Execute       report -model apply.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_1_csynth.rpt -f 
Command       report done; 0.209 sec.
Execute       report -model apply.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_1_csynth.xml -f -x 
Command       report done; 0.238 sec.
Execute       report -model apply.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_1.verbose.rpt -verbose -f 
Command       report done; 1.402 sec.
Execute       db_write -model apply.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_1.adb -f 
Command       db_write done; 1.052 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
Command       create_rtl_model done; 0.197 sec.
INFO: [HLS 200-111]  Elapsed time: 4.446 seconds; current allocated memory: 1.626 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/conv -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl conv -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/conv 
Execute       gen_rtl conv -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/conv 
Execute       gen_tb_info conv -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model conv -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_csynth.rpt -f 
Execute       report -model conv -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_csynth.xml -f -x 
Execute       report -model conv -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.verbose.rpt -verbose -f 
Command       report done; 0.95 sec.
Execute       db_write -model conv -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.adb -f 
Command       db_write done; 0.407 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inter_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model inter_layer -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'inter_layer'.
Command       create_rtl_model done; 0.349 sec.
INFO: [HLS 200-111]  Elapsed time: 2.689 seconds; current allocated memory: 1.628 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl inter_layer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/inter_layer -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl inter_layer -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/inter_layer 
Execute       gen_rtl inter_layer -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/inter_layer 
Execute       gen_tb_info inter_layer -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model inter_layer -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_csynth.rpt -f 
Execute       report -model inter_layer -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_csynth.xml -f -x 
Execute       report -model inter_layer -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer.verbose.rpt -verbose -f 
Command       report done; 0.788 sec.
Execute       db_write -model inter_layer -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer.adb -f 
Command       db_write done; 0.536 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_input_fmem2buff_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_input_fmem2buff.6 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_input_fmem2buff_6'.
Command       create_rtl_model done; 0.194 sec.
INFO: [HLS 200-111]  Elapsed time: 2.783 seconds; current allocated memory: 1.629 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_input_fmem2buff.6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_input_fmem2buff_6 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_input_fmem2buff.6 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_input_fmem2buff_6 
Execute       gen_rtl copy_input_fmem2buff.6 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_input_fmem2buff_6 
Execute       gen_tb_info copy_input_fmem2buff.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_6 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_input_fmem2buff.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_6_csynth.rpt -f 
Execute       report -model copy_input_fmem2buff.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_6_csynth.xml -f -x 
Execute       report -model copy_input_fmem2buff.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_6.verbose.rpt -verbose -f 
Command       report done; 0.609 sec.
Execute       db_write -model copy_input_fmem2buff.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_6.adb -f 
Command       db_write done; 0.912 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_weight_fmem2buf_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_weight_fmem2buf.10 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_weight_fmem2buf_10'.
Command       create_rtl_model done; 0.116 sec.
INFO: [HLS 200-111]  Elapsed time: 3.243 seconds; current allocated memory: 1.630 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_weight_fmem2buf.10 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_weight_fmem2buf_10 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_weight_fmem2buf.10 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_weight_fmem2buf_10 
Execute       gen_rtl copy_weight_fmem2buf.10 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_weight_fmem2buf_10 
Execute       gen_tb_info copy_weight_fmem2buf.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_10 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_weight_fmem2buf.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_10_csynth.rpt -f 
Execute       report -model copy_weight_fmem2buf.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_10_csynth.xml -f -x 
Execute       report -model copy_weight_fmem2buf.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_10.verbose.rpt -verbose -f 
Command       report done; 0.218 sec.
Execute       db_write -model copy_weight_fmem2buf.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_10.adb -f 
Command       db_write done; 0.719 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_beta_fmem2buffe_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_beta_fmem2buffe.6 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_beta_fmem2buffe_6'.
Command       create_rtl_model done; 0.135 sec.
INFO: [HLS 200-111]  Elapsed time: 2.465 seconds; current allocated memory: 1.630 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_beta_fmem2buffe.6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_beta_fmem2buffe_6 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_beta_fmem2buffe.6 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_beta_fmem2buffe_6 
Execute       gen_rtl copy_beta_fmem2buffe.6 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_beta_fmem2buffe_6 
Execute       gen_tb_info copy_beta_fmem2buffe.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_6 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_beta_fmem2buffe.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_beta_fmem2buffe_6_csynth.rpt -f 
Execute       report -model copy_beta_fmem2buffe.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_beta_fmem2buffe_6_csynth.xml -f -x 
Execute       report -model copy_beta_fmem2buffe.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_6.verbose.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -model copy_beta_fmem2buffe.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_6.adb -f 
Command       db_write done; 0.504 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data334146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model load_data334146 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data334146.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data334146'.
Command       create_rtl_model done; 0.379 sec.
INFO: [HLS 200-111]  Elapsed time: 2.113 seconds; current allocated memory: 1.632 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data334146 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/load_data334146 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl load_data334146 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/load_data334146 
Execute       gen_rtl load_data334146 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/load_data334146 
Execute       gen_tb_info load_data334146 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data334146 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model load_data334146 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data334146_csynth.rpt -f 
Execute       report -model load_data334146 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data334146_csynth.xml -f -x 
Execute       report -model load_data334146 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data334146.verbose.rpt -verbose -f 
Command       report done; 0.703 sec.
Execute       db_write -model load_data334146 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data334146.adb -f 
Command       db_write done; 0.883 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pro_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute_pro.13 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_13.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_pro_13_beta_regs' to 'compute_pro_13_bebck' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hadd_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hcmp_1tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pro_13'.
Command       create_rtl_model done; 0.624 sec.
INFO: [HLS 200-111]  Elapsed time: 3.753 seconds; current allocated memory: 1.635 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pro.13 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/compute_pro_13 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl compute_pro.13 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/compute_pro_13 
Execute       gen_rtl compute_pro.13 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/compute_pro_13 
Execute       gen_tb_info compute_pro.13 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_13 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.168 sec.
Execute       report -model compute_pro.13 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_13_csynth.rpt -f 
Command       report done; 0.19 sec.
Execute       report -model compute_pro.13 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_13_csynth.xml -f -x 
Command       report done; 0.194 sec.
Execute       report -model compute_pro.13 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_13.verbose.rpt -verbose -f 
Command       report done; 1.64 sec.
Execute       db_write -model compute_pro.13 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_13.adb -f 
Command       db_write done; 1.704 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model output_result.13 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result_13'.
Command       create_rtl_model done; 0.141 sec.
INFO: [HLS 200-111]  Elapsed time: 5.818 seconds; current allocated memory: 1.636 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl output_result.13 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/output_result_13 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl output_result.13 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/output_result_13 
Execute       gen_rtl output_result.13 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/output_result_13 
Execute       gen_tb_info output_result.13 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_13 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model output_result.13 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_13_csynth.rpt -f 
Execute       report -model output_result.13 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_13_csynth.xml -f -x 
Execute       report -model output_result.13 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_13.verbose.rpt -verbose -f 
Command       report done; 0.578 sec.
Execute       db_write -model output_result.13 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_13.adb -f 
Command       db_write done; 0.805 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model apply.12 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_12.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1296_B' is changed to 'fifo_w16_d1296_B_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_B' is changed to 'fifo_w16_d4_B_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w31_d3_A' is changed to 'fifo_w31_d3_A_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d512_B' is changed to 'fifo_w16_d512_B_x_x_x_x_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_compute_pro_13_U0' to 'start_for_computebdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_output_result_13_U0' to 'start_for_output_bek' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_inputs_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_weights_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_betas_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_outputs_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_outputs_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_outputs_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_outputs_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_outputs_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_outputs_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_outputs_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_outputs_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_outputs_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_outputs_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_outputs_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_outputs_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_12/m_axi_outputs_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_12'.
Command       create_rtl_model done; 6.63 sec.
INFO: [HLS 200-111]  Elapsed time: 9.419 seconds; current allocated memory: 1.638 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl apply.12 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/apply_12 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl apply.12 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/apply_12 
Execute       gen_rtl apply.12 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/apply_12 
Execute       gen_tb_info apply.12 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_12 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model apply.12 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_12_csynth.rpt -f 
Execute       report -model apply.12 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_12_csynth.xml -f -x 
Execute       report -model apply.12 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_12.verbose.rpt -verbose -f 
Command       report done; 0.891 sec.
Execute       db_write -model apply.12 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_12.adb -f 
Command       db_write done; 0.834 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv.11 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_11'.
Command       create_rtl_model done; 0.174 sec.
INFO: [HLS 200-111]  Elapsed time: 3.212 seconds; current allocated memory: 1.640 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv.11 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/conv_11 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl conv.11 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/conv_11 
Execute       gen_rtl conv.11 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/conv_11 
Execute       gen_tb_info conv.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_11 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model conv.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_11_csynth.rpt -f 
Execute       report -model conv.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_11_csynth.xml -f -x 
Execute       report -model conv.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_11.verbose.rpt -verbose -f 
Command       report done; 0.667 sec.
Execute       db_write -model conv.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_11.adb -f 
Command       db_write done; 0.46 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inter_layer_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model inter_layer.10 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_10.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'inter_layer_10'.
Command       create_rtl_model done; 0.272 sec.
INFO: [HLS 200-111]  Elapsed time: 2.409 seconds; current allocated memory: 1.641 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl inter_layer.10 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/inter_layer_10 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl inter_layer.10 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/inter_layer_10 
Execute       gen_rtl inter_layer.10 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/inter_layer_10 
Execute       gen_tb_info inter_layer.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_10 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model inter_layer.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_10_csynth.rpt -f 
Execute       report -model inter_layer.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_10_csynth.xml -f -x 
Execute       report -model inter_layer.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_10.verbose.rpt -verbose -f 
Command       report done; 0.602 sec.
Execute       db_write -model inter_layer.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_10.adb -f 
Command       db_write done; 0.541 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_input_fmem2buff_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_input_fmem2buff.3 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_input_fmem2buff_3'.
Command       create_rtl_model done; 0.191 sec.
INFO: [HLS 200-111]  Elapsed time: 2.647 seconds; current allocated memory: 1.643 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_input_fmem2buff.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_input_fmem2buff_3 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_input_fmem2buff.3 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_input_fmem2buff_3 
Execute       gen_rtl copy_input_fmem2buff.3 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_input_fmem2buff_3 
Execute       gen_tb_info copy_input_fmem2buff.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_3 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_input_fmem2buff.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_3_csynth.rpt -f 
Execute       report -model copy_input_fmem2buff.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_3_csynth.xml -f -x 
Execute       report -model copy_input_fmem2buff.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_3.verbose.rpt -verbose -f 
Command       report done; 0.607 sec.
Execute       db_write -model copy_input_fmem2buff.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_3.adb -f 
Command       db_write done; 0.941 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_weight_fmem2buf_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_weight_fmem2buf.4 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_weight_fmem2buf_4'.
Command       create_rtl_model done; 0.143 sec.
INFO: [HLS 200-111]  Elapsed time: 3.338 seconds; current allocated memory: 1.643 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_weight_fmem2buf.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_weight_fmem2buf_4 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_weight_fmem2buf.4 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_weight_fmem2buf_4 
Execute       gen_rtl copy_weight_fmem2buf.4 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_weight_fmem2buf_4 
Execute       gen_tb_info copy_weight_fmem2buf.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_4 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_weight_fmem2buf.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_4_csynth.rpt -f 
Execute       report -model copy_weight_fmem2buf.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_4_csynth.xml -f -x 
Execute       report -model copy_weight_fmem2buf.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_4.verbose.rpt -verbose -f 
Command       report done; 0.298 sec.
Execute       db_write -model copy_weight_fmem2buf.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_4.adb -f 
Command       db_write done; 0.723 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data337149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model load_data337149 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data337149.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data337149'.
Command       create_rtl_model done; 0.394 sec.
INFO: [HLS 200-111]  Elapsed time: 2.546 seconds; current allocated memory: 1.645 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data337149 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/load_data337149 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl load_data337149 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/load_data337149 
Execute       gen_rtl load_data337149 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/load_data337149 
Execute       gen_tb_info load_data337149 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data337149 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model load_data337149 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data337149_csynth.rpt -f 
Execute       report -model load_data337149 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data337149_csynth.xml -f -x 
Execute       report -model load_data337149 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data337149.verbose.rpt -verbose -f 
Command       report done; 0.921 sec.
Execute       db_write -model load_data337149 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data337149.adb -f 
Command       db_write done; 1.238 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pro_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute_pro.7 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_7.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_pro_7_output_temp_0' to 'compute_pro_7_outbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_7_output_temp_1' to 'compute_pro_7_outbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_7_output_temp_2' to 'compute_pro_7_outbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_7_output_temp_3' to 'compute_pro_7_outbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_7_output_temp_4' to 'compute_pro_7_outbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_7_output_temp_5' to 'compute_pro_7_outbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_7_output_temp_6' to 'compute_pro_7_outbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_7_output_temp_7' to 'compute_pro_7_outbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_7_output_temp_8' to 'compute_pro_7_outbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_7_output_temp_9' to 'compute_pro_7_outbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_7_output_temp_10' to 'compute_pro_7_outbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_7_output_temp_11' to 'compute_pro_7_outbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_7_output_temp_12' to 'compute_pro_7_outbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_7_output_temp_13' to 'compute_pro_7_outbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_7_output_temp_14' to 'compute_pro_7_outbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_7_output_temp_15' to 'compute_pro_7_outbun' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hadd_1bkb': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hcmp_1tde': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pro_7'.
Command       create_rtl_model done; 2.318 sec.
INFO: [HLS 200-111]  Elapsed time: 6.071 seconds; current allocated memory: 1.650 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pro.7 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/compute_pro_7 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl compute_pro.7 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/compute_pro_7 
Execute       gen_rtl compute_pro.7 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/compute_pro_7 
Execute       gen_tb_info compute_pro.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_7 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.22 sec.
Execute       report -model compute_pro.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_7_csynth.rpt -f 
Command       report done; 0.281 sec.
Execute       report -model compute_pro.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_7_csynth.xml -f -x 
Command       report done; 0.255 sec.
Execute       report -model compute_pro.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_7.verbose.rpt -verbose -f 
Command       report done; 2.872 sec.
Execute       db_write -model compute_pro.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_7.adb -f 
Command       db_write done; 3.168 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model output_result.7 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result_7'.
Command       create_rtl_model done; 0.212 sec.
INFO: [HLS 200-111]  Elapsed time: 9.593 seconds; current allocated memory: 1.652 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl output_result.7 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/output_result_7 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl output_result.7 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/output_result_7 
Execute       gen_rtl output_result.7 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/output_result_7 
Execute       gen_tb_info output_result.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_7 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model output_result.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_7_csynth.rpt -f 
Execute       report -model output_result.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_7_csynth.xml -f -x 
Execute       report -model output_result.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_7.verbose.rpt -verbose -f 
Command       report done; 0.561 sec.
Execute       db_write -model output_result.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_7.adb -f 
Command       db_write done; 0.938 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model apply.6 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_6.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1296_B' is changed to 'fifo_w16_d1296_B_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d36_B' is changed to 'fifo_w16_d36_B_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w19_d3_A' is changed to 'fifo_w19_d3_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w31_d3_A' is changed to 'fifo_w31_d3_A_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d512_B' is changed to 'fifo_w16_d512_B_x_x_x_x_x_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_compute_pro_7_U0' to 'start_for_computebvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_output_result_7_U0' to 'start_for_output_bwn' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_inputs_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_weights_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_betas_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_outputs_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_outputs_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_outputs_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_outputs_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_outputs_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_outputs_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_outputs_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_outputs_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_outputs_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_outputs_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_outputs_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_outputs_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_6/m_axi_outputs_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_6'.
Command       create_rtl_model done; 6.764 sec.
INFO: [HLS 200-111]  Elapsed time: 9.592 seconds; current allocated memory: 1.655 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl apply.6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/apply_6 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl apply.6 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/apply_6 
Execute       gen_rtl apply.6 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/apply_6 
Execute       gen_tb_info apply.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_6 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.214 sec.
Execute       report -model apply.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_6_csynth.rpt -f 
Command       report done; 0.2 sec.
Execute       report -model apply.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_6_csynth.xml -f -x 
Command       report done; 0.206 sec.
Execute       report -model apply.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_6.verbose.rpt -verbose -f 
Command       report done; 1.466 sec.
Execute       db_write -model apply.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_6.adb -f 
Command       db_write done; 1.265 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv.5 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_5'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 4.871 seconds; current allocated memory: 1.657 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/conv_5 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl conv.5 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/conv_5 
Execute       gen_rtl conv.5 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/conv_5 
Execute       gen_tb_info conv.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_5 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model conv.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_5_csynth.rpt -f 
Execute       report -model conv.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_5_csynth.xml -f -x 
Execute       report -model conv.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_5.verbose.rpt -verbose -f 
Command       report done; 0.878 sec.
Execute       db_write -model conv.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_5.adb -f 
Command       db_write done; 0.601 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inter_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model inter_layer.4 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_4.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'inter_layer_4'.
Command       create_rtl_model done; 0.333 sec.
INFO: [HLS 200-111]  Elapsed time: 2.906 seconds; current allocated memory: 1.658 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl inter_layer.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/inter_layer_4 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl inter_layer.4 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/inter_layer_4 
Execute       gen_rtl inter_layer.4 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/inter_layer_4 
Execute       gen_tb_info inter_layer.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_4 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model inter_layer.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_4_csynth.rpt -f 
Execute       report -model inter_layer.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_4_csynth.xml -f -x 
Execute       report -model inter_layer.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_4.verbose.rpt -verbose -f 
Command       report done; 0.755 sec.
Execute       db_write -model inter_layer.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_4.adb -f 
Command       db_write done; 0.646 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_input_fmem2buff_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_input_fmem2buff.7 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_input_fmem2buff_7'.
Command       create_rtl_model done; 0.206 sec.
INFO: [HLS 200-111]  Elapsed time: 3.091 seconds; current allocated memory: 1.660 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_input_fmem2buff.7 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_input_fmem2buff_7 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_input_fmem2buff.7 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_input_fmem2buff_7 
Execute       gen_rtl copy_input_fmem2buff.7 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_input_fmem2buff_7 
Execute       gen_tb_info copy_input_fmem2buff.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_7 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_input_fmem2buff.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_7_csynth.rpt -f 
Execute       report -model copy_input_fmem2buff.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_7_csynth.xml -f -x 
Execute       report -model copy_input_fmem2buff.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_7.verbose.rpt -verbose -f 
Command       report done; 0.639 sec.
Execute       db_write -model copy_input_fmem2buff.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_7.adb -f 
Command       db_write done; 0.969 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_weight_fmem2buf_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_weight_fmem2buf.9 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_weight_fmem2buf_9'.
Command       create_rtl_model done; 0.169 sec.
INFO: [HLS 200-111]  Elapsed time: 3.436 seconds; current allocated memory: 1.661 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_weight_fmem2buf.9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_weight_fmem2buf_9 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_weight_fmem2buf.9 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_weight_fmem2buf_9 
Execute       gen_rtl copy_weight_fmem2buf.9 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_weight_fmem2buf_9 
Execute       gen_tb_info copy_weight_fmem2buf.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_9 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_weight_fmem2buf.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_9_csynth.rpt -f 
Execute       report -model copy_weight_fmem2buf.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_9_csynth.xml -f -x 
Execute       report -model copy_weight_fmem2buf.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_9.verbose.rpt -verbose -f 
Command       report done; 0.303 sec.
Execute       db_write -model copy_weight_fmem2buf.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_9.adb -f 
Command       db_write done; 0.767 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_beta_fmem2buffe_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_beta_fmem2buffe.5 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_beta_fmem2buffe_5'.
Command       create_rtl_model done; 0.162 sec.
INFO: [HLS 200-111]  Elapsed time: 2.82 seconds; current allocated memory: 1.661 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_beta_fmem2buffe.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_beta_fmem2buffe_5 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_beta_fmem2buffe.5 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_beta_fmem2buffe_5 
Execute       gen_rtl copy_beta_fmem2buffe.5 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_beta_fmem2buffe_5 
Execute       gen_tb_info copy_beta_fmem2buffe.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_5 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_beta_fmem2buffe.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_beta_fmem2buffe_5_csynth.rpt -f 
Execute       report -model copy_beta_fmem2buffe.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_beta_fmem2buffe_5_csynth.xml -f -x 
Execute       report -model copy_beta_fmem2buffe.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_5.verbose.rpt -verbose -f 
Command       report done; 0.174 sec.
Execute       db_write -model copy_beta_fmem2buffe.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_5.adb -f 
Command       db_write done; 0.724 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data340152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model load_data340152 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data340152.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data340152'.
Command       create_rtl_model done; 0.392 sec.
INFO: [HLS 200-111]  Elapsed time: 2.463 seconds; current allocated memory: 1.663 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data340152 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/load_data340152 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl load_data340152 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/load_data340152 
Execute       gen_rtl load_data340152 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/load_data340152 
Execute       gen_tb_info load_data340152 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data340152 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model load_data340152 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data340152_csynth.rpt -f 
Execute       report -model load_data340152 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data340152_csynth.xml -f -x 
Execute       report -model load_data340152 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data340152.verbose.rpt -verbose -f 
Command       report done; 0.69 sec.
Execute       db_write -model load_data340152 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data340152.adb -f 
Command       db_write done; 1.03 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pro_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute_pro.11 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_11.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_pro_11_beta_regs' to 'compute_pro_11_bebxn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hadd_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hcmp_1tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pro_11'.
Command       create_rtl_model done; 0.684 sec.
INFO: [HLS 200-111]  Elapsed time: 4.062 seconds; current allocated memory: 1.666 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pro.11 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/compute_pro_11 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl compute_pro.11 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/compute_pro_11 
Execute       gen_rtl compute_pro.11 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/compute_pro_11 
Execute       gen_tb_info compute_pro.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_11 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.172 sec.
Execute       report -model compute_pro.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_11_csynth.rpt -f 
Command       report done; 0.197 sec.
Execute       report -model compute_pro.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_11_csynth.xml -f -x 
Command       report done; 0.122 sec.
Execute       report -model compute_pro.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_11.verbose.rpt -verbose -f 
Command       report done; 1.725 sec.
Execute       db_write -model compute_pro.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_11.adb -f 
Command       db_write done; 1.949 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model output_result.11 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result_11'.
Command       create_rtl_model done; 0.163 sec.
INFO: [HLS 200-111]  Elapsed time: 5.987 seconds; current allocated memory: 1.667 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl output_result.11 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/output_result_11 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl output_result.11 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/output_result_11 
Execute       gen_rtl output_result.11 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/output_result_11 
Execute       gen_tb_info output_result.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_11 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model output_result.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_11_csynth.rpt -f 
Execute       report -model output_result.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_11_csynth.xml -f -x 
Execute       report -model output_result.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_11.verbose.rpt -verbose -f 
Command       report done; 0.619 sec.
Execute       db_write -model output_result.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_11.adb -f 
Command       db_write done; 1.007 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model apply.10 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_10.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1296_B' is changed to 'fifo_w16_d1296_B_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_B' is changed to 'fifo_w16_d4_B_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w31_d3_A' is changed to 'fifo_w31_d3_A_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d512_B' is changed to 'fifo_w16_d512_B_x_x_x_x_x_x_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_compute_pro_11_U0' to 'start_for_computebyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_output_result_11_U0' to 'start_for_output_bzo' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_inputs_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_weights_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_betas_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_outputs_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_outputs_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_outputs_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_outputs_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_outputs_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_outputs_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_outputs_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_outputs_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_outputs_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_outputs_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_outputs_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_outputs_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_10/m_axi_outputs_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_10'.
Command       create_rtl_model done; 6.783 sec.
INFO: [HLS 200-111]  Elapsed time: 9.906 seconds; current allocated memory: 1.669 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl apply.10 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/apply_10 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl apply.10 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/apply_10 
Execute       gen_rtl apply.10 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/apply_10 
Execute       gen_tb_info apply.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_10 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model apply.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_10_csynth.rpt -f 
Execute       report -model apply.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_10_csynth.xml -f -x 
Execute       report -model apply.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_10.verbose.rpt -verbose -f 
Command       report done; 0.723 sec.
Execute       db_write -model apply.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_10.adb -f 
Command       db_write done; 0.894 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv.9 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_9'.
Command       create_rtl_model done; 0.165 sec.
INFO: [HLS 200-111]  Elapsed time: 3.493 seconds; current allocated memory: 1.671 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv.9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/conv_9 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl conv.9 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/conv_9 
Execute       gen_rtl conv.9 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/conv_9 
Execute       gen_tb_info conv.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_9 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model conv.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_9_csynth.rpt -f 
Execute       report -model conv.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_9_csynth.xml -f -x 
Execute       report -model conv.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_9.verbose.rpt -verbose -f 
Command       report done; 0.693 sec.
Execute       db_write -model conv.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_9.adb -f 
Command       db_write done; 0.608 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inter_layer_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model inter_layer.8 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_8.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'inter_layer_8'.
Command       create_rtl_model done; 0.351 sec.
INFO: [HLS 200-111]  Elapsed time: 2.869 seconds; current allocated memory: 1.672 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl inter_layer.8 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/inter_layer_8 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl inter_layer.8 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/inter_layer_8 
Execute       gen_rtl inter_layer.8 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/inter_layer_8 
Execute       gen_tb_info inter_layer.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_8 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model inter_layer.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_8_csynth.rpt -f 
Execute       report -model inter_layer.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_8_csynth.xml -f -x 
Execute       report -model inter_layer.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_8.verbose.rpt -verbose -f 
Command       report done; 0.52 sec.
Execute       db_write -model inter_layer.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_8.adb -f 
Command       db_write done; 0.643 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_input_fmem2buff_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_input_fmem2buff.4 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_input_fmem2buff_4'.
Command       create_rtl_model done; 0.171 sec.
INFO: [HLS 200-111]  Elapsed time: 2.884 seconds; current allocated memory: 1.673 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_input_fmem2buff.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_input_fmem2buff_4 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_input_fmem2buff.4 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_input_fmem2buff_4 
Execute       gen_rtl copy_input_fmem2buff.4 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_input_fmem2buff_4 
Execute       gen_tb_info copy_input_fmem2buff.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_4 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_input_fmem2buff.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_4_csynth.rpt -f 
Execute       report -model copy_input_fmem2buff.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_4_csynth.xml -f -x 
Execute       report -model copy_input_fmem2buff.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_4.verbose.rpt -verbose -f 
Command       report done; 0.252 sec.
Execute       db_write -model copy_input_fmem2buff.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_4.adb -f 
Command       db_write done; 0.759 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_weight_fmem2buf_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_weight_fmem2buf.2 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_weight_fmem2buf_2'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 2.619 seconds; current allocated memory: 1.674 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_weight_fmem2buf.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_weight_fmem2buf_2 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_weight_fmem2buf.2 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_weight_fmem2buf_2 
Execute       gen_rtl copy_weight_fmem2buf.2 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_weight_fmem2buf_2 
Execute       gen_tb_info copy_weight_fmem2buf.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_2 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_weight_fmem2buf.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_2_csynth.rpt -f 
Execute       report -model copy_weight_fmem2buf.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_2_csynth.xml -f -x 
Execute       report -model copy_weight_fmem2buf.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_2.verbose.rpt -verbose -f 
Command       report done; 0.301 sec.
Execute       db_write -model copy_weight_fmem2buf.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_2.adb -f 
Command       db_write done; 0.842 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data343155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model load_data343155 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data343155.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data343155'.
Command       create_rtl_model done; 0.454 sec.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 1.676 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data343155 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/load_data343155 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl load_data343155 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/load_data343155 
Execute       gen_rtl load_data343155 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/load_data343155 
Execute       gen_tb_info load_data343155 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data343155 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model load_data343155 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data343155_csynth.rpt -f 
Execute       report -model load_data343155 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data343155_csynth.xml -f -x 
Execute       report -model load_data343155 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data343155.verbose.rpt -verbose -f 
Command       report done; 0.793 sec.
Execute       db_write -model load_data343155 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data343155.adb -f 
Command       db_write done; 1.181 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pro_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute_pro.6 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_6.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_pro_6_output_temp_0' to 'compute_pro_6_outbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_6_output_temp_1' to 'compute_pro_6_outbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_6_output_temp_2' to 'compute_pro_6_outbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_6_output_temp_3' to 'compute_pro_6_outbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_6_output_temp_4' to 'compute_pro_6_outbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_6_output_temp_5' to 'compute_pro_6_outbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_6_output_temp_6' to 'compute_pro_6_outbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_6_output_temp_7' to 'compute_pro_6_outbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_6_output_temp_8' to 'compute_pro_6_outbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_6_output_temp_9' to 'compute_pro_6_outbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_6_output_temp_10' to 'compute_pro_6_outbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_6_output_temp_11' to 'compute_pro_6_outbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_6_output_temp_12' to 'compute_pro_6_outbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_6_output_temp_13' to 'compute_pro_6_outbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_6_output_temp_14' to 'compute_pro_6_outbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_6_output_temp_15' to 'compute_pro_6_outbPq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hadd_1bkb': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hcmp_1tde': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pro_6'.
Command       create_rtl_model done; 2.557 sec.
INFO: [HLS 200-111]  Elapsed time: 6.053 seconds; current allocated memory: 1.680 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pro.6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/compute_pro_6 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl compute_pro.6 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/compute_pro_6 
Execute       gen_rtl compute_pro.6 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/compute_pro_6 
Execute       gen_tb_info compute_pro.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_6 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.26 sec.
Execute       report -model compute_pro.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_6_csynth.rpt -f 
Command       report done; 0.195 sec.
Execute       report -model compute_pro.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_6_csynth.xml -f -x 
Command       report done; 0.264 sec.
Execute       report -model compute_pro.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_6.verbose.rpt -verbose -f 
Command       report done; 3.2 sec.
Execute       db_write -model compute_pro.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_6.adb -f 
Command       db_write done; 2.907 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model output_result.6 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result_6'.
Command       create_rtl_model done; 0.198 sec.
INFO: [HLS 200-111]  Elapsed time: 9.651 seconds; current allocated memory: 1.682 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl output_result.6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/output_result_6 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl output_result.6 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/output_result_6 
Execute       gen_rtl output_result.6 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/output_result_6 
Execute       gen_tb_info output_result.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_6 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model output_result.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_6_csynth.rpt -f 
Execute       report -model output_result.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_6_csynth.xml -f -x 
Execute       report -model output_result.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_6.verbose.rpt -verbose -f 
Command       report done; 0.615 sec.
Execute       db_write -model output_result.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_6.adb -f 
Command       db_write done; 1.04 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model apply.5 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_5.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1296_B' is changed to 'fifo_w16_d1296_B_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d36_B' is changed to 'fifo_w16_d36_B_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w18_d3_A' is changed to 'fifo_w18_d3_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w31_d3_A' is changed to 'fifo_w31_d3_A_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d512_B' is changed to 'fifo_w16_d512_B_x_x_x_x_x_x_x_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_compute_pro_6_U0' to 'start_for_computebQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_output_result_6_U0' to 'start_for_output_bRq' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_inputs_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_weights_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_betas_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_outputs_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_outputs_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_outputs_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_outputs_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_outputs_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_outputs_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_outputs_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_outputs_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_outputs_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_outputs_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_outputs_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_outputs_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_5/m_axi_outputs_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_5'.
Command       create_rtl_model done; 7.39 sec.
INFO: [HLS 200-111]  Elapsed time: 10.481 seconds; current allocated memory: 1.686 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl apply.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/apply_5 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl apply.5 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/apply_5 
Execute       gen_rtl apply.5 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/apply_5 
Execute       gen_tb_info apply.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_5 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.222 sec.
Execute       report -model apply.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_5_csynth.rpt -f 
Command       report done; 0.219 sec.
Execute       report -model apply.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_5_csynth.xml -f -x 
Command       report done; 0.159 sec.
Execute       report -model apply.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_5.verbose.rpt -verbose -f 
Command       report done; 1.309 sec.
Execute       db_write -model apply.5 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_5.adb -f 
Command       db_write done; 1.274 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv.4 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_4'.
Command       create_rtl_model done; 0.207 sec.
INFO: [HLS 200-111]  Elapsed time: 4.718 seconds; current allocated memory: 1.687 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/conv_4 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl conv.4 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/conv_4 
Execute       gen_rtl conv.4 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/conv_4 
Execute       gen_tb_info conv.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_4 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model conv.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_4_csynth.rpt -f 
Execute       report -model conv.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_4_csynth.xml -f -x 
Execute       report -model conv.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_4.verbose.rpt -verbose -f 
Command       report done; 0.842 sec.
Execute       db_write -model conv.4 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_4.adb -f 
Command       db_write done; 0.475 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inter_layer265' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model inter_layer265 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer265.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'inter_layer265'.
Command       create_rtl_model done; 0.368 sec.
INFO: [HLS 200-111]  Elapsed time: 2.852 seconds; current allocated memory: 1.689 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl inter_layer265 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/inter_layer265 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl inter_layer265 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/inter_layer265 
Execute       gen_rtl inter_layer265 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/inter_layer265 
Execute       gen_tb_info inter_layer265 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer265 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model inter_layer265 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer265_csynth.rpt -f 
Execute       report -model inter_layer265 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer265_csynth.xml -f -x 
Execute       report -model inter_layer265 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer265.verbose.rpt -verbose -f 
Command       report done; 0.732 sec.
Execute       db_write -model inter_layer265 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer265.adb -f 
Command       db_write done; 0.693 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_input_fmem2buff_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_input_fmem2buff.9 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_input_fmem2buff_9'.
Command       create_rtl_model done; 0.168 sec.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 1.690 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_input_fmem2buff.9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_input_fmem2buff_9 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_input_fmem2buff.9 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_input_fmem2buff_9 
Execute       gen_rtl copy_input_fmem2buff.9 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_input_fmem2buff_9 
Execute       gen_tb_info copy_input_fmem2buff.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_9 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_input_fmem2buff.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_9_csynth.rpt -f 
Execute       report -model copy_input_fmem2buff.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_9_csynth.xml -f -x 
Execute       report -model copy_input_fmem2buff.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_9.verbose.rpt -verbose -f 
Command       report done; 0.35 sec.
Execute       db_write -model copy_input_fmem2buff.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_9.adb -f 
Command       db_write done; 0.963 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_weight_fmem2buf_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_weight_fmem2buf.7 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_weight_fmem2buf_7'.
Command       create_rtl_model done; 0.188 sec.
INFO: [HLS 200-111]  Elapsed time: 3.166 seconds; current allocated memory: 1.690 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_weight_fmem2buf.7 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_weight_fmem2buf_7 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_weight_fmem2buf.7 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_weight_fmem2buf_7 
Execute       gen_rtl copy_weight_fmem2buf.7 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_weight_fmem2buf_7 
Execute       gen_tb_info copy_weight_fmem2buf.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_7 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_weight_fmem2buf.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_7_csynth.rpt -f 
Execute       report -model copy_weight_fmem2buf.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_7_csynth.xml -f -x 
Execute       report -model copy_weight_fmem2buf.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_7.verbose.rpt -verbose -f 
Command       report done; 0.277 sec.
Execute       db_write -model copy_weight_fmem2buf.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_7.adb -f 
Command       db_write done; 0.787 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_beta_fmem2buffe_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_beta_fmem2buffe.3 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_beta_fmem2buffe_3'.
Command       create_rtl_model done; 0.167 sec.
INFO: [HLS 200-111]  Elapsed time: 2.883 seconds; current allocated memory: 1.691 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_beta_fmem2buffe.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_beta_fmem2buffe_3 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_beta_fmem2buffe.3 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_beta_fmem2buffe_3 
Execute       gen_rtl copy_beta_fmem2buffe.3 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_beta_fmem2buffe_3 
Execute       gen_tb_info copy_beta_fmem2buffe.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_3 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_beta_fmem2buffe.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_beta_fmem2buffe_3_csynth.rpt -f 
Execute       report -model copy_beta_fmem2buffe.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_beta_fmem2buffe_3_csynth.xml -f -x 
Execute       report -model copy_beta_fmem2buffe.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_3.verbose.rpt -verbose -f 
Command       report done; 0.142 sec.
Execute       db_write -model copy_beta_fmem2buffe.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_3.adb -f 
Command       db_write done; 0.713 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data_1158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model load_data.1158 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_1158.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data_1158'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 2.486 seconds; current allocated memory: 1.692 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data.1158 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/load_data_1158 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl load_data.1158 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/load_data_1158 
Execute       gen_rtl load_data.1158 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/load_data_1158 
Execute       gen_tb_info load_data.1158 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_1158 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model load_data.1158 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data_1158_csynth.rpt -f 
Execute       report -model load_data.1158 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data_1158_csynth.xml -f -x 
Execute       report -model load_data.1158 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_1158.verbose.rpt -verbose -f 
Command       report done; 0.416 sec.
Execute       db_write -model load_data.1158 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_1158.adb -f 
Command       db_write done; 0.954 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pro_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute_pro.9 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_9.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_pro_9_beta_regs' to 'compute_pro_9_betbSr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hadd_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hcmp_1tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pro_9'.
Command       create_rtl_model done; 0.75 sec.
INFO: [HLS 200-111]  Elapsed time: 3.634 seconds; current allocated memory: 1.695 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pro.9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/compute_pro_9 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl compute_pro.9 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/compute_pro_9 
Execute       gen_rtl compute_pro.9 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/compute_pro_9 
Execute       gen_tb_info compute_pro.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_9 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.159 sec.
Execute       report -model compute_pro.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_9_csynth.rpt -f 
Command       report done; 0.172 sec.
Execute       report -model compute_pro.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_9_csynth.xml -f -x 
Command       report done; 0.145 sec.
Execute       report -model compute_pro.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_9.verbose.rpt -verbose -f 
Command       report done; 1.586 sec.
Execute       db_write -model compute_pro.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_9.adb -f 
Command       db_write done; 2.107 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model output_result.9 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result_9'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 5.982 seconds; current allocated memory: 1.696 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl output_result.9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/output_result_9 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl output_result.9 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/output_result_9 
Execute       gen_rtl output_result.9 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/output_result_9 
Execute       gen_tb_info output_result.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_9 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model output_result.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_9_csynth.rpt -f 
Execute       report -model output_result.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_9_csynth.xml -f -x 
Execute       report -model output_result.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_9.verbose.rpt -verbose -f 
Command       report done; 0.417 sec.
Execute       db_write -model output_result.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_9.adb -f 
Command       db_write done; 0.901 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model apply.8 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_8.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1296_B' is changed to 'fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_B' is changed to 'fifo_w16_d4_B_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w18_d3_A' is changed to 'fifo_w18_d3_A_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w31_d3_A' is changed to 'fifo_w31_d3_A_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d512_B' is changed to 'fifo_w16_d512_B_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_compute_pro_9_U0' to 'start_for_computebTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_output_result_9_U0' to 'start_for_output_bUr' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_inputs_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_weights_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_betas_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_outputs_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_outputs_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_outputs_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_outputs_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_outputs_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_outputs_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_outputs_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_outputs_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_outputs_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_outputs_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_outputs_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_outputs_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_8/m_axi_outputs_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_8'.
Command       create_rtl_model done; 7.242 sec.
INFO: [HLS 200-111]  Elapsed time: 9.83 seconds; current allocated memory: 1.698 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl apply.8 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/apply_8 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl apply.8 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/apply_8 
Execute       gen_rtl apply.8 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/apply_8 
Execute       gen_tb_info apply.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_8 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model apply.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_8_csynth.rpt -f 
Execute       report -model apply.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_8_csynth.xml -f -x 
Execute       report -model apply.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_8.verbose.rpt -verbose -f 
Command       report done; 0.535 sec.
Execute       db_write -model apply.8 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_8.adb -f 
Command       db_write done; 0.862 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv.7 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_7'.
Command       create_rtl_model done; 0.218 sec.
INFO: [HLS 200-111]  Elapsed time: 3.257 seconds; current allocated memory: 1.700 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv.7 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/conv_7 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl conv.7 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/conv_7 
Execute       gen_rtl conv.7 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/conv_7 
Execute       gen_tb_info conv.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_7 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model conv.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_7_csynth.rpt -f 
Execute       report -model conv.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_7_csynth.xml -f -x 
Execute       report -model conv.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_7.verbose.rpt -verbose -f 
Command       report done; 0.47 sec.
Execute       db_write -model conv.7 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_7.adb -f 
Command       db_write done; 0.646 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inter_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model inter_layer.6 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_6.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'inter_layer_6'.
Command       create_rtl_model done; 0.359 sec.
INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 1.701 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl inter_layer.6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/inter_layer_6 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl inter_layer.6 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/inter_layer_6 
Execute       gen_rtl inter_layer.6 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/inter_layer_6 
Execute       gen_tb_info inter_layer.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_6 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model inter_layer.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_6_csynth.rpt -f 
Execute       report -model inter_layer.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_6_csynth.xml -f -x 
Execute       report -model inter_layer.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_6.verbose.rpt -verbose -f 
Command       report done; 0.378 sec.
Execute       db_write -model inter_layer.6 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_6.adb -f 
Command       db_write done; 0.976 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data348161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model load_data348161 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data348161.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data348161'.
Command       create_rtl_model done; 0.255 sec.
INFO: [HLS 200-111]  Elapsed time: 2.887 seconds; current allocated memory: 1.703 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data348161 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/load_data348161 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl load_data348161 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/load_data348161 
Execute       gen_rtl load_data348161 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/load_data348161 
Execute       gen_tb_info load_data348161 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data348161 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model load_data348161 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data348161_csynth.rpt -f 
Execute       report -model load_data348161 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data348161_csynth.xml -f -x 
Execute       report -model load_data348161 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data348161.verbose.rpt -verbose -f 
Command       report done; 0.808 sec.
Execute       db_write -model load_data348161 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data348161.adb -f 
Command       db_write done; 1.467 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pro_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute_pro.3 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_pro_3_output_temp_0' to 'compute_pro_3_outbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_3_output_temp_1' to 'compute_pro_3_outbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_3_output_temp_2' to 'compute_pro_3_outbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_3_output_temp_3' to 'compute_pro_3_outbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_3_output_temp_4' to 'compute_pro_3_outbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_3_output_temp_5' to 'compute_pro_3_outb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_3_output_temp_6' to 'compute_pro_3_outb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_3_output_temp_7' to 'compute_pro_3_outb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_3_output_temp_8' to 'compute_pro_3_outb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_3_output_temp_9' to 'compute_pro_3_outb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_3_output_temp_10' to 'compute_pro_3_outb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_3_output_temp_11' to 'compute_pro_3_outb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_3_output_temp_12' to 'compute_pro_3_outb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_3_output_temp_13' to 'compute_pro_3_outb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_3_output_temp_14' to 'compute_pro_3_outb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_3_output_temp_15' to 'compute_pro_3_outcau' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hadd_1bkb': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hcmp_1tde': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pro_3'.
Command       create_rtl_model done; 2.565 sec.
INFO: [HLS 200-111]  Elapsed time: 6.586 seconds; current allocated memory: 1.708 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pro.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/compute_pro_3 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl compute_pro.3 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/compute_pro_3 
Execute       gen_rtl compute_pro.3 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/compute_pro_3 
Execute       gen_tb_info compute_pro.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_3 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.227 sec.
Execute       report -model compute_pro.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_3_csynth.rpt -f 
Command       report done; 0.212 sec.
Execute       report -model compute_pro.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_3_csynth.xml -f -x 
Command       report done; 0.267 sec.
Execute       report -model compute_pro.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_3.verbose.rpt -verbose -f 
Command       report done; 3.153 sec.
Execute       db_write -model compute_pro.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_3.adb -f 
Command       db_write done; 3.243 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model output_result.3 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result_3'.
Command       create_rtl_model done; 0.178 sec.
INFO: [HLS 200-111]  Elapsed time: 10.011 seconds; current allocated memory: 1.710 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl output_result.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/output_result_3 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl output_result.3 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/output_result_3 
Execute       gen_rtl output_result.3 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/output_result_3 
Execute       gen_tb_info output_result.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_3 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model output_result.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_3_csynth.rpt -f 
Execute       report -model output_result.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_3_csynth.xml -f -x 
Execute       report -model output_result.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_3.verbose.rpt -verbose -f 
Command       report done; 0.632 sec.
Execute       db_write -model output_result.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_3.adb -f 
Command       db_write done; 1.253 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model apply.2 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_2.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1296_B' is changed to 'fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d36_B' is changed to 'fifo_w16_d36_B_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w17_d3_A' is changed to 'fifo_w17_d3_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w31_d3_A' is changed to 'fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d512_B' is changed to 'fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_compute_pro_3_U0' to 'start_for_computecbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_output_result_3_U0' to 'start_for_output_ccu' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_inputs_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_weights_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_betas_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_outputs_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_outputs_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_outputs_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_outputs_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_outputs_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_outputs_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_outputs_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_outputs_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_outputs_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_outputs_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_outputs_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_outputs_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_2/m_axi_outputs_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_2'.
Command       create_rtl_model done; 7.629 sec.
INFO: [HLS 200-111]  Elapsed time: 11.037 seconds; current allocated memory: 1.713 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl apply.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/apply_2 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl apply.2 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/apply_2 
Execute       gen_rtl apply.2 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/apply_2 
Execute       gen_tb_info apply.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_2 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.174 sec.
Execute       report -model apply.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_2_csynth.rpt -f 
Command       report done; 0.194 sec.
Execute       report -model apply.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_2_csynth.xml -f -x 
Command       report done; 0.102 sec.
Execute       report -model apply.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_2.verbose.rpt -verbose -f 
Command       report done; 1.384 sec.
Execute       db_write -model apply.2 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_2.adb -f 
Command       db_write done; 1.345 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv.1 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
Command       create_rtl_model done; 0.148 sec.
INFO: [HLS 200-111]  Elapsed time: 4.772 seconds; current allocated memory: 1.715 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/conv_1 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl conv.1 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/conv_1 
Execute       gen_rtl conv.1 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/conv_1 
Execute       gen_tb_info conv.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_1 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model conv.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_1_csynth.rpt -f 
Execute       report -model conv.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_1_csynth.xml -f -x 
Execute       report -model conv.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_1.verbose.rpt -verbose -f 
Command       report done; 0.773 sec.
Execute       db_write -model conv.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_1.adb -f 
Command       db_write done; 0.711 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inter_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model inter_layer.1 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'inter_layer_1'.
Command       create_rtl_model done; 0.403 sec.
INFO: [HLS 200-111]  Elapsed time: 3.105 seconds; current allocated memory: 1.716 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl inter_layer.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/inter_layer_1 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl inter_layer.1 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/inter_layer_1 
Execute       gen_rtl inter_layer.1 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/inter_layer_1 
Execute       gen_tb_info inter_layer.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_1 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model inter_layer.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_1_csynth.rpt -f 
Execute       report -model inter_layer.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_1_csynth.xml -f -x 
Execute       report -model inter_layer.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_1.verbose.rpt -verbose -f 
Command       report done; 0.71 sec.
Execute       db_write -model inter_layer.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_1.adb -f 
Command       db_write done; 0.796 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data_2164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model load_data.2164 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_2164.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data_2164'.
Command       create_rtl_model done; 0.454 sec.
INFO: [HLS 200-111]  Elapsed time: 3.238 seconds; current allocated memory: 1.718 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data.2164 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/load_data_2164 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl load_data.2164 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/load_data_2164 
Execute       gen_rtl load_data.2164 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/load_data_2164 
Execute       gen_tb_info load_data.2164 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_2164 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model load_data.2164 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data_2164_csynth.rpt -f 
Execute       report -model load_data.2164 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data_2164_csynth.xml -f -x 
Execute       report -model load_data.2164 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_2164.verbose.rpt -verbose -f 
Command       report done; 0.465 sec.
Execute       db_write -model load_data.2164 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_2164.adb -f 
Command       db_write done; 0.909 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pro_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute_pro.12 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_12.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_pro_12_beta_regs' to 'compute_pro_12_becdu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hadd_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hcmp_1tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pro_12'.
Command       create_rtl_model done; 0.704 sec.
INFO: [HLS 200-111]  Elapsed time: 3.652 seconds; current allocated memory: 1.721 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pro.12 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/compute_pro_12 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl compute_pro.12 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/compute_pro_12 
Execute       gen_rtl compute_pro.12 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/compute_pro_12 
Execute       gen_tb_info compute_pro.12 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_12 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.156 sec.
Execute       report -model compute_pro.12 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_12_csynth.rpt -f 
Command       report done; 0.172 sec.
Execute       report -model compute_pro.12 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_12_csynth.xml -f -x 
Command       report done; 0.158 sec.
Execute       report -model compute_pro.12 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_12.verbose.rpt -verbose -f 
Command       report done; 1.412 sec.
Execute       db_write -model compute_pro.12 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_12.adb -f 
Command       db_write done; 2.108 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model output_result.12 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result_12'.
Command       create_rtl_model done; 0.203 sec.
INFO: [HLS 200-111]  Elapsed time: 6.173 seconds; current allocated memory: 1.722 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl output_result.12 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/output_result_12 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl output_result.12 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/output_result_12 
Execute       gen_rtl output_result.12 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/output_result_12 
Execute       gen_tb_info output_result.12 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_12 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model output_result.12 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_12_csynth.rpt -f 
Execute       report -model output_result.12 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_12_csynth.xml -f -x 
Execute       report -model output_result.12 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_12.verbose.rpt -verbose -f 
Command       report done; 0.422 sec.
Execute       db_write -model output_result.12 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_12.adb -f 
Command       db_write done; 1.092 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model apply.11 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_11.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1296_B' is changed to 'fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d4_B' is changed to 'fifo_w16_d4_B_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w17_d3_A' is changed to 'fifo_w17_d3_A_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w31_d3_A' is changed to 'fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d512_B' is changed to 'fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_compute_pro_12_U0' to 'start_for_computeceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_output_result_12_U0' to 'start_for_output_cfu' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_inputs_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_weights_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_betas_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_outputs_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_outputs_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_outputs_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_outputs_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_outputs_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_outputs_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_outputs_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_outputs_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_outputs_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_outputs_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_outputs_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_outputs_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_11/m_axi_outputs_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_11'.
Command       create_rtl_model done; 7.467 sec.
INFO: [HLS 200-111]  Elapsed time: 10.372 seconds; current allocated memory: 1.724 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl apply.11 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/apply_11 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl apply.11 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/apply_11 
Execute       gen_rtl apply.11 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/apply_11 
Execute       gen_tb_info apply.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_11 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model apply.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_11_csynth.rpt -f 
Execute       report -model apply.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_11_csynth.xml -f -x 
Execute       report -model apply.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_11.verbose.rpt -verbose -f 
Command       report done; 0.534 sec.
Execute       db_write -model apply.11 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_11.adb -f 
Command       db_write done; 0.91 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv.10 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_10'.
Command       create_rtl_model done; 0.172 sec.
INFO: [HLS 200-111]  Elapsed time: 3.381 seconds; current allocated memory: 1.726 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv.10 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/conv_10 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl conv.10 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/conv_10 
Execute       gen_rtl conv.10 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/conv_10 
Execute       gen_tb_info conv.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_10 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model conv.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_10_csynth.rpt -f 
Execute       report -model conv.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/conv_10_csynth.xml -f -x 
Execute       report -model conv.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_10.verbose.rpt -verbose -f 
Command       report done; 0.402 sec.
Execute       db_write -model conv.10 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_10.adb -f 
Command       db_write done; 0.909 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inter_layer_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model inter_layer.9 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_9.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'inter_layer_9'.
Command       create_rtl_model done; 0.391 sec.
INFO: [HLS 200-111]  Elapsed time: 2.888 seconds; current allocated memory: 1.727 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl inter_layer.9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/inter_layer_9 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl inter_layer.9 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/inter_layer_9 
Execute       gen_rtl inter_layer.9 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/inter_layer_9 
Execute       gen_tb_info inter_layer.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_9 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model inter_layer.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_9_csynth.rpt -f 
Execute       report -model inter_layer.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_9_csynth.xml -f -x 
Execute       report -model inter_layer.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_9.verbose.rpt -verbose -f 
Command       report done; 0.427 sec.
Execute       db_write -model inter_layer.9 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_9.adb -f 
Command       db_write done; 0.86 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inter_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model inter_layer.3 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_3.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'inter_layer_3'.
Command       create_rtl_model done; 0.414 sec.
INFO: [HLS 200-111]  Elapsed time: 2.924 seconds; current allocated memory: 1.729 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl inter_layer.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/inter_layer_3 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl inter_layer.3 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/inter_layer_3 
Execute       gen_rtl inter_layer.3 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/inter_layer_3 
Execute       gen_tb_info inter_layer.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_3 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model inter_layer.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_3_csynth.rpt -f 
Execute       report -model inter_layer.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/inter_layer_3_csynth.xml -f -x 
Execute       report -model inter_layer.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_3.verbose.rpt -verbose -f 
Command       report done; 0.631 sec.
Execute       db_write -model inter_layer.3 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_3.adb -f 
Command       db_write done; 0.886 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data353167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model load_data353167 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data353167.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data353167'.
Command       create_rtl_model done; 0.195 sec.
INFO: [HLS 200-111]  Elapsed time: 3.21 seconds; current allocated memory: 1.730 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data353167 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/load_data353167 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl load_data353167 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/load_data353167 
Execute       gen_rtl load_data353167 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/load_data353167 
Execute       gen_tb_info load_data353167 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data353167 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model load_data353167 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data353167_csynth.rpt -f 
Execute       report -model load_data353167 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data353167_csynth.xml -f -x 
Execute       report -model load_data353167 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data353167.verbose.rpt -verbose -f 
Command       report done; 0.546 sec.
Execute       db_write -model load_data353167 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data353167.adb -f 
Command       db_write done; 1.222 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute_pro -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'block_cnt' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'compute_pro_output_temp' to 'compute_pro_outpucgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'moblie_net_sitofp_32ns_32_6_1' to 'moblie_net_sitofpchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'moblie_net_sptohp_32ns_16_3_1' to 'moblie_net_sptohpciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'moblie_net_hdiv_16ns_16ns_16_6_1' to 'moblie_net_hdiv_1cjv' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hadd_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hdiv_1cjv': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_sitofpchv': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_sptohpciv': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pro'.
Command       create_rtl_model done; 1.289 sec.
INFO: [HLS 200-111]  Elapsed time: 4.683 seconds; current allocated memory: 1.731 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pro -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/compute_pro -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl compute_pro -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/compute_pro 
Execute       gen_rtl compute_pro -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/compute_pro 
Execute       gen_tb_info compute_pro -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model compute_pro -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_csynth.rpt -f 
Execute       report -model compute_pro -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_csynth.xml -f -x 
Execute       report -model compute_pro -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro.verbose.rpt -verbose -f 
Command       report done; 0.624 sec.
Execute       db_write -model compute_pro -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro.adb -f 
Command       db_write done; 1.248 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model output_result -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result'.
Command       create_rtl_model done; 0.188 sec.
INFO: [HLS 200-111]  Elapsed time: 3.86 seconds; current allocated memory: 1.732 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl output_result -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/output_result -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl output_result -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/output_result 
Execute       gen_rtl output_result -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/output_result 
Execute       gen_tb_info output_result -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model output_result -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_csynth.rpt -f 
Execute       report -model output_result -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_csynth.xml -f -x 
Execute       report -model output_result -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result.verbose.rpt -verbose -f 
Command       report done; 0.248 sec.
Execute       db_write -model output_result -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result.adb -f 
Command       db_write done; 0.952 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model apply -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w31_d3_A' is changed to 'fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_compute_pro_U0' to 'start_for_computeckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_output_result_U0' to 'start_for_output_clv' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_inputs_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_outputs_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_outputs_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_outputs_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_outputs_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_outputs_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_outputs_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_outputs_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_outputs_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_outputs_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_outputs_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_outputs_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_outputs_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply/m_axi_outputs_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply'.
Command       create_rtl_model done; 4.167 sec.
INFO: [HLS 200-111]  Elapsed time: 6.633 seconds; current allocated memory: 1.733 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl apply -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/apply -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl apply -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/apply 
Execute       gen_rtl apply -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/apply 
Execute       gen_tb_info apply -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model apply -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_csynth.rpt -f 
Execute       report -model apply -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_csynth.xml -f -x 
Execute       report -model apply -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply.verbose.rpt -verbose -f 
Command       report done; 0.308 sec.
Execute       db_write -model apply -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply.adb -f 
Command       db_write done; 0.798 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model pool -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/pool.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
Command       create_rtl_model done; 0.125 sec.
INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 1.734 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/pool -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl pool -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/pool 
Execute       gen_rtl pool -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/pool 
Execute       gen_tb_info pool -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/pool -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model pool -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/pool_csynth.rpt -f 
Execute       report -model pool -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/pool_csynth.xml -f -x 
Execute       report -model pool -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/pool.verbose.rpt -verbose -f 
Command       report done; 0.298 sec.
Execute       db_write -model pool -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/pool.adb -f 
Command       db_write done; 0.718 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'penult_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model penult_layer -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/penult_layer.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'penult_layer'.
Command       create_rtl_model done; 0.352 sec.
INFO: [HLS 200-111]  Elapsed time: 2.593 seconds; current allocated memory: 1.735 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl penult_layer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/penult_layer -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl penult_layer -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/penult_layer 
Execute       gen_rtl penult_layer -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/penult_layer 
Execute       gen_tb_info penult_layer -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/penult_layer -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model penult_layer -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/penult_layer_csynth.rpt -f 
Execute       report -model penult_layer -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/penult_layer_csynth.xml -f -x 
Execute       report -model penult_layer -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/penult_layer.verbose.rpt -verbose -f 
Command       report done; 0.315 sec.
Execute       db_write -model penult_layer -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/penult_layer.adb -f 
Command       db_write done; 0.713 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_input_fmem2buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_input_fmem2buff -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_input_fmem2buff'.
Command       create_rtl_model done; 0.153 sec.
INFO: [HLS 200-111]  Elapsed time: 2.816 seconds; current allocated memory: 1.736 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_input_fmem2buff -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_input_fmem2buff -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_input_fmem2buff -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_input_fmem2buff 
Execute       gen_rtl copy_input_fmem2buff -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_input_fmem2buff 
Execute       gen_tb_info copy_input_fmem2buff -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_input_fmem2buff -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_csynth.rpt -f 
Execute       report -model copy_input_fmem2buff -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_input_fmem2buff_csynth.xml -f -x 
Execute       report -model copy_input_fmem2buff -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff.verbose.rpt -verbose -f 
Command       report done; 0.173 sec.
Execute       db_write -model copy_input_fmem2buff -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff.adb -f 
Command       db_write done; 0.96 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_weight_fmem2buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_weight_fmem2buf -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_weight_fmem2buf'.
Command       create_rtl_model done; 0.155 sec.
INFO: [HLS 200-111]  Elapsed time: 2.836 seconds; current allocated memory: 1.737 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_weight_fmem2buf -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_weight_fmem2buf -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_weight_fmem2buf -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_weight_fmem2buf 
Execute       gen_rtl copy_weight_fmem2buf -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_weight_fmem2buf 
Execute       gen_tb_info copy_weight_fmem2buf -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_weight_fmem2buf -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_csynth.rpt -f 
Execute       report -model copy_weight_fmem2buf -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_weight_fmem2buf_csynth.xml -f -x 
Execute       report -model copy_weight_fmem2buf -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf.verbose.rpt -verbose -f 
Command       report done; 0.189 sec.
Execute       db_write -model copy_weight_fmem2buf -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf.adb -f 
Command       db_write done; 0.92 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_beta_fmem2buffe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_beta_fmem2buffe -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_beta_fmem2buffe'.
Command       create_rtl_model done; 0.187 sec.
INFO: [HLS 200-111]  Elapsed time: 2.997 seconds; current allocated memory: 1.737 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_beta_fmem2buffe -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/copy_beta_fmem2buffe -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl copy_beta_fmem2buffe -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/copy_beta_fmem2buffe 
Execute       gen_rtl copy_beta_fmem2buffe -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/copy_beta_fmem2buffe 
Execute       gen_tb_info copy_beta_fmem2buffe -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model copy_beta_fmem2buffe -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_beta_fmem2buffe_csynth.rpt -f 
Execute       report -model copy_beta_fmem2buffe -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/copy_beta_fmem2buffe_csynth.xml -f -x 
Execute       report -model copy_beta_fmem2buffe -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe.verbose.rpt -verbose -f 
Command       report done; 0.136 sec.
Execute       db_write -model copy_beta_fmem2buffe -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe.adb -f 
Command       db_write done; 0.821 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_data356170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model load_data356170 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data356170.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_data356170'.
Command       create_rtl_model done; 0.398 sec.
INFO: [HLS 200-111]  Elapsed time: 2.599 seconds; current allocated memory: 1.739 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_data356170 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/load_data356170 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl load_data356170 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/load_data356170 
Execute       gen_rtl load_data356170 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/load_data356170 
Execute       gen_tb_info load_data356170 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data356170 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model load_data356170 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data356170_csynth.rpt -f 
Execute       report -model load_data356170 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/load_data356170_csynth.xml -f -x 
Execute       report -model load_data356170 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data356170.verbose.rpt -verbose -f 
Command       report done; 0.376 sec.
Execute       db_write -model load_data356170 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data356170.adb -f 
Command       db_write done; 1.206 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute_pro.1 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_pro_1_input_regs' to 'compute_pro_1_inpcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_pro_1_output_temp' to 'compute_pro_1_outcnw' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hadd_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'moblie_net_hmul_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pro_1'.
Command       create_rtl_model done; 0.781 sec.
INFO: [HLS 200-111]  Elapsed time: 4.14 seconds; current allocated memory: 1.740 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pro.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/compute_pro_1 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl compute_pro.1 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/compute_pro_1 
Execute       gen_rtl compute_pro.1 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/compute_pro_1 
Execute       gen_tb_info compute_pro.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_1 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model compute_pro.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_1_csynth.rpt -f 
Execute       report -model compute_pro.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/compute_pro_1_csynth.xml -f -x 
Execute       report -model compute_pro.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_1.verbose.rpt -verbose -f 
Command       report done; 0.414 sec.
Execute       db_write -model compute_pro.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_1.adb -f 
Command       db_write done; 1.086 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model output_result.1 -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result_1'.
Command       create_rtl_model done; 0.205 sec.
INFO: [HLS 200-111]  Elapsed time: 3.593 seconds; current allocated memory: 1.740 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl output_result.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/output_result_1 -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl output_result.1 -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/output_result_1 
Execute       gen_rtl output_result.1 -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/output_result_1 
Execute       gen_tb_info output_result.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_1 -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model output_result.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_1_csynth.rpt -f 
Execute       report -model output_result.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/output_result_1_csynth.xml -f -x 
Execute       report -model output_result.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_1.verbose.rpt -verbose -f 
Command       report done; 0.219 sec.
Execute       db_write -model output_result.1 -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_1.adb -f 
Command       db_write done; 0.897 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_512_4_32_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model apply<512, 4, 32, 4> -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_512_4_32_4_s.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w31_d3_A' is changed to 'fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_compute_pro_1_U0' to 'start_for_computecow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_output_result_1_U0' to 'start_for_output_cpw' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_inputs_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_weights_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_betas_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_outputs_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_outputs_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_outputs_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_outputs_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_outputs_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_outputs_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_outputs_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_outputs_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_outputs_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_outputs_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_outputs_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_outputs_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'apply_512_4_32_4_s/m_axi_outputs_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_512_4_32_4_s'.
Command       create_rtl_model done; 7.45 sec.
INFO: [HLS 200-111]  Elapsed time: 9.883 seconds; current allocated memory: 1.742 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl apply<512, 4, 32, 4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/apply_512_4_32_4_s -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl apply<512, 4, 32, 4> -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/apply_512_4_32_4_s 
Execute       gen_rtl apply<512, 4, 32, 4> -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/apply_512_4_32_4_s 
Execute       gen_tb_info apply<512, 4, 32, 4> -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_512_4_32_4_s -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model apply<512, 4, 32, 4> -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_512_4_32_4_s_csynth.rpt -f 
Execute       report -model apply<512, 4, 32, 4> -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/apply_512_4_32_4_s_csynth.xml -f -x 
Execute       report -model apply<512, 4, 32, 4> -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_512_4_32_4_s.verbose.rpt -verbose -f 
Command       report done; 0.349 sec.
Execute       db_write -model apply<512, 4, 32, 4> -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_512_4_32_4_s.adb -f 
Command       db_write done; 0.786 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model fc -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/fc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
Command       create_rtl_model done; 0.225 sec.
INFO: [HLS 200-111]  Elapsed time: 2.873 seconds; current allocated memory: 1.744 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl fc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/fc -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl fc -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/fc 
Execute       gen_rtl fc -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/fc 
Execute       gen_tb_info fc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/fc -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model fc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/fc_csynth.rpt -f 
Execute       report -model fc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/fc_csynth.xml -f -x 
Execute       report -model fc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/fc.verbose.rpt -verbose -f 
Command       report done; 0.228 sec.
Execute       db_write -model fc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/fc.adb -f 
Command       db_write done; 0.893 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model last_layer -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/last_layer.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_A' is changed to 'fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_layer'.
Command       create_rtl_model done; 0.421 sec.
INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 1.745 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl last_layer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/last_layer -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl last_layer -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/last_layer 
Execute       gen_rtl last_layer -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/last_layer 
Execute       gen_tb_info last_layer -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/last_layer -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Execute       report -model last_layer -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/last_layer_csynth.rpt -f 
Execute       report -model last_layer -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/last_layer_csynth.xml -f -x 
Execute       report -model last_layer -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/last_layer.verbose.rpt -verbose -f 
Command       report done; 0.329 sec.
Execute       db_write -model last_layer -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/last_layer.adb -f 
Command       db_write done; 0.83 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'moblie_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model moblie_net -vendor xilinx -mg_file D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data31' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data32' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data16' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data33' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data34' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data17' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data35' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data36' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data18' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data37' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data38' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data19' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data39' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data40' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data20' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data41' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data42' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data21' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data43' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data44' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data22' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data8' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data45' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data46' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data23' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data9' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data47' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data48' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data24' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data10' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data49' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data50' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data25' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data11' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data51' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data52' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data26' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data12' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data53' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data54' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data27' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data13' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data55' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data56' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data28' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data14' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data29' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data15' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data57' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data58' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/data30' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/inputs1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/weights1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/betas1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/outputs1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/inputs2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/weights2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/betas2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/outputs2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/inputs3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/weights3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/betas3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/outputs3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/inputs4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/weights4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/betas4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/outputs4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/inputs5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/weights5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/betas5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/outputs5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/inputs6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/weights6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/betas6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/outputs6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/inputs7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/weights7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/betas7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/outputs7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/inputs8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/weights8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/betas8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/outputs8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/inputs9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/weights9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/betas9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/outputs9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/inputs10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/weights10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/betas10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/outputs10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/inputs11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/weights11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/betas11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/outputs11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/inputs12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/weights12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/betas12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/outputs12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/inputs13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/weights13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/betas13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/outputs13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/inputs14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/outputs14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/inputs15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/weights15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/betas15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'moblie_net/outputs15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'moblie_net' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'moblie_net'.
Command       create_rtl_model done; 24.698 sec.
INFO: [HLS 200-111]  Elapsed time: 27.038 seconds; current allocated memory: 1.770 GB.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl moblie_net -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/systemc/moblie_net -synmodules copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net 
Execute       gen_rtl moblie_net -istop -style xilinx -f -lang vhdl -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/vhdl/moblie_net 
Command       gen_rtl done; 0.551 sec.
Execute       gen_rtl moblie_net -istop -style xilinx -f -lang vlog -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/verilog/moblie_net 
Command       gen_rtl done; 0.433 sec.
Execute       export_constraint_db -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.constraint.tcl -f -tool general 
Execute       report -model moblie_net -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.design.xml -verbose -f -dv 
Command       report done; 11.828 sec.
Execute       report -model moblie_net -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.757 sec.
Execute       gen_tb_info moblie_net -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net -p D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db 
Command       gen_tb_info done; 0.55 sec.
Execute       report -model moblie_net -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/moblie_net_csynth.rpt -f 
Command       report done; 0.374 sec.
Execute       report -model moblie_net -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/syn/report/moblie_net_csynth.xml -f -x 
Command       report done; 0.359 sec.
Execute       report -model moblie_net -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.verbose.rpt -verbose -f 
Command       report done; 11.988 sec.
Execute       db_write -model moblie_net -o D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.adb -f 
Command       db_write done; 1.997 sec.
Execute       sc_get_clocks moblie_net 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain moblie_net 
INFO-FLOW: Model list for RTL component generation: copy_input_fmem2buff.2 copy_weight_fmem2buf.3 copy_beta_fmem2buffe.1 load_data131 {mac<3, 9>} compute_pro.5 output_result.5 apply.4 conv.3 first_layer173 copy_input_fmem2buff.8 copy_weight_fmem2buf.8 copy_beta_fmem2buffe.4 load_data322134 {mac<3, 9>.1} compute_pro.10 output_result.10 apply.9 conv.8 inter_layer.7 copy_input_fmem2buff.5 copy_weight_fmem2buf.1 load_data325137 {mac<1, 1>} compute_pro.4 output_result.4 apply.3 conv.2 inter_layer.2 copy_input_fmem2buff.10 copy_weight_fmem2buf.6 copy_beta_fmem2buffe.2 load_data328140 compute_pro.8 output_result.8 apply.7 conv.6 inter_layer.5 copy_input_fmem2buff.1 copy_weight_fmem2buf.5 load_data331143 compute_pro.2 output_result.2 apply.1 conv inter_layer copy_input_fmem2buff.6 copy_weight_fmem2buf.10 copy_beta_fmem2buffe.6 load_data334146 compute_pro.13 output_result.13 apply.12 conv.11 inter_layer.10 copy_input_fmem2buff.3 copy_weight_fmem2buf.4 load_data337149 compute_pro.7 output_result.7 apply.6 conv.5 inter_layer.4 copy_input_fmem2buff.7 copy_weight_fmem2buf.9 copy_beta_fmem2buffe.5 load_data340152 compute_pro.11 output_result.11 apply.10 conv.9 inter_layer.8 copy_input_fmem2buff.4 copy_weight_fmem2buf.2 load_data343155 compute_pro.6 output_result.6 apply.5 conv.4 inter_layer265 copy_input_fmem2buff.9 copy_weight_fmem2buf.7 copy_beta_fmem2buffe.3 load_data.1158 compute_pro.9 output_result.9 apply.8 conv.7 inter_layer.6 load_data348161 compute_pro.3 output_result.3 apply.2 conv.1 inter_layer.1 load_data.2164 compute_pro.12 output_result.12 apply.11 conv.10 inter_layer.9 inter_layer.3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro.1 output_result.1 {apply<512, 4, 32, 4>} fc last_layer moblie_net
INFO-FLOW: Handling components in module [copy_input_fmem2buff_2] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_2.compgen.tcl 
INFO-FLOW: Handling components in module [copy_weight_fmem2buf_3] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_3.compgen.tcl 
INFO-FLOW: Handling components in module [copy_beta_fmem2buffe_1] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_1.compgen.tcl 
INFO-FLOW: Handling components in module [load_data131] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data131.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A.
INFO-FLOW: Append model fifo_w1_d1_A
INFO-FLOW: Found component fifo_w1_d1_A.
INFO-FLOW: Append model fifo_w1_d1_A
INFO-FLOW: Found component fifo_w1_d1_A.
INFO-FLOW: Append model fifo_w1_d1_A
INFO-FLOW: Handling components in module [mac_3_9_s] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_s.compgen.tcl 
INFO-FLOW: Found component moblie_net_hadd_1bkb.
INFO-FLOW: Append model moblie_net_hadd_1bkb
INFO-FLOW: Found component moblie_net_hmul_1cud.
INFO-FLOW: Append model moblie_net_hmul_1cud
INFO-FLOW: Handling components in module [compute_pro_5] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_5.compgen.tcl 
INFO-FLOW: Found component moblie_net_hcmp_1tde.
INFO-FLOW: Append model moblie_net_hcmp_1tde
INFO-FLOW: Found component compute_pro_5_outdEe.
INFO-FLOW: Append model compute_pro_5_outdEe
INFO-FLOW: Handling components in module [output_result_5] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_5.compgen.tcl 
INFO-FLOW: Handling components in module [apply_4] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_4.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1296_B.
INFO-FLOW: Append model fifo_w16_d1296_B
INFO-FLOW: Found component fifo_w16_d36_B.
INFO-FLOW: Append model fifo_w16_d36_B
INFO-FLOW: Found component fifo_w16_d36_B.
INFO-FLOW: Append model fifo_w16_d36_B
INFO-FLOW: Found component fifo_w16_d36_B.
INFO-FLOW: Append model fifo_w16_d36_B
INFO-FLOW: Found component fifo_w16_d36_B.
INFO-FLOW: Append model fifo_w16_d36_B
INFO-FLOW: Found component fifo_w16_d36_B.
INFO-FLOW: Append model fifo_w16_d36_B
INFO-FLOW: Found component fifo_w16_d36_B.
INFO-FLOW: Append model fifo_w16_d36_B
INFO-FLOW: Found component fifo_w16_d36_B.
INFO-FLOW: Append model fifo_w16_d36_B
INFO-FLOW: Found component fifo_w16_d36_B.
INFO-FLOW: Append model fifo_w16_d36_B
INFO-FLOW: Found component fifo_w16_d36_B.
INFO-FLOW: Append model fifo_w16_d36_B
INFO-FLOW: Found component fifo_w16_d36_B.
INFO-FLOW: Append model fifo_w16_d36_B
INFO-FLOW: Found component fifo_w16_d36_B.
INFO-FLOW: Append model fifo_w16_d36_B
INFO-FLOW: Found component fifo_w16_d36_B.
INFO-FLOW: Append model fifo_w16_d36_B
INFO-FLOW: Found component fifo_w16_d36_B.
INFO-FLOW: Append model fifo_w16_d36_B
INFO-FLOW: Found component fifo_w16_d36_B.
INFO-FLOW: Append model fifo_w16_d36_B
INFO-FLOW: Found component fifo_w16_d36_B.
INFO-FLOW: Append model fifo_w16_d36_B
INFO-FLOW: Found component fifo_w16_d36_B.
INFO-FLOW: Append model fifo_w16_d36_B
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w31_d3_A.
INFO-FLOW: Append model fifo_w31_d3_A
INFO-FLOW: Found component fifo_w16_d512_B.
INFO-FLOW: Append model fifo_w16_d512_B
INFO-FLOW: Found component fifo_w16_d512_B.
INFO-FLOW: Append model fifo_w16_d512_B
INFO-FLOW: Found component fifo_w16_d512_B.
INFO-FLOW: Append model fifo_w16_d512_B
INFO-FLOW: Found component fifo_w16_d512_B.
INFO-FLOW: Append model fifo_w16_d512_B
INFO-FLOW: Found component fifo_w16_d512_B.
INFO-FLOW: Append model fifo_w16_d512_B
INFO-FLOW: Found component fifo_w16_d512_B.
INFO-FLOW: Append model fifo_w16_d512_B
INFO-FLOW: Found component fifo_w16_d512_B.
INFO-FLOW: Append model fifo_w16_d512_B
INFO-FLOW: Found component fifo_w16_d512_B.
INFO-FLOW: Append model fifo_w16_d512_B
INFO-FLOW: Found component fifo_w16_d512_B.
INFO-FLOW: Append model fifo_w16_d512_B
INFO-FLOW: Found component fifo_w16_d512_B.
INFO-FLOW: Append model fifo_w16_d512_B
INFO-FLOW: Found component fifo_w16_d512_B.
INFO-FLOW: Append model fifo_w16_d512_B
INFO-FLOW: Found component fifo_w16_d512_B.
INFO-FLOW: Append model fifo_w16_d512_B
INFO-FLOW: Found component fifo_w16_d512_B.
INFO-FLOW: Append model fifo_w16_d512_B
INFO-FLOW: Found component fifo_w16_d512_B.
INFO-FLOW: Append model fifo_w16_d512_B
INFO-FLOW: Found component fifo_w16_d512_B.
INFO-FLOW: Append model fifo_w16_d512_B
INFO-FLOW: Found component fifo_w16_d512_B.
INFO-FLOW: Append model fifo_w16_d512_B
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_computeudo.
INFO-FLOW: Append model start_for_computeudo
INFO-FLOW: Found component start_for_output_vdy.
INFO-FLOW: Append model start_for_output_vdy
INFO-FLOW: Handling components in module [conv_3] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_3.compgen.tcl 
INFO-FLOW: Handling components in module [first_layer173] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/first_layer173.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x.
INFO-FLOW: Append model fifo_w1_d1_A_x
INFO-FLOW: Handling components in module [copy_input_fmem2buff_8] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_8.compgen.tcl 
INFO-FLOW: Handling components in module [copy_weight_fmem2buf_8] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_8.compgen.tcl 
INFO-FLOW: Handling components in module [copy_beta_fmem2buffe_4] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_4.compgen.tcl 
INFO-FLOW: Handling components in module [load_data322134] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data322134.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x
INFO-FLOW: Handling components in module [mac_3_9_1] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_1.compgen.tcl 
INFO-FLOW: Handling components in module [compute_pro_10] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_10.compgen.tcl 
INFO-FLOW: Found component compute_pro_10_bewdI.
INFO-FLOW: Append model compute_pro_10_bewdI
INFO-FLOW: Handling components in module [output_result_10] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_10.compgen.tcl 
INFO-FLOW: Handling components in module [apply_9] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_9.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1296_B_x.
INFO-FLOW: Append model fifo_w16_d1296_B_x
INFO-FLOW: Found component fifo_w16_d4_B.
INFO-FLOW: Append model fifo_w16_d4_B
INFO-FLOW: Found component fifo_w16_d4_B.
INFO-FLOW: Append model fifo_w16_d4_B
INFO-FLOW: Found component fifo_w16_d4_B.
INFO-FLOW: Append model fifo_w16_d4_B
INFO-FLOW: Found component fifo_w16_d4_B.
INFO-FLOW: Append model fifo_w16_d4_B
INFO-FLOW: Found component fifo_w16_d4_B.
INFO-FLOW: Append model fifo_w16_d4_B
INFO-FLOW: Found component fifo_w16_d4_B.
INFO-FLOW: Append model fifo_w16_d4_B
INFO-FLOW: Found component fifo_w16_d4_B.
INFO-FLOW: Append model fifo_w16_d4_B
INFO-FLOW: Found component fifo_w16_d4_B.
INFO-FLOW: Append model fifo_w16_d4_B
INFO-FLOW: Found component fifo_w16_d4_B.
INFO-FLOW: Append model fifo_w16_d4_B
INFO-FLOW: Found component fifo_w16_d4_B.
INFO-FLOW: Append model fifo_w16_d4_B
INFO-FLOW: Found component fifo_w1_d2_A_x.
INFO-FLOW: Append model fifo_w1_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w20_d3_A.
INFO-FLOW: Append model fifo_w20_d3_A
INFO-FLOW: Found component fifo_w31_d3_A_x.
INFO-FLOW: Append model fifo_w31_d3_A_x
INFO-FLOW: Found component fifo_w16_d512_B_x.
INFO-FLOW: Append model fifo_w16_d512_B_x
INFO-FLOW: Found component fifo_w16_d512_B_x.
INFO-FLOW: Append model fifo_w16_d512_B_x
INFO-FLOW: Found component fifo_w1_d2_A_x.
INFO-FLOW: Append model fifo_w1_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component start_for_computexdS.
INFO-FLOW: Append model start_for_computexdS
INFO-FLOW: Found component start_for_output_yd2.
INFO-FLOW: Append model start_for_output_yd2
INFO-FLOW: Handling components in module [conv_8] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_8.compgen.tcl 
INFO-FLOW: Handling components in module [inter_layer_7] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_7.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x
INFO-FLOW: Handling components in module [copy_input_fmem2buff_5] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_5.compgen.tcl 
INFO-FLOW: Handling components in module [copy_weight_fmem2buf_1] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_1.compgen.tcl 
INFO-FLOW: Handling components in module [load_data325137] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data325137.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x
INFO-FLOW: Handling components in module [mac_1_1_s] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_1_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [compute_pro_4] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_4.compgen.tcl 
INFO-FLOW: Handling components in module [output_result_4] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_4.compgen.tcl 
INFO-FLOW: Handling components in module [apply_3] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_3.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1296_B_x_x.
INFO-FLOW: Append model fifo_w16_d1296_B_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x.
INFO-FLOW: Append model fifo_w16_d36_B_x
INFO-FLOW: Found component fifo_w16_d36_B_x.
INFO-FLOW: Append model fifo_w16_d36_B_x
INFO-FLOW: Found component fifo_w16_d36_B_x.
INFO-FLOW: Append model fifo_w16_d36_B_x
INFO-FLOW: Found component fifo_w16_d36_B_x.
INFO-FLOW: Append model fifo_w16_d36_B_x
INFO-FLOW: Found component fifo_w16_d36_B_x.
INFO-FLOW: Append model fifo_w16_d36_B_x
INFO-FLOW: Found component fifo_w16_d36_B_x.
INFO-FLOW: Append model fifo_w16_d36_B_x
INFO-FLOW: Found component fifo_w16_d36_B_x.
INFO-FLOW: Append model fifo_w16_d36_B_x
INFO-FLOW: Found component fifo_w16_d36_B_x.
INFO-FLOW: Append model fifo_w16_d36_B_x
INFO-FLOW: Found component fifo_w16_d36_B_x.
INFO-FLOW: Append model fifo_w16_d36_B_x
INFO-FLOW: Found component fifo_w16_d36_B_x.
INFO-FLOW: Append model fifo_w16_d36_B_x
INFO-FLOW: Found component fifo_w16_d36_B_x.
INFO-FLOW: Append model fifo_w16_d36_B_x
INFO-FLOW: Found component fifo_w16_d36_B_x.
INFO-FLOW: Append model fifo_w16_d36_B_x
INFO-FLOW: Found component fifo_w16_d36_B_x.
INFO-FLOW: Append model fifo_w16_d36_B_x
INFO-FLOW: Found component fifo_w16_d36_B_x.
INFO-FLOW: Append model fifo_w16_d36_B_x
INFO-FLOW: Found component fifo_w16_d36_B_x.
INFO-FLOW: Append model fifo_w16_d36_B_x
INFO-FLOW: Found component fifo_w16_d36_B_x.
INFO-FLOW: Append model fifo_w16_d36_B_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w21_d3_A.
INFO-FLOW: Append model fifo_w21_d3_A
INFO-FLOW: Found component fifo_w31_d3_A_x_x.
INFO-FLOW: Append model fifo_w31_d3_A_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x
INFO-FLOW: Found component start_for_computePgM.
INFO-FLOW: Append model start_for_computePgM
INFO-FLOW: Found component start_for_output_QgW.
INFO-FLOW: Append model start_for_output_QgW
INFO-FLOW: Handling components in module [conv_2] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_2.compgen.tcl 
INFO-FLOW: Handling components in module [inter_layer_2] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_2.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x
INFO-FLOW: Handling components in module [copy_input_fmem2buff_10] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_10.compgen.tcl 
INFO-FLOW: Handling components in module [copy_weight_fmem2buf_6] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_6.compgen.tcl 
INFO-FLOW: Handling components in module [copy_beta_fmem2buffe_2] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_2.compgen.tcl 
INFO-FLOW: Handling components in module [load_data328140] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data328140.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x
INFO-FLOW: Handling components in module [compute_pro_8] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_8.compgen.tcl 
INFO-FLOW: Handling components in module [output_result_8] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_8.compgen.tcl 
INFO-FLOW: Handling components in module [apply_7] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_7.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1296_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d1296_B_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x.
INFO-FLOW: Append model fifo_w16_d4_B_x
INFO-FLOW: Found component fifo_w16_d4_B_x.
INFO-FLOW: Append model fifo_w16_d4_B_x
INFO-FLOW: Found component fifo_w16_d4_B_x.
INFO-FLOW: Append model fifo_w16_d4_B_x
INFO-FLOW: Found component fifo_w16_d4_B_x.
INFO-FLOW: Append model fifo_w16_d4_B_x
INFO-FLOW: Found component fifo_w16_d4_B_x.
INFO-FLOW: Append model fifo_w16_d4_B_x
INFO-FLOW: Found component fifo_w16_d4_B_x.
INFO-FLOW: Append model fifo_w16_d4_B_x
INFO-FLOW: Found component fifo_w16_d4_B_x.
INFO-FLOW: Append model fifo_w16_d4_B_x
INFO-FLOW: Found component fifo_w16_d4_B_x.
INFO-FLOW: Append model fifo_w16_d4_B_x
INFO-FLOW: Found component fifo_w16_d4_B_x.
INFO-FLOW: Append model fifo_w16_d4_B_x
INFO-FLOW: Found component fifo_w16_d4_B_x.
INFO-FLOW: Append model fifo_w16_d4_B_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x
INFO-FLOW: Found component fifo_w19_d3_A.
INFO-FLOW: Append model fifo_w19_d3_A
INFO-FLOW: Found component fifo_w31_d3_A_x_x_x.
INFO-FLOW: Append model fifo_w31_d3_A_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x
INFO-FLOW: Found component start_for_computeShg.
INFO-FLOW: Append model start_for_computeShg
INFO-FLOW: Found component start_for_output_Thq.
INFO-FLOW: Append model start_for_output_Thq
INFO-FLOW: Handling components in module [conv_6] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_6.compgen.tcl 
INFO-FLOW: Handling components in module [inter_layer_5] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_5.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [copy_input_fmem2buff_1] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_1.compgen.tcl 
INFO-FLOW: Handling components in module [copy_weight_fmem2buf_5] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_5.compgen.tcl 
INFO-FLOW: Handling components in module [load_data331143] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data331143.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [compute_pro_2] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_2.compgen.tcl 
INFO-FLOW: Handling components in module [output_result_2] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_2.compgen.tcl 
INFO-FLOW: Handling components in module [apply_1] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_1.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1296_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d1296_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w20_d3_A_x.
INFO-FLOW: Append model fifo_w20_d3_A_x
INFO-FLOW: Found component fifo_w31_d3_A_x_x_x_x.
INFO-FLOW: Append model fifo_w31_d3_A_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x
INFO-FLOW: Found component start_for_computebak.
INFO-FLOW: Append model start_for_computebak
INFO-FLOW: Found component start_for_output_bbk.
INFO-FLOW: Append model start_for_output_bbk
INFO-FLOW: Handling components in module [conv] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.compgen.tcl 
INFO-FLOW: Handling components in module [inter_layer] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [copy_input_fmem2buff_6] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_6.compgen.tcl 
INFO-FLOW: Handling components in module [copy_weight_fmem2buf_10] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_10.compgen.tcl 
INFO-FLOW: Handling components in module [copy_beta_fmem2buffe_6] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_6.compgen.tcl 
INFO-FLOW: Handling components in module [load_data334146] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data334146.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [compute_pro_13] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_13.compgen.tcl 
INFO-FLOW: Handling components in module [output_result_13] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_13.compgen.tcl 
INFO-FLOW: Handling components in module [apply_12] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_12.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1296_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d1296_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w18_d3_A.
INFO-FLOW: Append model fifo_w18_d3_A
INFO-FLOW: Found component fifo_w31_d3_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w31_d3_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x
INFO-FLOW: Found component start_for_computebdk.
INFO-FLOW: Append model start_for_computebdk
INFO-FLOW: Found component start_for_output_bek.
INFO-FLOW: Append model start_for_output_bek
INFO-FLOW: Handling components in module [conv_11] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_11.compgen.tcl 
INFO-FLOW: Handling components in module [inter_layer_10] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_10.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [copy_input_fmem2buff_3] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_3.compgen.tcl 
INFO-FLOW: Handling components in module [copy_weight_fmem2buf_4] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_4.compgen.tcl 
INFO-FLOW: Handling components in module [load_data337149] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data337149.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [compute_pro_7] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_7.compgen.tcl 
INFO-FLOW: Handling components in module [output_result_7] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_7.compgen.tcl 
INFO-FLOW: Handling components in module [apply_6] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_6.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1296_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d1296_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w19_d3_A_x.
INFO-FLOW: Append model fifo_w19_d3_A_x
INFO-FLOW: Found component fifo_w31_d3_A_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w31_d3_A_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x
INFO-FLOW: Found component start_for_computebvn.
INFO-FLOW: Append model start_for_computebvn
INFO-FLOW: Found component start_for_output_bwn.
INFO-FLOW: Append model start_for_output_bwn
INFO-FLOW: Handling components in module [conv_5] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_5.compgen.tcl 
INFO-FLOW: Handling components in module [inter_layer_4] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_4.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [copy_input_fmem2buff_7] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_7.compgen.tcl 
INFO-FLOW: Handling components in module [copy_weight_fmem2buf_9] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_9.compgen.tcl 
INFO-FLOW: Handling components in module [copy_beta_fmem2buffe_5] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_5.compgen.tcl 
INFO-FLOW: Handling components in module [load_data340152] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data340152.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [compute_pro_11] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_11.compgen.tcl 
INFO-FLOW: Handling components in module [output_result_11] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_11.compgen.tcl 
INFO-FLOW: Handling components in module [apply_10] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_10.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1296_B_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d1296_B_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w17_d3_A.
INFO-FLOW: Append model fifo_w17_d3_A
INFO-FLOW: Found component fifo_w31_d3_A_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w31_d3_A_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x
INFO-FLOW: Found component start_for_computebyn.
INFO-FLOW: Append model start_for_computebyn
INFO-FLOW: Found component start_for_output_bzo.
INFO-FLOW: Append model start_for_output_bzo
INFO-FLOW: Handling components in module [conv_9] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_9.compgen.tcl 
INFO-FLOW: Handling components in module [inter_layer_8] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_8.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [copy_input_fmem2buff_4] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_4.compgen.tcl 
INFO-FLOW: Handling components in module [copy_weight_fmem2buf_2] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_2.compgen.tcl 
INFO-FLOW: Handling components in module [load_data343155] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data343155.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [compute_pro_6] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_6.compgen.tcl 
INFO-FLOW: Handling components in module [output_result_6] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_6.compgen.tcl 
INFO-FLOW: Handling components in module [apply_5] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_5.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1296_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d1296_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w18_d3_A_x.
INFO-FLOW: Append model fifo_w18_d3_A_x
INFO-FLOW: Found component fifo_w31_d3_A_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w31_d3_A_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: Found component start_for_computebQq.
INFO-FLOW: Append model start_for_computebQq
INFO-FLOW: Found component start_for_output_bRq.
INFO-FLOW: Append model start_for_output_bRq
INFO-FLOW: Handling components in module [conv_4] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_4.compgen.tcl 
INFO-FLOW: Handling components in module [inter_layer265] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer265.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [copy_input_fmem2buff_9] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_9.compgen.tcl 
INFO-FLOW: Handling components in module [copy_weight_fmem2buf_7] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_7.compgen.tcl 
INFO-FLOW: Handling components in module [copy_beta_fmem2buffe_3] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_3.compgen.tcl 
INFO-FLOW: Handling components in module [load_data_1158] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_1158.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [compute_pro_9] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_9.compgen.tcl 
INFO-FLOW: Handling components in module [output_result_9] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_9.compgen.tcl 
INFO-FLOW: Handling components in module [apply_8] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_8.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w18_d3_A_x_x.
INFO-FLOW: Append model fifo_w18_d3_A_x_x
INFO-FLOW: Found component fifo_w31_d3_A_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w31_d3_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component start_for_computebTr.
INFO-FLOW: Append model start_for_computebTr
INFO-FLOW: Found component start_for_output_bUr.
INFO-FLOW: Append model start_for_output_bUr
INFO-FLOW: Handling components in module [conv_7] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_7.compgen.tcl 
INFO-FLOW: Handling components in module [inter_layer_6] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_6.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [load_data348161] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data348161.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [compute_pro_3] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_3.compgen.tcl 
INFO-FLOW: Handling components in module [output_result_3] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_3.compgen.tcl 
INFO-FLOW: Handling components in module [apply_2] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_2.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d36_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d2_A_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w17_d3_A_x.
INFO-FLOW: Append model fifo_w17_d3_A_x
INFO-FLOW: Found component fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component start_for_computecbu.
INFO-FLOW: Append model start_for_computecbu
INFO-FLOW: Found component start_for_output_ccu.
INFO-FLOW: Append model start_for_output_ccu
INFO-FLOW: Handling components in module [conv_1] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_1.compgen.tcl 
INFO-FLOW: Handling components in module [inter_layer_1] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_1.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [load_data_2164] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_2164.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [compute_pro_12] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_12.compgen.tcl 
INFO-FLOW: Handling components in module [output_result_12] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_12.compgen.tcl 
INFO-FLOW: Handling components in module [apply_11] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_11.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d4_B_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w17_d3_A_x_x.
INFO-FLOW: Append model fifo_w17_d3_A_x_x
INFO-FLOW: Found component fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component start_for_computeceu.
INFO-FLOW: Append model start_for_computeceu
INFO-FLOW: Found component start_for_output_cfu.
INFO-FLOW: Append model start_for_output_cfu
INFO-FLOW: Handling components in module [conv_10] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_10.compgen.tcl 
INFO-FLOW: Handling components in module [inter_layer_9] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_9.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [inter_layer_3] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_3.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [load_data353167] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data353167.compgen.tcl 
INFO-FLOW: Handling components in module [compute_pro] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro.compgen.tcl 
INFO-FLOW: Found component moblie_net_sitofpchv.
INFO-FLOW: Append model moblie_net_sitofpchv
INFO-FLOW: Found component moblie_net_sptohpciv.
INFO-FLOW: Append model moblie_net_sptohpciv
INFO-FLOW: Found component moblie_net_hdiv_1cjv.
INFO-FLOW: Append model moblie_net_hdiv_1cjv
INFO-FLOW: Found component compute_pro_outpucgu.
INFO-FLOW: Append model compute_pro_outpucgu
INFO-FLOW: Handling components in module [output_result] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result.compgen.tcl 
INFO-FLOW: Handling components in module [apply] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1024_B.
INFO-FLOW: Append model fifo_w16_d1024_B
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w10_d3_A.
INFO-FLOW: Append model fifo_w10_d3_A
INFO-FLOW: Found component fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d16_B.
INFO-FLOW: Append model fifo_w16_d16_B
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component start_for_computeckv.
INFO-FLOW: Append model start_for_computeckv
INFO-FLOW: Found component start_for_output_clv.
INFO-FLOW: Append model start_for_output_clv
INFO-FLOW: Handling components in module [pool] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/pool.compgen.tcl 
INFO-FLOW: Handling components in module [penult_layer] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/penult_layer.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [copy_input_fmem2buff] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff.compgen.tcl 
INFO-FLOW: Handling components in module [copy_weight_fmem2buf] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf.compgen.tcl 
INFO-FLOW: Handling components in module [copy_beta_fmem2buffe] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe.compgen.tcl 
INFO-FLOW: Handling components in module [load_data356170] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data356170.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [compute_pro_1] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_1.compgen.tcl 
INFO-FLOW: Found component compute_pro_1_inpcmv.
INFO-FLOW: Append model compute_pro_1_inpcmv
INFO-FLOW: Found component compute_pro_1_outcnw.
INFO-FLOW: Append model compute_pro_1_outcnw
INFO-FLOW: Handling components in module [output_result_1] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_1.compgen.tcl 
INFO-FLOW: Handling components in module [apply_512_4_32_4_s] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_512_4_32_4_s.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d64_B.
INFO-FLOW: Append model fifo_w16_d64_B
INFO-FLOW: Found component fifo_w16_d256_B.
INFO-FLOW: Append model fifo_w16_d256_B
INFO-FLOW: Found component fifo_w16_d8_B.
INFO-FLOW: Append model fifo_w16_d8_B
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w3_d3_A.
INFO-FLOW: Append model fifo_w3_d3_A
INFO-FLOW: Found component fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w16_d8_B.
INFO-FLOW: Append model fifo_w16_d8_B
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component start_for_computecow.
INFO-FLOW: Append model start_for_computecow
INFO-FLOW: Found component start_for_output_cpw.
INFO-FLOW: Append model start_for_output_cpw
INFO-FLOW: Handling components in module [fc] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/fc.compgen.tcl 
INFO-FLOW: Handling components in module [last_layer] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/last_layer.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Handling components in module [moblie_net] ... 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.compgen.tcl 
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d4_A.
INFO-FLOW: Append model fifo_w32_d4_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d5_A.
INFO-FLOW: Append model fifo_w32_d5_A
INFO-FLOW: Found component fifo_w32_d6_A.
INFO-FLOW: Append model fifo_w32_d6_A
INFO-FLOW: Found component fifo_w32_d6_A.
INFO-FLOW: Append model fifo_w32_d6_A
INFO-FLOW: Found component fifo_w32_d6_A.
INFO-FLOW: Append model fifo_w32_d6_A
INFO-FLOW: Found component fifo_w32_d6_A.
INFO-FLOW: Append model fifo_w32_d6_A
INFO-FLOW: Found component fifo_w32_d7_A.
INFO-FLOW: Append model fifo_w32_d7_A
INFO-FLOW: Found component fifo_w32_d7_A.
INFO-FLOW: Append model fifo_w32_d7_A
INFO-FLOW: Found component fifo_w32_d7_A.
INFO-FLOW: Append model fifo_w32_d7_A
INFO-FLOW: Found component fifo_w32_d7_A.
INFO-FLOW: Append model fifo_w32_d7_A
INFO-FLOW: Found component fifo_w32_d8_A.
INFO-FLOW: Append model fifo_w32_d8_A
INFO-FLOW: Found component fifo_w32_d8_A.
INFO-FLOW: Append model fifo_w32_d8_A
INFO-FLOW: Found component fifo_w32_d8_A.
INFO-FLOW: Append model fifo_w32_d8_A
INFO-FLOW: Found component fifo_w32_d8_A.
INFO-FLOW: Append model fifo_w32_d8_A
INFO-FLOW: Found component fifo_w32_d9_A.
INFO-FLOW: Append model fifo_w32_d9_A
INFO-FLOW: Found component fifo_w32_d9_A.
INFO-FLOW: Append model fifo_w32_d9_A
INFO-FLOW: Found component fifo_w32_d9_A.
INFO-FLOW: Append model fifo_w32_d9_A
INFO-FLOW: Found component fifo_w32_d9_A.
INFO-FLOW: Append model fifo_w32_d9_A
INFO-FLOW: Found component fifo_w32_d10_A.
INFO-FLOW: Append model fifo_w32_d10_A
INFO-FLOW: Found component fifo_w32_d10_A.
INFO-FLOW: Append model fifo_w32_d10_A
INFO-FLOW: Found component fifo_w32_d10_A.
INFO-FLOW: Append model fifo_w32_d10_A
INFO-FLOW: Found component fifo_w32_d10_A.
INFO-FLOW: Append model fifo_w32_d10_A
INFO-FLOW: Found component fifo_w32_d11_A.
INFO-FLOW: Append model fifo_w32_d11_A
INFO-FLOW: Found component fifo_w32_d11_A.
INFO-FLOW: Append model fifo_w32_d11_A
INFO-FLOW: Found component fifo_w32_d11_A.
INFO-FLOW: Append model fifo_w32_d11_A
INFO-FLOW: Found component fifo_w32_d11_A.
INFO-FLOW: Append model fifo_w32_d11_A
INFO-FLOW: Found component fifo_w32_d12_A.
INFO-FLOW: Append model fifo_w32_d12_A
INFO-FLOW: Found component fifo_w32_d12_A.
INFO-FLOW: Append model fifo_w32_d12_A
INFO-FLOW: Found component fifo_w32_d12_A.
INFO-FLOW: Append model fifo_w32_d12_A
INFO-FLOW: Found component fifo_w32_d12_A.
INFO-FLOW: Append model fifo_w32_d12_A
INFO-FLOW: Found component fifo_w32_d13_A.
INFO-FLOW: Append model fifo_w32_d13_A
INFO-FLOW: Found component fifo_w32_d13_A.
INFO-FLOW: Append model fifo_w32_d13_A
INFO-FLOW: Found component fifo_w32_d13_A.
INFO-FLOW: Append model fifo_w32_d13_A
INFO-FLOW: Found component fifo_w32_d13_A.
INFO-FLOW: Append model fifo_w32_d13_A
INFO-FLOW: Found component fifo_w32_d14_A.
INFO-FLOW: Append model fifo_w32_d14_A
INFO-FLOW: Found component fifo_w32_d14_A.
INFO-FLOW: Append model fifo_w32_d14_A
INFO-FLOW: Found component fifo_w32_d15_A.
INFO-FLOW: Append model fifo_w32_d15_A
INFO-FLOW: Found component fifo_w32_d15_A.
INFO-FLOW: Append model fifo_w32_d15_A
INFO-FLOW: Found component fifo_w32_d15_A.
INFO-FLOW: Append model fifo_w32_d15_A
INFO-FLOW: Found component fifo_w32_d15_A.
INFO-FLOW: Append model fifo_w32_d15_A
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x.
INFO-FLOW: Append model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: Found component moblie_net_data1_m_axi.
INFO-FLOW: Append model moblie_net_data1_m_axi
INFO-FLOW: Found component moblie_net_data31_m_axi.
INFO-FLOW: Append model moblie_net_data31_m_axi
INFO-FLOW: Found component moblie_net_data32_m_axi.
INFO-FLOW: Append model moblie_net_data32_m_axi
INFO-FLOW: Found component moblie_net_data16_m_axi.
INFO-FLOW: Append model moblie_net_data16_m_axi
INFO-FLOW: Found component moblie_net_data2_m_axi.
INFO-FLOW: Append model moblie_net_data2_m_axi
INFO-FLOW: Found component moblie_net_data33_m_axi.
INFO-FLOW: Append model moblie_net_data33_m_axi
INFO-FLOW: Found component moblie_net_data34_m_axi.
INFO-FLOW: Append model moblie_net_data34_m_axi
INFO-FLOW: Found component moblie_net_data17_m_axi.
INFO-FLOW: Append model moblie_net_data17_m_axi
INFO-FLOW: Found component moblie_net_data3_m_axi.
INFO-FLOW: Append model moblie_net_data3_m_axi
INFO-FLOW: Found component moblie_net_data35_m_axi.
INFO-FLOW: Append model moblie_net_data35_m_axi
INFO-FLOW: Found component moblie_net_data36_m_axi.
INFO-FLOW: Append model moblie_net_data36_m_axi
INFO-FLOW: Found component moblie_net_data18_m_axi.
INFO-FLOW: Append model moblie_net_data18_m_axi
INFO-FLOW: Found component moblie_net_data4_m_axi.
INFO-FLOW: Append model moblie_net_data4_m_axi
INFO-FLOW: Found component moblie_net_data37_m_axi.
INFO-FLOW: Append model moblie_net_data37_m_axi
INFO-FLOW: Found component moblie_net_data38_m_axi.
INFO-FLOW: Append model moblie_net_data38_m_axi
INFO-FLOW: Found component moblie_net_data19_m_axi.
INFO-FLOW: Append model moblie_net_data19_m_axi
INFO-FLOW: Found component moblie_net_data5_m_axi.
INFO-FLOW: Append model moblie_net_data5_m_axi
INFO-FLOW: Found component moblie_net_data39_m_axi.
INFO-FLOW: Append model moblie_net_data39_m_axi
INFO-FLOW: Found component moblie_net_data40_m_axi.
INFO-FLOW: Append model moblie_net_data40_m_axi
INFO-FLOW: Found component moblie_net_data20_m_axi.
INFO-FLOW: Append model moblie_net_data20_m_axi
INFO-FLOW: Found component moblie_net_data6_m_axi.
INFO-FLOW: Append model moblie_net_data6_m_axi
INFO-FLOW: Found component moblie_net_data41_m_axi.
INFO-FLOW: Append model moblie_net_data41_m_axi
INFO-FLOW: Found component moblie_net_data42_m_axi.
INFO-FLOW: Append model moblie_net_data42_m_axi
INFO-FLOW: Found component moblie_net_data21_m_axi.
INFO-FLOW: Append model moblie_net_data21_m_axi
INFO-FLOW: Found component moblie_net_data7_m_axi.
INFO-FLOW: Append model moblie_net_data7_m_axi
INFO-FLOW: Found component moblie_net_data43_m_axi.
INFO-FLOW: Append model moblie_net_data43_m_axi
INFO-FLOW: Found component moblie_net_data44_m_axi.
INFO-FLOW: Append model moblie_net_data44_m_axi
INFO-FLOW: Found component moblie_net_data22_m_axi.
INFO-FLOW: Append model moblie_net_data22_m_axi
INFO-FLOW: Found component moblie_net_data8_m_axi.
INFO-FLOW: Append model moblie_net_data8_m_axi
INFO-FLOW: Found component moblie_net_data45_m_axi.
INFO-FLOW: Append model moblie_net_data45_m_axi
INFO-FLOW: Found component moblie_net_data46_m_axi.
INFO-FLOW: Append model moblie_net_data46_m_axi
INFO-FLOW: Found component moblie_net_data23_m_axi.
INFO-FLOW: Append model moblie_net_data23_m_axi
INFO-FLOW: Found component moblie_net_data9_m_axi.
INFO-FLOW: Append model moblie_net_data9_m_axi
INFO-FLOW: Found component moblie_net_data47_m_axi.
INFO-FLOW: Append model moblie_net_data47_m_axi
INFO-FLOW: Found component moblie_net_data48_m_axi.
INFO-FLOW: Append model moblie_net_data48_m_axi
INFO-FLOW: Found component moblie_net_data24_m_axi.
INFO-FLOW: Append model moblie_net_data24_m_axi
INFO-FLOW: Found component moblie_net_data10_m_axi.
INFO-FLOW: Append model moblie_net_data10_m_axi
INFO-FLOW: Found component moblie_net_data49_m_axi.
INFO-FLOW: Append model moblie_net_data49_m_axi
INFO-FLOW: Found component moblie_net_data50_m_axi.
INFO-FLOW: Append model moblie_net_data50_m_axi
INFO-FLOW: Found component moblie_net_data25_m_axi.
INFO-FLOW: Append model moblie_net_data25_m_axi
INFO-FLOW: Found component moblie_net_data11_m_axi.
INFO-FLOW: Append model moblie_net_data11_m_axi
INFO-FLOW: Found component moblie_net_data51_m_axi.
INFO-FLOW: Append model moblie_net_data51_m_axi
INFO-FLOW: Found component moblie_net_data52_m_axi.
INFO-FLOW: Append model moblie_net_data52_m_axi
INFO-FLOW: Found component moblie_net_data26_m_axi.
INFO-FLOW: Append model moblie_net_data26_m_axi
INFO-FLOW: Found component moblie_net_data12_m_axi.
INFO-FLOW: Append model moblie_net_data12_m_axi
INFO-FLOW: Found component moblie_net_data53_m_axi.
INFO-FLOW: Append model moblie_net_data53_m_axi
INFO-FLOW: Found component moblie_net_data54_m_axi.
INFO-FLOW: Append model moblie_net_data54_m_axi
INFO-FLOW: Found component moblie_net_data27_m_axi.
INFO-FLOW: Append model moblie_net_data27_m_axi
INFO-FLOW: Found component moblie_net_data13_m_axi.
INFO-FLOW: Append model moblie_net_data13_m_axi
INFO-FLOW: Found component moblie_net_data55_m_axi.
INFO-FLOW: Append model moblie_net_data55_m_axi
INFO-FLOW: Found component moblie_net_data56_m_axi.
INFO-FLOW: Append model moblie_net_data56_m_axi
INFO-FLOW: Found component moblie_net_data28_m_axi.
INFO-FLOW: Append model moblie_net_data28_m_axi
INFO-FLOW: Found component moblie_net_data14_m_axi.
INFO-FLOW: Append model moblie_net_data14_m_axi
INFO-FLOW: Found component moblie_net_data29_m_axi.
INFO-FLOW: Append model moblie_net_data29_m_axi
INFO-FLOW: Found component moblie_net_data15_m_axi.
INFO-FLOW: Append model moblie_net_data15_m_axi
INFO-FLOW: Found component moblie_net_data57_m_axi.
INFO-FLOW: Append model moblie_net_data57_m_axi
INFO-FLOW: Found component moblie_net_data58_m_axi.
INFO-FLOW: Append model moblie_net_data58_m_axi
INFO-FLOW: Found component moblie_net_data30_m_axi.
INFO-FLOW: Append model moblie_net_data30_m_axi
INFO-FLOW: Append model copy_input_fmem2buff_2
INFO-FLOW: Append model copy_weight_fmem2buf_3
INFO-FLOW: Append model copy_beta_fmem2buffe_1
INFO-FLOW: Append model load_data131
INFO-FLOW: Append model mac_3_9_s
INFO-FLOW: Append model compute_pro_5
INFO-FLOW: Append model output_result_5
INFO-FLOW: Append model apply_4
INFO-FLOW: Append model conv_3
INFO-FLOW: Append model first_layer173
INFO-FLOW: Append model copy_input_fmem2buff_8
INFO-FLOW: Append model copy_weight_fmem2buf_8
INFO-FLOW: Append model copy_beta_fmem2buffe_4
INFO-FLOW: Append model load_data322134
INFO-FLOW: Append model mac_3_9_1
INFO-FLOW: Append model compute_pro_10
INFO-FLOW: Append model output_result_10
INFO-FLOW: Append model apply_9
INFO-FLOW: Append model conv_8
INFO-FLOW: Append model inter_layer_7
INFO-FLOW: Append model copy_input_fmem2buff_5
INFO-FLOW: Append model copy_weight_fmem2buf_1
INFO-FLOW: Append model load_data325137
INFO-FLOW: Append model mac_1_1_s
INFO-FLOW: Append model compute_pro_4
INFO-FLOW: Append model output_result_4
INFO-FLOW: Append model apply_3
INFO-FLOW: Append model conv_2
INFO-FLOW: Append model inter_layer_2
INFO-FLOW: Append model copy_input_fmem2buff_10
INFO-FLOW: Append model copy_weight_fmem2buf_6
INFO-FLOW: Append model copy_beta_fmem2buffe_2
INFO-FLOW: Append model load_data328140
INFO-FLOW: Append model compute_pro_8
INFO-FLOW: Append model output_result_8
INFO-FLOW: Append model apply_7
INFO-FLOW: Append model conv_6
INFO-FLOW: Append model inter_layer_5
INFO-FLOW: Append model copy_input_fmem2buff_1
INFO-FLOW: Append model copy_weight_fmem2buf_5
INFO-FLOW: Append model load_data331143
INFO-FLOW: Append model compute_pro_2
INFO-FLOW: Append model output_result_2
INFO-FLOW: Append model apply_1
INFO-FLOW: Append model conv
INFO-FLOW: Append model inter_layer
INFO-FLOW: Append model copy_input_fmem2buff_6
INFO-FLOW: Append model copy_weight_fmem2buf_10
INFO-FLOW: Append model copy_beta_fmem2buffe_6
INFO-FLOW: Append model load_data334146
INFO-FLOW: Append model compute_pro_13
INFO-FLOW: Append model output_result_13
INFO-FLOW: Append model apply_12
INFO-FLOW: Append model conv_11
INFO-FLOW: Append model inter_layer_10
INFO-FLOW: Append model copy_input_fmem2buff_3
INFO-FLOW: Append model copy_weight_fmem2buf_4
INFO-FLOW: Append model load_data337149
INFO-FLOW: Append model compute_pro_7
INFO-FLOW: Append model output_result_7
INFO-FLOW: Append model apply_6
INFO-FLOW: Append model conv_5
INFO-FLOW: Append model inter_layer_4
INFO-FLOW: Append model copy_input_fmem2buff_7
INFO-FLOW: Append model copy_weight_fmem2buf_9
INFO-FLOW: Append model copy_beta_fmem2buffe_5
INFO-FLOW: Append model load_data340152
INFO-FLOW: Append model compute_pro_11
INFO-FLOW: Append model output_result_11
INFO-FLOW: Append model apply_10
INFO-FLOW: Append model conv_9
INFO-FLOW: Append model inter_layer_8
INFO-FLOW: Append model copy_input_fmem2buff_4
INFO-FLOW: Append model copy_weight_fmem2buf_2
INFO-FLOW: Append model load_data343155
INFO-FLOW: Append model compute_pro_6
INFO-FLOW: Append model output_result_6
INFO-FLOW: Append model apply_5
INFO-FLOW: Append model conv_4
INFO-FLOW: Append model inter_layer265
INFO-FLOW: Append model copy_input_fmem2buff_9
INFO-FLOW: Append model copy_weight_fmem2buf_7
INFO-FLOW: Append model copy_beta_fmem2buffe_3
INFO-FLOW: Append model load_data_1158
INFO-FLOW: Append model compute_pro_9
INFO-FLOW: Append model output_result_9
INFO-FLOW: Append model apply_8
INFO-FLOW: Append model conv_7
INFO-FLOW: Append model inter_layer_6
INFO-FLOW: Append model load_data348161
INFO-FLOW: Append model compute_pro_3
INFO-FLOW: Append model output_result_3
INFO-FLOW: Append model apply_2
INFO-FLOW: Append model conv_1
INFO-FLOW: Append model inter_layer_1
INFO-FLOW: Append model load_data_2164
INFO-FLOW: Append model compute_pro_12
INFO-FLOW: Append model output_result_12
INFO-FLOW: Append model apply_11
INFO-FLOW: Append model conv_10
INFO-FLOW: Append model inter_layer_9
INFO-FLOW: Append model inter_layer_3
INFO-FLOW: Append model load_data353167
INFO-FLOW: Append model compute_pro
INFO-FLOW: Append model output_result
INFO-FLOW: Append model apply
INFO-FLOW: Append model pool
INFO-FLOW: Append model penult_layer
INFO-FLOW: Append model copy_input_fmem2buff
INFO-FLOW: Append model copy_weight_fmem2buf
INFO-FLOW: Append model copy_beta_fmem2buffe
INFO-FLOW: Append model load_data356170
INFO-FLOW: Append model compute_pro_1
INFO-FLOW: Append model output_result_1
INFO-FLOW: Append model apply_512_4_32_4_s
INFO-FLOW: Append model fc
INFO-FLOW: Append model last_layer
INFO-FLOW: Append model moblie_net
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w1_d1_A fifo_w1_d1_A fifo_w1_d1_A moblie_net_hadd_1bkb moblie_net_hmul_1cud moblie_net_hcmp_1tde compute_pro_5_outdEe fifo_w16_d1296_B fifo_w16_d36_B fifo_w16_d36_B fifo_w16_d36_B fifo_w16_d36_B fifo_w16_d36_B fifo_w16_d36_B fifo_w16_d36_B fifo_w16_d36_B fifo_w16_d36_B fifo_w16_d36_B fifo_w16_d36_B fifo_w16_d36_B fifo_w16_d36_B fifo_w16_d36_B fifo_w16_d36_B fifo_w16_d36_B fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w1_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w31_d3_A fifo_w16_d512_B fifo_w16_d512_B fifo_w16_d512_B fifo_w16_d512_B fifo_w16_d512_B fifo_w16_d512_B fifo_w16_d512_B fifo_w16_d512_B fifo_w16_d512_B fifo_w16_d512_B fifo_w16_d512_B fifo_w16_d512_B fifo_w16_d512_B fifo_w16_d512_B fifo_w16_d512_B fifo_w16_d512_B fifo_w1_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A start_for_computeudo start_for_output_vdy fifo_w1_d1_A_x fifo_w1_d1_A_x_x fifo_w1_d1_A_x_x fifo_w1_d1_A_x_x compute_pro_10_bewdI fifo_w16_d1296_B_x fifo_w16_d4_B fifo_w16_d4_B fifo_w16_d4_B fifo_w16_d4_B fifo_w16_d4_B fifo_w16_d4_B fifo_w16_d4_B fifo_w16_d4_B fifo_w16_d4_B fifo_w16_d4_B fifo_w1_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w20_d3_A fifo_w31_d3_A_x fifo_w16_d512_B_x fifo_w16_d512_B_x fifo_w1_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x start_for_computexdS start_for_output_yd2 fifo_w1_d1_A_x_x_x fifo_w1_d1_A_x_x_x_x fifo_w1_d1_A_x_x_x_x fifo_w1_d1_A_x_x_x_x fifo_w16_d1296_B_x_x fifo_w16_d36_B_x fifo_w16_d36_B_x fifo_w16_d36_B_x fifo_w16_d36_B_x fifo_w16_d36_B_x fifo_w16_d36_B_x fifo_w16_d36_B_x fifo_w16_d36_B_x fifo_w16_d36_B_x fifo_w16_d36_B_x fifo_w16_d36_B_x fifo_w16_d36_B_x fifo_w16_d36_B_x fifo_w16_d36_B_x fifo_w16_d36_B_x fifo_w16_d36_B_x fifo_w16_d2_A_x fifo_w16_d2_A_x fifo_w16_d2_A_x fifo_w16_d2_A_x fifo_w16_d2_A_x fifo_w16_d2_A_x fifo_w16_d2_A_x fifo_w16_d2_A_x fifo_w16_d2_A_x fifo_w16_d2_A_x fifo_w16_d2_A_x fifo_w16_d2_A_x fifo_w16_d2_A_x fifo_w16_d2_A_x fifo_w16_d2_A_x fifo_w16_d2_A_x fifo_w1_d2_A_x_x fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x fifo_w21_d3_A fifo_w31_d3_A_x_x fifo_w16_d512_B_x_x fifo_w16_d512_B_x_x fifo_w16_d512_B_x_x fifo_w16_d512_B_x_x fifo_w16_d512_B_x_x fifo_w16_d512_B_x_x fifo_w16_d512_B_x_x fifo_w16_d512_B_x_x fifo_w16_d512_B_x_x fifo_w16_d512_B_x_x fifo_w16_d512_B_x_x fifo_w16_d512_B_x_x fifo_w16_d512_B_x_x fifo_w16_d512_B_x_x fifo_w16_d512_B_x_x fifo_w16_d512_B_x_x fifo_w1_d2_A_x_x fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x fifo_w32_d2_A_x_x start_for_computePgM start_for_output_QgW fifo_w1_d1_A_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x fifo_w16_d1296_B_x_x_x fifo_w16_d4_B_x fifo_w16_d4_B_x fifo_w16_d4_B_x fifo_w16_d4_B_x fifo_w16_d4_B_x fifo_w16_d4_B_x fifo_w16_d4_B_x fifo_w16_d4_B_x fifo_w16_d4_B_x fifo_w16_d4_B_x fifo_w1_d2_A_x_x_x fifo_w32_d2_A_x_x_x fifo_w32_d2_A_x_x_x fifo_w32_d2_A_x_x_x fifo_w19_d3_A fifo_w31_d3_A_x_x_x fifo_w16_d512_B_x_x_x fifo_w16_d512_B_x_x_x fifo_w1_d2_A_x_x_x fifo_w32_d2_A_x_x_x fifo_w32_d2_A_x_x_x fifo_w32_d2_A_x_x_x start_for_computeShg start_for_output_Thq fifo_w1_d1_A_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x fifo_w16_d1296_B_x_x_x_x fifo_w16_d36_B_x_x fifo_w16_d36_B_x_x fifo_w16_d36_B_x_x fifo_w16_d36_B_x_x fifo_w16_d36_B_x_x fifo_w16_d36_B_x_x fifo_w16_d36_B_x_x fifo_w16_d36_B_x_x fifo_w16_d36_B_x_x fifo_w16_d36_B_x_x fifo_w16_d36_B_x_x fifo_w16_d36_B_x_x fifo_w16_d36_B_x_x fifo_w16_d36_B_x_x fifo_w16_d36_B_x_x fifo_w16_d36_B_x_x fifo_w16_d2_A_x_x fifo_w16_d2_A_x_x fifo_w16_d2_A_x_x fifo_w16_d2_A_x_x fifo_w16_d2_A_x_x fifo_w16_d2_A_x_x fifo_w16_d2_A_x_x fifo_w16_d2_A_x_x fifo_w16_d2_A_x_x fifo_w16_d2_A_x_x fifo_w16_d2_A_x_x fifo_w16_d2_A_x_x fifo_w16_d2_A_x_x fifo_w16_d2_A_x_x fifo_w16_d2_A_x_x fifo_w16_d2_A_x_x fifo_w1_d2_A_x_x_x_x fifo_w32_d2_A_x_x_x_x fifo_w32_d2_A_x_x_x_x fifo_w32_d2_A_x_x_x_x fifo_w32_d2_A_x_x_x_x fifo_w20_d3_A_x fifo_w31_d3_A_x_x_x_x fifo_w16_d512_B_x_x_x_x fifo_w16_d512_B_x_x_x_x fifo_w16_d512_B_x_x_x_x fifo_w16_d512_B_x_x_x_x fifo_w16_d512_B_x_x_x_x fifo_w16_d512_B_x_x_x_x fifo_w16_d512_B_x_x_x_x fifo_w16_d512_B_x_x_x_x fifo_w16_d512_B_x_x_x_x fifo_w16_d512_B_x_x_x_x fifo_w16_d512_B_x_x_x_x fifo_w16_d512_B_x_x_x_x fifo_w16_d512_B_x_x_x_x fifo_w16_d512_B_x_x_x_x fifo_w16_d512_B_x_x_x_x fifo_w16_d512_B_x_x_x_x fifo_w1_d2_A_x_x_x_x fifo_w32_d2_A_x_x_x_x fifo_w32_d2_A_x_x_x_x fifo_w32_d2_A_x_x_x_x fifo_w32_d2_A_x_x_x_x start_for_computebak start_for_output_bbk fifo_w1_d1_A_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x fifo_w16_d1296_B_x_x_x_x_x fifo_w16_d4_B_x_x fifo_w16_d4_B_x_x fifo_w16_d4_B_x_x fifo_w16_d4_B_x_x fifo_w16_d4_B_x_x fifo_w16_d4_B_x_x fifo_w16_d4_B_x_x fifo_w16_d4_B_x_x fifo_w16_d4_B_x_x fifo_w16_d4_B_x_x fifo_w1_d2_A_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x fifo_w18_d3_A fifo_w31_d3_A_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x start_for_computebdk start_for_output_bek fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x fifo_w16_d1296_B_x_x_x_x_x_x fifo_w16_d36_B_x_x_x fifo_w16_d36_B_x_x_x fifo_w16_d36_B_x_x_x fifo_w16_d36_B_x_x_x fifo_w16_d36_B_x_x_x fifo_w16_d36_B_x_x_x fifo_w16_d36_B_x_x_x fifo_w16_d36_B_x_x_x fifo_w16_d36_B_x_x_x fifo_w16_d36_B_x_x_x fifo_w16_d36_B_x_x_x fifo_w16_d36_B_x_x_x fifo_w16_d36_B_x_x_x fifo_w16_d36_B_x_x_x fifo_w16_d36_B_x_x_x fifo_w16_d36_B_x_x_x fifo_w16_d2_A_x_x_x fifo_w16_d2_A_x_x_x fifo_w16_d2_A_x_x_x fifo_w16_d2_A_x_x_x fifo_w16_d2_A_x_x_x fifo_w16_d2_A_x_x_x fifo_w16_d2_A_x_x_x fifo_w16_d2_A_x_x_x fifo_w16_d2_A_x_x_x fifo_w16_d2_A_x_x_x fifo_w16_d2_A_x_x_x fifo_w16_d2_A_x_x_x fifo_w16_d2_A_x_x_x fifo_w16_d2_A_x_x_x fifo_w16_d2_A_x_x_x fifo_w16_d2_A_x_x_x fifo_w1_d2_A_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x fifo_w19_d3_A_x fifo_w31_d3_A_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x start_for_computebvn start_for_output_bwn fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w16_d1296_B_x_x_x_x_x_x_x fifo_w16_d4_B_x_x_x fifo_w16_d4_B_x_x_x fifo_w16_d4_B_x_x_x fifo_w16_d4_B_x_x_x fifo_w16_d4_B_x_x_x fifo_w16_d4_B_x_x_x fifo_w16_d4_B_x_x_x fifo_w16_d4_B_x_x_x fifo_w16_d4_B_x_x_x fifo_w16_d4_B_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x fifo_w17_d3_A fifo_w31_d3_A_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x start_for_computebyn start_for_output_bzo fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w16_d1296_B_x_x_x_x_x_x_x_x fifo_w16_d36_B_x_x_x_x fifo_w16_d36_B_x_x_x_x fifo_w16_d36_B_x_x_x_x fifo_w16_d36_B_x_x_x_x fifo_w16_d36_B_x_x_x_x fifo_w16_d36_B_x_x_x_x fifo_w16_d36_B_x_x_x_x fifo_w16_d36_B_x_x_x_x fifo_w16_d36_B_x_x_x_x fifo_w16_d36_B_x_x_x_x fifo_w16_d36_B_x_x_x_x fifo_w16_d36_B_x_x_x_x fifo_w16_d36_B_x_x_x_x fifo_w16_d36_B_x_x_x_x fifo_w16_d36_B_x_x_x_x fifo_w16_d36_B_x_x_x_x fifo_w16_d2_A_x_x_x_x fifo_w16_d2_A_x_x_x_x fifo_w16_d2_A_x_x_x_x fifo_w16_d2_A_x_x_x_x fifo_w16_d2_A_x_x_x_x fifo_w16_d2_A_x_x_x_x fifo_w16_d2_A_x_x_x_x fifo_w16_d2_A_x_x_x_x fifo_w16_d2_A_x_x_x_x fifo_w16_d2_A_x_x_x_x fifo_w16_d2_A_x_x_x_x fifo_w16_d2_A_x_x_x_x fifo_w16_d2_A_x_x_x_x fifo_w16_d2_A_x_x_x_x fifo_w16_d2_A_x_x_x_x fifo_w16_d2_A_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x fifo_w18_d3_A_x fifo_w31_d3_A_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x start_for_computebQq start_for_output_bRq fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x fifo_w16_d4_B_x_x_x_x fifo_w16_d4_B_x_x_x_x fifo_w16_d4_B_x_x_x_x fifo_w16_d4_B_x_x_x_x fifo_w16_d4_B_x_x_x_x fifo_w16_d4_B_x_x_x_x fifo_w16_d4_B_x_x_x_x fifo_w16_d4_B_x_x_x_x fifo_w16_d4_B_x_x_x_x fifo_w16_d4_B_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x fifo_w18_d3_A_x_x fifo_w31_d3_A_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x start_for_computebTr start_for_output_bUr fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x_x fifo_w16_d36_B_x_x_x_x_x fifo_w16_d36_B_x_x_x_x_x fifo_w16_d36_B_x_x_x_x_x fifo_w16_d36_B_x_x_x_x_x fifo_w16_d36_B_x_x_x_x_x fifo_w16_d36_B_x_x_x_x_x fifo_w16_d36_B_x_x_x_x_x fifo_w16_d36_B_x_x_x_x_x fifo_w16_d36_B_x_x_x_x_x fifo_w16_d36_B_x_x_x_x_x fifo_w16_d36_B_x_x_x_x_x fifo_w16_d36_B_x_x_x_x_x fifo_w16_d36_B_x_x_x_x_x fifo_w16_d36_B_x_x_x_x_x fifo_w16_d36_B_x_x_x_x_x fifo_w16_d36_B_x_x_x_x_x fifo_w16_d2_A_x_x_x_x_x fifo_w16_d2_A_x_x_x_x_x fifo_w16_d2_A_x_x_x_x_x fifo_w16_d2_A_x_x_x_x_x fifo_w16_d2_A_x_x_x_x_x fifo_w16_d2_A_x_x_x_x_x fifo_w16_d2_A_x_x_x_x_x fifo_w16_d2_A_x_x_x_x_x fifo_w16_d2_A_x_x_x_x_x fifo_w16_d2_A_x_x_x_x_x fifo_w16_d2_A_x_x_x_x_x fifo_w16_d2_A_x_x_x_x_x fifo_w16_d2_A_x_x_x_x_x fifo_w16_d2_A_x_x_x_x_x fifo_w16_d2_A_x_x_x_x_x fifo_w16_d2_A_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x fifo_w17_d3_A_x fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x start_for_computecbu start_for_output_ccu fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x_x_x fifo_w16_d4_B_x_x_x_x_x fifo_w16_d4_B_x_x_x_x_x fifo_w16_d4_B_x_x_x_x_x fifo_w16_d4_B_x_x_x_x_x fifo_w16_d4_B_x_x_x_x_x fifo_w16_d4_B_x_x_x_x_x fifo_w16_d4_B_x_x_x_x_x fifo_w16_d4_B_x_x_x_x_x fifo_w16_d4_B_x_x_x_x_x fifo_w16_d4_B_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x fifo_w17_d3_A_x_x fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x_x fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x start_for_computeceu start_for_output_cfu fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x moblie_net_sitofpchv moblie_net_sptohpciv moblie_net_hdiv_1cjv compute_pro_outpucgu fifo_w16_d1024_B fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x fifo_w10_d3_A fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x_x fifo_w16_d16_B fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x start_for_computeckv start_for_output_clv fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x compute_pro_1_inpcmv compute_pro_1_outcnw fifo_w16_d64_B fifo_w16_d256_B fifo_w16_d8_B fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w3_d3_A fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w16_d8_B fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x start_for_computecow start_for_output_cpw fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d4_A fifo_w32_d5_A fifo_w32_d5_A fifo_w32_d5_A fifo_w32_d5_A fifo_w32_d6_A fifo_w32_d6_A fifo_w32_d6_A fifo_w32_d6_A fifo_w32_d7_A fifo_w32_d7_A fifo_w32_d7_A fifo_w32_d7_A fifo_w32_d8_A fifo_w32_d8_A fifo_w32_d8_A fifo_w32_d8_A fifo_w32_d9_A fifo_w32_d9_A fifo_w32_d9_A fifo_w32_d9_A fifo_w32_d10_A fifo_w32_d10_A fifo_w32_d10_A fifo_w32_d10_A fifo_w32_d11_A fifo_w32_d11_A fifo_w32_d11_A fifo_w32_d11_A fifo_w32_d12_A fifo_w32_d12_A fifo_w32_d12_A fifo_w32_d12_A fifo_w32_d13_A fifo_w32_d13_A fifo_w32_d13_A fifo_w32_d13_A fifo_w32_d14_A fifo_w32_d14_A fifo_w32_d15_A fifo_w32_d15_A fifo_w32_d15_A fifo_w32_d15_A fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x moblie_net_data1_m_axi moblie_net_data31_m_axi moblie_net_data32_m_axi moblie_net_data16_m_axi moblie_net_data2_m_axi moblie_net_data33_m_axi moblie_net_data34_m_axi moblie_net_data17_m_axi moblie_net_data3_m_axi moblie_net_data35_m_axi moblie_net_data36_m_axi moblie_net_data18_m_axi moblie_net_data4_m_axi moblie_net_data37_m_axi moblie_net_data38_m_axi moblie_net_data19_m_axi moblie_net_data5_m_axi moblie_net_data39_m_axi moblie_net_data40_m_axi moblie_net_data20_m_axi moblie_net_data6_m_axi moblie_net_data41_m_axi moblie_net_data42_m_axi moblie_net_data21_m_axi moblie_net_data7_m_axi moblie_net_data43_m_axi moblie_net_data44_m_axi moblie_net_data22_m_axi moblie_net_data8_m_axi moblie_net_data45_m_axi moblie_net_data46_m_axi moblie_net_data23_m_axi moblie_net_data9_m_axi moblie_net_data47_m_axi moblie_net_data48_m_axi moblie_net_data24_m_axi moblie_net_data10_m_axi moblie_net_data49_m_axi moblie_net_data50_m_axi moblie_net_data25_m_axi moblie_net_data11_m_axi moblie_net_data51_m_axi moblie_net_data52_m_axi moblie_net_data26_m_axi moblie_net_data12_m_axi moblie_net_data53_m_axi moblie_net_data54_m_axi moblie_net_data27_m_axi moblie_net_data13_m_axi moblie_net_data55_m_axi moblie_net_data56_m_axi moblie_net_data28_m_axi moblie_net_data14_m_axi moblie_net_data29_m_axi moblie_net_data15_m_axi moblie_net_data57_m_axi moblie_net_data58_m_axi moblie_net_data30_m_axi copy_input_fmem2buff_2 copy_weight_fmem2buf_3 copy_beta_fmem2buffe_1 load_data131 mac_3_9_s compute_pro_5 output_result_5 apply_4 conv_3 first_layer173 copy_input_fmem2buff_8 copy_weight_fmem2buf_8 copy_beta_fmem2buffe_4 load_data322134 mac_3_9_1 compute_pro_10 output_result_10 apply_9 conv_8 inter_layer_7 copy_input_fmem2buff_5 copy_weight_fmem2buf_1 load_data325137 mac_1_1_s compute_pro_4 output_result_4 apply_3 conv_2 inter_layer_2 copy_input_fmem2buff_10 copy_weight_fmem2buf_6 copy_beta_fmem2buffe_2 load_data328140 compute_pro_8 output_result_8 apply_7 conv_6 inter_layer_5 copy_input_fmem2buff_1 copy_weight_fmem2buf_5 load_data331143 compute_pro_2 output_result_2 apply_1 conv inter_layer copy_input_fmem2buff_6 copy_weight_fmem2buf_10 copy_beta_fmem2buffe_6 load_data334146 compute_pro_13 output_result_13 apply_12 conv_11 inter_layer_10 copy_input_fmem2buff_3 copy_weight_fmem2buf_4 load_data337149 compute_pro_7 output_result_7 apply_6 conv_5 inter_layer_4 copy_input_fmem2buff_7 copy_weight_fmem2buf_9 copy_beta_fmem2buffe_5 load_data340152 compute_pro_11 output_result_11 apply_10 conv_9 inter_layer_8 copy_input_fmem2buff_4 copy_weight_fmem2buf_2 load_data343155 compute_pro_6 output_result_6 apply_5 conv_4 inter_layer265 copy_input_fmem2buff_9 copy_weight_fmem2buf_7 copy_beta_fmem2buffe_3 load_data_1158 compute_pro_9 output_result_9 apply_8 conv_7 inter_layer_6 load_data348161 compute_pro_3 output_result_3 apply_2 conv_1 inter_layer_1 load_data_2164 compute_pro_12 output_result_12 apply_11 conv_10 inter_layer_9 inter_layer_3 load_data353167 compute_pro output_result apply pool penult_layer copy_input_fmem2buff copy_weight_fmem2buf copy_beta_fmem2buffe load_data356170 compute_pro_1 output_result_1 apply_512_4_32_4_s fc last_layer moblie_net
INFO-FLOW: To file: write model fifo_w1_d1_A
INFO-FLOW: To file: write model fifo_w1_d1_A
INFO-FLOW: To file: write model fifo_w1_d1_A
INFO-FLOW: To file: write model moblie_net_hadd_1bkb
INFO-FLOW: To file: write model moblie_net_hmul_1cud
INFO-FLOW: To file: write model moblie_net_hcmp_1tde
INFO-FLOW: To file: write model compute_pro_5_outdEe
INFO-FLOW: To file: write model fifo_w16_d1296_B
INFO-FLOW: To file: write model fifo_w16_d36_B
INFO-FLOW: To file: write model fifo_w16_d36_B
INFO-FLOW: To file: write model fifo_w16_d36_B
INFO-FLOW: To file: write model fifo_w16_d36_B
INFO-FLOW: To file: write model fifo_w16_d36_B
INFO-FLOW: To file: write model fifo_w16_d36_B
INFO-FLOW: To file: write model fifo_w16_d36_B
INFO-FLOW: To file: write model fifo_w16_d36_B
INFO-FLOW: To file: write model fifo_w16_d36_B
INFO-FLOW: To file: write model fifo_w16_d36_B
INFO-FLOW: To file: write model fifo_w16_d36_B
INFO-FLOW: To file: write model fifo_w16_d36_B
INFO-FLOW: To file: write model fifo_w16_d36_B
INFO-FLOW: To file: write model fifo_w16_d36_B
INFO-FLOW: To file: write model fifo_w16_d36_B
INFO-FLOW: To file: write model fifo_w16_d36_B
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w31_d3_A
INFO-FLOW: To file: write model fifo_w16_d512_B
INFO-FLOW: To file: write model fifo_w16_d512_B
INFO-FLOW: To file: write model fifo_w16_d512_B
INFO-FLOW: To file: write model fifo_w16_d512_B
INFO-FLOW: To file: write model fifo_w16_d512_B
INFO-FLOW: To file: write model fifo_w16_d512_B
INFO-FLOW: To file: write model fifo_w16_d512_B
INFO-FLOW: To file: write model fifo_w16_d512_B
INFO-FLOW: To file: write model fifo_w16_d512_B
INFO-FLOW: To file: write model fifo_w16_d512_B
INFO-FLOW: To file: write model fifo_w16_d512_B
INFO-FLOW: To file: write model fifo_w16_d512_B
INFO-FLOW: To file: write model fifo_w16_d512_B
INFO-FLOW: To file: write model fifo_w16_d512_B
INFO-FLOW: To file: write model fifo_w16_d512_B
INFO-FLOW: To file: write model fifo_w16_d512_B
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_computeudo
INFO-FLOW: To file: write model start_for_output_vdy
INFO-FLOW: To file: write model fifo_w1_d1_A_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x
INFO-FLOW: To file: write model compute_pro_10_bewdI
INFO-FLOW: To file: write model fifo_w16_d1296_B_x
INFO-FLOW: To file: write model fifo_w16_d4_B
INFO-FLOW: To file: write model fifo_w16_d4_B
INFO-FLOW: To file: write model fifo_w16_d4_B
INFO-FLOW: To file: write model fifo_w16_d4_B
INFO-FLOW: To file: write model fifo_w16_d4_B
INFO-FLOW: To file: write model fifo_w16_d4_B
INFO-FLOW: To file: write model fifo_w16_d4_B
INFO-FLOW: To file: write model fifo_w16_d4_B
INFO-FLOW: To file: write model fifo_w16_d4_B
INFO-FLOW: To file: write model fifo_w16_d4_B
INFO-FLOW: To file: write model fifo_w1_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w20_d3_A
INFO-FLOW: To file: write model fifo_w31_d3_A_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model start_for_computexdS
INFO-FLOW: To file: write model start_for_output_yd2
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d1296_B_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w21_d3_A
INFO-FLOW: To file: write model fifo_w31_d3_A_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x
INFO-FLOW: To file: write model start_for_computePgM
INFO-FLOW: To file: write model start_for_output_QgW
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d1296_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w19_d3_A
INFO-FLOW: To file: write model fifo_w31_d3_A_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x
INFO-FLOW: To file: write model start_for_computeShg
INFO-FLOW: To file: write model start_for_output_Thq
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d1296_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w20_d3_A_x
INFO-FLOW: To file: write model fifo_w31_d3_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x
INFO-FLOW: To file: write model start_for_computebak
INFO-FLOW: To file: write model start_for_output_bbk
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d1296_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w18_d3_A
INFO-FLOW: To file: write model fifo_w31_d3_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model start_for_computebdk
INFO-FLOW: To file: write model start_for_output_bek
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d1296_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w19_d3_A_x
INFO-FLOW: To file: write model fifo_w31_d3_A_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x
INFO-FLOW: To file: write model start_for_computebvn
INFO-FLOW: To file: write model start_for_output_bwn
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d1296_B_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w17_d3_A
INFO-FLOW: To file: write model fifo_w31_d3_A_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x
INFO-FLOW: To file: write model start_for_computebyn
INFO-FLOW: To file: write model start_for_output_bzo
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d1296_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w18_d3_A_x
INFO-FLOW: To file: write model fifo_w31_d3_A_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model start_for_computebQq
INFO-FLOW: To file: write model start_for_output_bRq
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w18_d3_A_x_x
INFO-FLOW: To file: write model fifo_w31_d3_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model start_for_computebTr
INFO-FLOW: To file: write model start_for_output_bUr
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d36_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w17_d3_A_x
INFO-FLOW: To file: write model fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model start_for_computecbu
INFO-FLOW: To file: write model start_for_output_ccu
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d4_B_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w17_d3_A_x_x
INFO-FLOW: To file: write model fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model start_for_computeceu
INFO-FLOW: To file: write model start_for_output_cfu
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model moblie_net_sitofpchv
INFO-FLOW: To file: write model moblie_net_sptohpciv
INFO-FLOW: To file: write model moblie_net_hdiv_1cjv
INFO-FLOW: To file: write model compute_pro_outpucgu
INFO-FLOW: To file: write model fifo_w16_d1024_B
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w10_d3_A
INFO-FLOW: To file: write model fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d16_B
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model start_for_computeckv
INFO-FLOW: To file: write model start_for_output_clv
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model compute_pro_1_inpcmv
INFO-FLOW: To file: write model compute_pro_1_outcnw
INFO-FLOW: To file: write model fifo_w16_d64_B
INFO-FLOW: To file: write model fifo_w16_d256_B
INFO-FLOW: To file: write model fifo_w16_d8_B
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w3_d3_A
INFO-FLOW: To file: write model fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w16_d8_B
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model start_for_computecow
INFO-FLOW: To file: write model start_for_output_cpw
INFO-FLOW: To file: write model fifo_w1_d1_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d4_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d5_A
INFO-FLOW: To file: write model fifo_w32_d6_A
INFO-FLOW: To file: write model fifo_w32_d6_A
INFO-FLOW: To file: write model fifo_w32_d6_A
INFO-FLOW: To file: write model fifo_w32_d6_A
INFO-FLOW: To file: write model fifo_w32_d7_A
INFO-FLOW: To file: write model fifo_w32_d7_A
INFO-FLOW: To file: write model fifo_w32_d7_A
INFO-FLOW: To file: write model fifo_w32_d7_A
INFO-FLOW: To file: write model fifo_w32_d8_A
INFO-FLOW: To file: write model fifo_w32_d8_A
INFO-FLOW: To file: write model fifo_w32_d8_A
INFO-FLOW: To file: write model fifo_w32_d8_A
INFO-FLOW: To file: write model fifo_w32_d9_A
INFO-FLOW: To file: write model fifo_w32_d9_A
INFO-FLOW: To file: write model fifo_w32_d9_A
INFO-FLOW: To file: write model fifo_w32_d9_A
INFO-FLOW: To file: write model fifo_w32_d10_A
INFO-FLOW: To file: write model fifo_w32_d10_A
INFO-FLOW: To file: write model fifo_w32_d10_A
INFO-FLOW: To file: write model fifo_w32_d10_A
INFO-FLOW: To file: write model fifo_w32_d11_A
INFO-FLOW: To file: write model fifo_w32_d11_A
INFO-FLOW: To file: write model fifo_w32_d11_A
INFO-FLOW: To file: write model fifo_w32_d11_A
INFO-FLOW: To file: write model fifo_w32_d12_A
INFO-FLOW: To file: write model fifo_w32_d12_A
INFO-FLOW: To file: write model fifo_w32_d12_A
INFO-FLOW: To file: write model fifo_w32_d12_A
INFO-FLOW: To file: write model fifo_w32_d13_A
INFO-FLOW: To file: write model fifo_w32_d13_A
INFO-FLOW: To file: write model fifo_w32_d13_A
INFO-FLOW: To file: write model fifo_w32_d13_A
INFO-FLOW: To file: write model fifo_w32_d14_A
INFO-FLOW: To file: write model fifo_w32_d14_A
INFO-FLOW: To file: write model fifo_w32_d15_A
INFO-FLOW: To file: write model fifo_w32_d15_A
INFO-FLOW: To file: write model fifo_w32_d15_A
INFO-FLOW: To file: write model fifo_w32_d15_A
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x
INFO-FLOW: To file: write model moblie_net_data1_m_axi
INFO-FLOW: To file: write model moblie_net_data31_m_axi
INFO-FLOW: To file: write model moblie_net_data32_m_axi
INFO-FLOW: To file: write model moblie_net_data16_m_axi
INFO-FLOW: To file: write model moblie_net_data2_m_axi
INFO-FLOW: To file: write model moblie_net_data33_m_axi
INFO-FLOW: To file: write model moblie_net_data34_m_axi
INFO-FLOW: To file: write model moblie_net_data17_m_axi
INFO-FLOW: To file: write model moblie_net_data3_m_axi
INFO-FLOW: To file: write model moblie_net_data35_m_axi
INFO-FLOW: To file: write model moblie_net_data36_m_axi
INFO-FLOW: To file: write model moblie_net_data18_m_axi
INFO-FLOW: To file: write model moblie_net_data4_m_axi
INFO-FLOW: To file: write model moblie_net_data37_m_axi
INFO-FLOW: To file: write model moblie_net_data38_m_axi
INFO-FLOW: To file: write model moblie_net_data19_m_axi
INFO-FLOW: To file: write model moblie_net_data5_m_axi
INFO-FLOW: To file: write model moblie_net_data39_m_axi
INFO-FLOW: To file: write model moblie_net_data40_m_axi
INFO-FLOW: To file: write model moblie_net_data20_m_axi
INFO-FLOW: To file: write model moblie_net_data6_m_axi
INFO-FLOW: To file: write model moblie_net_data41_m_axi
INFO-FLOW: To file: write model moblie_net_data42_m_axi
INFO-FLOW: To file: write model moblie_net_data21_m_axi
INFO-FLOW: To file: write model moblie_net_data7_m_axi
INFO-FLOW: To file: write model moblie_net_data43_m_axi
INFO-FLOW: To file: write model moblie_net_data44_m_axi
INFO-FLOW: To file: write model moblie_net_data22_m_axi
INFO-FLOW: To file: write model moblie_net_data8_m_axi
INFO-FLOW: To file: write model moblie_net_data45_m_axi
INFO-FLOW: To file: write model moblie_net_data46_m_axi
INFO-FLOW: To file: write model moblie_net_data23_m_axi
INFO-FLOW: To file: write model moblie_net_data9_m_axi
INFO-FLOW: To file: write model moblie_net_data47_m_axi
INFO-FLOW: To file: write model moblie_net_data48_m_axi
INFO-FLOW: To file: write model moblie_net_data24_m_axi
INFO-FLOW: To file: write model moblie_net_data10_m_axi
INFO-FLOW: To file: write model moblie_net_data49_m_axi
INFO-FLOW: To file: write model moblie_net_data50_m_axi
INFO-FLOW: To file: write model moblie_net_data25_m_axi
INFO-FLOW: To file: write model moblie_net_data11_m_axi
INFO-FLOW: To file: write model moblie_net_data51_m_axi
INFO-FLOW: To file: write model moblie_net_data52_m_axi
INFO-FLOW: To file: write model moblie_net_data26_m_axi
INFO-FLOW: To file: write model moblie_net_data12_m_axi
INFO-FLOW: To file: write model moblie_net_data53_m_axi
INFO-FLOW: To file: write model moblie_net_data54_m_axi
INFO-FLOW: To file: write model moblie_net_data27_m_axi
INFO-FLOW: To file: write model moblie_net_data13_m_axi
INFO-FLOW: To file: write model moblie_net_data55_m_axi
INFO-FLOW: To file: write model moblie_net_data56_m_axi
INFO-FLOW: To file: write model moblie_net_data28_m_axi
INFO-FLOW: To file: write model moblie_net_data14_m_axi
INFO-FLOW: To file: write model moblie_net_data29_m_axi
INFO-FLOW: To file: write model moblie_net_data15_m_axi
INFO-FLOW: To file: write model moblie_net_data57_m_axi
INFO-FLOW: To file: write model moblie_net_data58_m_axi
INFO-FLOW: To file: write model moblie_net_data30_m_axi
INFO-FLOW: To file: write model copy_input_fmem2buff_2
INFO-FLOW: To file: write model copy_weight_fmem2buf_3
INFO-FLOW: To file: write model copy_beta_fmem2buffe_1
INFO-FLOW: To file: write model load_data131
INFO-FLOW: To file: write model mac_3_9_s
INFO-FLOW: To file: write model compute_pro_5
INFO-FLOW: To file: write model output_result_5
INFO-FLOW: To file: write model apply_4
INFO-FLOW: To file: write model conv_3
INFO-FLOW: To file: write model first_layer173
INFO-FLOW: To file: write model copy_input_fmem2buff_8
INFO-FLOW: To file: write model copy_weight_fmem2buf_8
INFO-FLOW: To file: write model copy_beta_fmem2buffe_4
INFO-FLOW: To file: write model load_data322134
INFO-FLOW: To file: write model mac_3_9_1
INFO-FLOW: To file: write model compute_pro_10
INFO-FLOW: To file: write model output_result_10
INFO-FLOW: To file: write model apply_9
INFO-FLOW: To file: write model conv_8
INFO-FLOW: To file: write model inter_layer_7
INFO-FLOW: To file: write model copy_input_fmem2buff_5
INFO-FLOW: To file: write model copy_weight_fmem2buf_1
INFO-FLOW: To file: write model load_data325137
INFO-FLOW: To file: write model mac_1_1_s
INFO-FLOW: To file: write model compute_pro_4
INFO-FLOW: To file: write model output_result_4
INFO-FLOW: To file: write model apply_3
INFO-FLOW: To file: write model conv_2
INFO-FLOW: To file: write model inter_layer_2
INFO-FLOW: To file: write model copy_input_fmem2buff_10
INFO-FLOW: To file: write model copy_weight_fmem2buf_6
INFO-FLOW: To file: write model copy_beta_fmem2buffe_2
INFO-FLOW: To file: write model load_data328140
INFO-FLOW: To file: write model compute_pro_8
INFO-FLOW: To file: write model output_result_8
INFO-FLOW: To file: write model apply_7
INFO-FLOW: To file: write model conv_6
INFO-FLOW: To file: write model inter_layer_5
INFO-FLOW: To file: write model copy_input_fmem2buff_1
INFO-FLOW: To file: write model copy_weight_fmem2buf_5
INFO-FLOW: To file: write model load_data331143
INFO-FLOW: To file: write model compute_pro_2
INFO-FLOW: To file: write model output_result_2
INFO-FLOW: To file: write model apply_1
INFO-FLOW: To file: write model conv
INFO-FLOW: To file: write model inter_layer
INFO-FLOW: To file: write model copy_input_fmem2buff_6
INFO-FLOW: To file: write model copy_weight_fmem2buf_10
INFO-FLOW: To file: write model copy_beta_fmem2buffe_6
INFO-FLOW: To file: write model load_data334146
INFO-FLOW: To file: write model compute_pro_13
INFO-FLOW: To file: write model output_result_13
INFO-FLOW: To file: write model apply_12
INFO-FLOW: To file: write model conv_11
INFO-FLOW: To file: write model inter_layer_10
INFO-FLOW: To file: write model copy_input_fmem2buff_3
INFO-FLOW: To file: write model copy_weight_fmem2buf_4
INFO-FLOW: To file: write model load_data337149
INFO-FLOW: To file: write model compute_pro_7
INFO-FLOW: To file: write model output_result_7
INFO-FLOW: To file: write model apply_6
INFO-FLOW: To file: write model conv_5
INFO-FLOW: To file: write model inter_layer_4
INFO-FLOW: To file: write model copy_input_fmem2buff_7
INFO-FLOW: To file: write model copy_weight_fmem2buf_9
INFO-FLOW: To file: write model copy_beta_fmem2buffe_5
INFO-FLOW: To file: write model load_data340152
INFO-FLOW: To file: write model compute_pro_11
INFO-FLOW: To file: write model output_result_11
INFO-FLOW: To file: write model apply_10
INFO-FLOW: To file: write model conv_9
INFO-FLOW: To file: write model inter_layer_8
INFO-FLOW: To file: write model copy_input_fmem2buff_4
INFO-FLOW: To file: write model copy_weight_fmem2buf_2
INFO-FLOW: To file: write model load_data343155
INFO-FLOW: To file: write model compute_pro_6
INFO-FLOW: To file: write model output_result_6
INFO-FLOW: To file: write model apply_5
INFO-FLOW: To file: write model conv_4
INFO-FLOW: To file: write model inter_layer265
INFO-FLOW: To file: write model copy_input_fmem2buff_9
INFO-FLOW: To file: write model copy_weight_fmem2buf_7
INFO-FLOW: To file: write model copy_beta_fmem2buffe_3
INFO-FLOW: To file: write model load_data_1158
INFO-FLOW: To file: write model compute_pro_9
INFO-FLOW: To file: write model output_result_9
INFO-FLOW: To file: write model apply_8
INFO-FLOW: To file: write model conv_7
INFO-FLOW: To file: write model inter_layer_6
INFO-FLOW: To file: write model load_data348161
INFO-FLOW: To file: write model compute_pro_3
INFO-FLOW: To file: write model output_result_3
INFO-FLOW: To file: write model apply_2
INFO-FLOW: To file: write model conv_1
INFO-FLOW: To file: write model inter_layer_1
INFO-FLOW: To file: write model load_data_2164
INFO-FLOW: To file: write model compute_pro_12
INFO-FLOW: To file: write model output_result_12
INFO-FLOW: To file: write model apply_11
INFO-FLOW: To file: write model conv_10
INFO-FLOW: To file: write model inter_layer_9
INFO-FLOW: To file: write model inter_layer_3
INFO-FLOW: To file: write model load_data353167
INFO-FLOW: To file: write model compute_pro
INFO-FLOW: To file: write model output_result
INFO-FLOW: To file: write model apply
INFO-FLOW: To file: write model pool
INFO-FLOW: To file: write model penult_layer
INFO-FLOW: To file: write model copy_input_fmem2buff
INFO-FLOW: To file: write model copy_weight_fmem2buf
INFO-FLOW: To file: write model copy_beta_fmem2buffe
INFO-FLOW: To file: write model load_data356170
INFO-FLOW: To file: write model compute_pro_1
INFO-FLOW: To file: write model output_result_1
INFO-FLOW: To file: write model apply_512_4_32_4_s
INFO-FLOW: To file: write model fc
INFO-FLOW: To file: write model last_layer
INFO-FLOW: To file: write model moblie_net
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/work/place/CNN/project/mobile_net_hls_v1/solution1
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source done; 0.137 sec.
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.212 sec.
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.515 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.539 sec.
Command       ap_source done; 0.548 sec.
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=4.200 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data131.compgen.tcl 
Command       ap_source done; 0.105 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_s.compgen.tcl 
Command       ap_source done; 0.129 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_5.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'compute_pro_5_outdEe_ram (RAM_S2P_BRAM)' using block RAMs.
Command       ap_source done; 0.298 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_4.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w16_d1296_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_0_U(fifo_w16_d36_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_1_U(fifo_w16_d36_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_2_U(fifo_w16_d36_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_3_U(fifo_w16_d36_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_4_U(fifo_w16_d36_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_5_U(fifo_w16_d36_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_6_U(fifo_w16_d36_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_7_U(fifo_w16_d36_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_8_U(fifo_w16_d36_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_9_U(fifo_w16_d36_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_10_U(fifo_w16_d36_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_11_U(fifo_w16_d36_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_12_U(fifo_w16_d36_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_13_U(fifo_w16_d36_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_14_U(fifo_w16_d36_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_15_U(fifo_w16_d36_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_5_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_6_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_7_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_8_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_9_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_10_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_11_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_12_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_13_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_14_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_15_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_buffer_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_r_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_m_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_n_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c_U(fifo_w31_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_0_U(fifo_w16_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_1_U(fifo_w16_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_2_U(fifo_w16_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_3_U(fifo_w16_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_4_U(fifo_w16_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_5_U(fifo_w16_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_6_U(fifo_w16_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_7_U(fifo_w16_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_8_U(fifo_w16_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_9_U(fifo_w16_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_10_U(fifo_w16_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_11_U(fifo_w16_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_12_U(fifo_w16_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_13_U(fifo_w16_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_14_U(fifo_w16_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_15_U(fifo_w16_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_buffer_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_c_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_r_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_m_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_n_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computeudo_U(start_for_computeudo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_output_vdy_U(start_for_output_vdy)' using Shift Registers.
Command       ap_source done; 11.431 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/first_layer173.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data322134.compgen.tcl 
Command       ap_source done; 0.108 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_10.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'compute_pro_10_bewdI_ram (RAM_S2P_BRAM)' using block RAMs.
Command       ap_source done; 0.244 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_9.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w16_d1296_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_0_V_U(fifo_w16_d4_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_1_V_U(fifo_w16_d4_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_2_V_U(fifo_w16_d4_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_3_V_U(fifo_w16_d4_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_4_V_U(fifo_w16_d4_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_5_V_U(fifo_w16_d4_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_6_V_U(fifo_w16_d4_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_7_V_U(fifo_w16_d4_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_8_V_U(fifo_w16_d4_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_V_U(fifo_w16_d4_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_buffer_V_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_r_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_n_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c_U(fifo_w20_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c5_U(fifo_w31_d3_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_0_V_U(fifo_w16_d512_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_1_V_U(fifo_w16_d512_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_buffer_V_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_c_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_r_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_n_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computexdS_U(start_for_computexdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_output_yd2_U(start_for_output_yd2)' using Shift Registers.
Command       ap_source done; 4.918 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data325137.compgen.tcl 
Command       ap_source done; 0.127 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_1_1_s.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_3.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w16_d1296_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_0_U(fifo_w16_d36_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_1_U(fifo_w16_d36_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_2_U(fifo_w16_d36_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_3_U(fifo_w16_d36_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_4_U(fifo_w16_d36_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_5_U(fifo_w16_d36_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_6_U(fifo_w16_d36_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_7_U(fifo_w16_d36_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_8_U(fifo_w16_d36_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_9_U(fifo_w16_d36_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_10_U(fifo_w16_d36_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_11_U(fifo_w16_d36_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_12_U(fifo_w16_d36_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_13_U(fifo_w16_d36_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_14_U(fifo_w16_d36_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_15_U(fifo_w16_d36_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_0_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_1_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_2_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_3_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_4_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_5_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_6_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_7_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_8_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_9_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_10_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_11_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_12_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_13_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_14_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_15_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_buffer_V_U(fifo_w1_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c_V_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_r_V_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_m_V_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_n_V_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c_U(fifo_w21_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c5_U(fifo_w31_d3_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_0_U(fifo_w16_d512_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_1_U(fifo_w16_d512_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_2_U(fifo_w16_d512_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_3_U(fifo_w16_d512_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_4_U(fifo_w16_d512_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_5_U(fifo_w16_d512_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_6_U(fifo_w16_d512_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_7_U(fifo_w16_d512_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_8_U(fifo_w16_d512_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_9_U(fifo_w16_d512_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_10_U(fifo_w16_d512_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_11_U(fifo_w16_d512_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_12_U(fifo_w16_d512_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_13_U(fifo_w16_d512_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_14_U(fifo_w16_d512_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_15_U(fifo_w16_d512_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_buffer_V_U(fifo_w1_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_c_V_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_r_V_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_m_V_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_n_V_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computePgM_U(start_for_computePgM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_output_QgW_U(start_for_output_QgW)' using Shift Registers.
Command       ap_source done; 12.395 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data328140.compgen.tcl 
Command       ap_source done; 0.116 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_7.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w16_d1296_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_0_V_U(fifo_w16_d4_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_1_V_U(fifo_w16_d4_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_2_V_U(fifo_w16_d4_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_3_V_U(fifo_w16_d4_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_4_V_U(fifo_w16_d4_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_5_V_U(fifo_w16_d4_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_6_V_U(fifo_w16_d4_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_7_V_U(fifo_w16_d4_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_8_V_U(fifo_w16_d4_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_V_U(fifo_w16_d4_B_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_buffer_V_U(fifo_w1_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c_V_U(fifo_w32_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_r_V_U(fifo_w32_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_n_V_U(fifo_w32_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c_U(fifo_w19_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c5_U(fifo_w31_d3_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_0_V_U(fifo_w16_d512_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_1_V_U(fifo_w16_d512_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_buffer_V_U(fifo_w1_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_c_V_U(fifo_w32_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_r_V_U(fifo_w32_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_n_V_U(fifo_w32_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computeShg_U(start_for_computeShg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_output_Thq_U(start_for_output_Thq)' using Shift Registers.
Command       ap_source done; 5.1 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data331143.compgen.tcl 
Command       ap_source done; 0.144 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_1.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w16_d1296_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_0_U(fifo_w16_d36_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_1_U(fifo_w16_d36_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_2_U(fifo_w16_d36_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_3_U(fifo_w16_d36_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_4_U(fifo_w16_d36_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_5_U(fifo_w16_d36_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_6_U(fifo_w16_d36_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_7_U(fifo_w16_d36_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_8_U(fifo_w16_d36_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_9_U(fifo_w16_d36_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_10_U(fifo_w16_d36_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_11_U(fifo_w16_d36_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_12_U(fifo_w16_d36_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_13_U(fifo_w16_d36_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_14_U(fifo_w16_d36_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_15_U(fifo_w16_d36_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_0_U(fifo_w16_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_1_U(fifo_w16_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_2_U(fifo_w16_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_3_U(fifo_w16_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_4_U(fifo_w16_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_5_U(fifo_w16_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_6_U(fifo_w16_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_7_U(fifo_w16_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_8_U(fifo_w16_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_9_U(fifo_w16_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_10_U(fifo_w16_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_11_U(fifo_w16_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_12_U(fifo_w16_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_13_U(fifo_w16_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_14_U(fifo_w16_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_15_U(fifo_w16_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_buffer_V_U(fifo_w1_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c_V_U(fifo_w32_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_r_V_U(fifo_w32_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_m_V_U(fifo_w32_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_n_V_U(fifo_w32_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c_U(fifo_w20_d3_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c5_U(fifo_w31_d3_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_0_U(fifo_w16_d512_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_1_U(fifo_w16_d512_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_2_U(fifo_w16_d512_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_3_U(fifo_w16_d512_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_4_U(fifo_w16_d512_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_5_U(fifo_w16_d512_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_6_U(fifo_w16_d512_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_7_U(fifo_w16_d512_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_8_U(fifo_w16_d512_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_9_U(fifo_w16_d512_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_10_U(fifo_w16_d512_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_11_U(fifo_w16_d512_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_12_U(fifo_w16_d512_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_13_U(fifo_w16_d512_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_14_U(fifo_w16_d512_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_15_U(fifo_w16_d512_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_buffer_V_U(fifo_w1_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_c_V_U(fifo_w32_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_r_V_U(fifo_w32_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_m_V_U(fifo_w32_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_n_V_U(fifo_w32_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computebak_U(start_for_computebak)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_output_bbk_U(start_for_output_bbk)' using Shift Registers.
Command       ap_source done; 13.083 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data334146.compgen.tcl 
Command       ap_source done; 0.17 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_13.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_13.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_12.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w16_d1296_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_0_V_U(fifo_w16_d4_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_1_V_U(fifo_w16_d4_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_2_V_U(fifo_w16_d4_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_3_V_U(fifo_w16_d4_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_4_V_U(fifo_w16_d4_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_5_V_U(fifo_w16_d4_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_6_V_U(fifo_w16_d4_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_7_V_U(fifo_w16_d4_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_8_V_U(fifo_w16_d4_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_V_U(fifo_w16_d4_B_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c_V_U(fifo_w32_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_r_V_U(fifo_w32_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_n_V_U(fifo_w32_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c_U(fifo_w18_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c5_U(fifo_w31_d3_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_0_V_U(fifo_w16_d512_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_1_V_U(fifo_w16_d512_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_c_V_U(fifo_w32_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_r_V_U(fifo_w32_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_n_V_U(fifo_w32_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computebdk_U(start_for_computebdk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_output_bek_U(start_for_output_bek)' using Shift Registers.
Command       ap_source done; 5.153 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_11.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data337149.compgen.tcl 
Command       ap_source done; 0.167 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_6.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w16_d1296_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_0_U(fifo_w16_d36_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_1_U(fifo_w16_d36_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_2_U(fifo_w16_d36_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_3_U(fifo_w16_d36_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_4_U(fifo_w16_d36_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_5_U(fifo_w16_d36_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_6_U(fifo_w16_d36_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_7_U(fifo_w16_d36_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_8_U(fifo_w16_d36_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_9_U(fifo_w16_d36_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_10_U(fifo_w16_d36_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_11_U(fifo_w16_d36_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_12_U(fifo_w16_d36_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_13_U(fifo_w16_d36_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_14_U(fifo_w16_d36_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_15_U(fifo_w16_d36_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_0_U(fifo_w16_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_1_U(fifo_w16_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_2_U(fifo_w16_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_3_U(fifo_w16_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_4_U(fifo_w16_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_5_U(fifo_w16_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_6_U(fifo_w16_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_7_U(fifo_w16_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_8_U(fifo_w16_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_9_U(fifo_w16_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_10_U(fifo_w16_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_11_U(fifo_w16_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_12_U(fifo_w16_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_13_U(fifo_w16_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_14_U(fifo_w16_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_15_U(fifo_w16_d2_A_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c_V_U(fifo_w32_d2_A_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_r_V_U(fifo_w32_d2_A_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_m_V_U(fifo_w32_d2_A_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_n_V_U(fifo_w32_d2_A_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c_U(fifo_w19_d3_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c5_U(fifo_w31_d3_A_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_0_U(fifo_w16_d512_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_1_U(fifo_w16_d512_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_2_U(fifo_w16_d512_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_3_U(fifo_w16_d512_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_4_U(fifo_w16_d512_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_5_U(fifo_w16_d512_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_6_U(fifo_w16_d512_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_7_U(fifo_w16_d512_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_8_U(fifo_w16_d512_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_9_U(fifo_w16_d512_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_10_U(fifo_w16_d512_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_11_U(fifo_w16_d512_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_12_U(fifo_w16_d512_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_13_U(fifo_w16_d512_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_14_U(fifo_w16_d512_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_15_U(fifo_w16_d512_B_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_c_V_U(fifo_w32_d2_A_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_r_V_U(fifo_w32_d2_A_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_m_V_U(fifo_w32_d2_A_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_n_V_U(fifo_w32_d2_A_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computebvn_U(start_for_computebvn)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_output_bwn_U(start_for_output_bwn)' using Shift Registers.
Command       ap_source done; 13.767 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data340152.compgen.tcl 
Command       ap_source done; 0.194 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_11.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_11.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_10.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w16_d1296_B_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_0_V_U(fifo_w16_d4_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_1_V_U(fifo_w16_d4_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_2_V_U(fifo_w16_d4_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_3_V_U(fifo_w16_d4_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_4_V_U(fifo_w16_d4_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_5_V_U(fifo_w16_d4_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_6_V_U(fifo_w16_d4_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_7_V_U(fifo_w16_d4_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_8_V_U(fifo_w16_d4_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_V_U(fifo_w16_d4_B_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_r_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_n_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c_U(fifo_w17_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c5_U(fifo_w31_d3_A_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_0_V_U(fifo_w16_d512_B_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_1_V_U(fifo_w16_d512_B_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_c_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_r_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_n_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computebyn_U(start_for_computebyn)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_output_bzo_U(start_for_output_bzo)' using Shift Registers.
Command       ap_source done; 5.612 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data343155.compgen.tcl 
Command       ap_source done; 0.203 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_5.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w16_d1296_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_0_U(fifo_w16_d36_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_1_U(fifo_w16_d36_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_2_U(fifo_w16_d36_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_3_U(fifo_w16_d36_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_4_U(fifo_w16_d36_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_5_U(fifo_w16_d36_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_6_U(fifo_w16_d36_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_7_U(fifo_w16_d36_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_8_U(fifo_w16_d36_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_9_U(fifo_w16_d36_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_10_U(fifo_w16_d36_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_11_U(fifo_w16_d36_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_12_U(fifo_w16_d36_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_13_U(fifo_w16_d36_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_14_U(fifo_w16_d36_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_15_U(fifo_w16_d36_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_0_U(fifo_w16_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_1_U(fifo_w16_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_2_U(fifo_w16_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_3_U(fifo_w16_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_4_U(fifo_w16_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_5_U(fifo_w16_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_6_U(fifo_w16_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_7_U(fifo_w16_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_8_U(fifo_w16_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_9_U(fifo_w16_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_10_U(fifo_w16_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_11_U(fifo_w16_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_12_U(fifo_w16_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_13_U(fifo_w16_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_14_U(fifo_w16_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_15_U(fifo_w16_d2_A_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_r_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_m_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_n_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c_U(fifo_w18_d3_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c5_U(fifo_w31_d3_A_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_0_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_1_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_2_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_3_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_4_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_5_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_6_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_7_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_8_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_9_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_10_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_11_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_12_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_13_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_14_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_15_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_c_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_r_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_m_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_n_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computebQq_U(start_for_computebQq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_output_bRq_U(start_for_output_bRq)' using Shift Registers.
Command       ap_source done; 14.111 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer265.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_1158.compgen.tcl 
Command       ap_source done; 0.22 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_8.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_0_V_U(fifo_w16_d4_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_1_V_U(fifo_w16_d4_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_2_V_U(fifo_w16_d4_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_3_V_U(fifo_w16_d4_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_4_V_U(fifo_w16_d4_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_5_V_U(fifo_w16_d4_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_6_V_U(fifo_w16_d4_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_7_V_U(fifo_w16_d4_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_8_V_U(fifo_w16_d4_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_V_U(fifo_w16_d4_B_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_r_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_n_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputs_offset_c_U(fifo_w18_d3_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c_U(fifo_w31_d3_A_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_0_V_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_1_V_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_c_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_r_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_n_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computebTr_U(start_for_computebTr)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_output_bUr_U(start_for_output_bUr)' using Shift Registers.
Command       ap_source done; 5.901 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data348161.compgen.tcl 
Command       ap_source done; 0.208 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_2.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_0_U(fifo_w16_d36_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_1_U(fifo_w16_d36_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_2_U(fifo_w16_d36_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_3_U(fifo_w16_d36_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_4_U(fifo_w16_d36_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_5_U(fifo_w16_d36_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_6_U(fifo_w16_d36_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_7_U(fifo_w16_d36_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_8_U(fifo_w16_d36_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_9_U(fifo_w16_d36_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_10_U(fifo_w16_d36_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_11_U(fifo_w16_d36_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_12_U(fifo_w16_d36_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_13_U(fifo_w16_d36_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_14_U(fifo_w16_d36_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_15_U(fifo_w16_d36_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_0_U(fifo_w16_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_1_U(fifo_w16_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_2_U(fifo_w16_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_3_U(fifo_w16_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_4_U(fifo_w16_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_5_U(fifo_w16_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_6_U(fifo_w16_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_7_U(fifo_w16_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_8_U(fifo_w16_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_9_U(fifo_w16_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_10_U(fifo_w16_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_11_U(fifo_w16_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_12_U(fifo_w16_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_13_U(fifo_w16_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_14_U(fifo_w16_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_15_U(fifo_w16_d2_A_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_r_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_m_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_n_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c_U(fifo_w17_d3_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c5_U(fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_0_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_1_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_2_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_3_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_4_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_5_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_6_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_7_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_8_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_9_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_10_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_11_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_12_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_13_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_14_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_15_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_c_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_r_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_m_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_n_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computecbu_U(start_for_computecbu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_output_ccu_U(start_for_output_ccu)' using Shift Registers.
Command       ap_source done; 15.084 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_2164.compgen.tcl 
Command       ap_source done; 0.224 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_12.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_12.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_11.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w16_d1296_B_x_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_0_V_U(fifo_w16_d4_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_1_V_U(fifo_w16_d4_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_2_V_U(fifo_w16_d4_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_3_V_U(fifo_w16_d4_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_4_V_U(fifo_w16_d4_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_5_V_U(fifo_w16_d4_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_6_V_U(fifo_w16_d4_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_7_V_U(fifo_w16_d4_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_8_V_U(fifo_w16_d4_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_V_U(fifo_w16_d4_B_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_r_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_n_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputs_offset_c_U(fifo_w17_d3_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c_U(fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_0_V_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_1_V_U(fifo_w16_d512_B_x_x_x_x_x_x_x_x_x_x_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_c_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_r_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_n_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computeceu_U(start_for_computeceu)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_output_cfu_U(start_for_output_cfu)' using Shift Registers.
Command       ap_source done; 6.298 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_9.compgen.tcl 
Command       ap_source done; 0.123 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data353167.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'compute_pro_outpucgu_ram (RAM_S2P_BRAM)' using block RAMs.
Command       ap_source done; 0.549 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w16_d1024_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_n_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_r_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_c_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c_U(fifo_w10_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c3_U(fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w16_d16_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_n_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_r_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_c_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computeckv_U(start_for_computeckv)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_output_clv_U(start_for_output_clv)' using Shift Registers.
Command       ap_source done; 3.547 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/pool.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/penult_layer.compgen.tcl 
Command       ap_source done; 0.104 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data356170.compgen.tcl 
Command       ap_source done; 0.267 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'compute_pro_1_inpcmv_ram (RAM_S2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'compute_pro_1_outcnw_ram (RAM_S2P_BRAM)' using block RAMs.
Command       ap_source done; 0.505 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_512_4_32_4_s.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'input_buffer_V_U(fifo_w16_d64_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_buffer_V_U(fifo_w16_d256_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'beta_buffer_V_U(fifo_w16_d8_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_m_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_n_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c_U(fifo_w3_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_offset_c5_U(fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_buffer_V_U(fifo_w16_d8_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'result_buffer_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_m_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_n_V_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_computecow_U(start_for_computecow)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_output_cpw_U(start_for_output_cpw)' using Shift Registers.
Command       ap_source done; 3.52 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/fc.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/last_layer.compgen.tcl 
Command       ap_source done; 0.11 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'first_ready_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputs2_c_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights2_c_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'betas2_c_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs2_c_U(fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputs3_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights3_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'betas3_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs3_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputs4_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights4_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'betas4_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs4_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputs5_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights5_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'betas5_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs5_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputs6_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights6_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'betas6_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs6_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputs7_c_U(fifo_w32_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights7_c_U(fifo_w32_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'betas7_c_U(fifo_w32_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs7_c_U(fifo_w32_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputs8_c_U(fifo_w32_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights8_c_U(fifo_w32_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'betas8_c_U(fifo_w32_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs8_c_U(fifo_w32_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputs9_c_U(fifo_w32_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights9_c_U(fifo_w32_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'betas9_c_U(fifo_w32_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs9_c_U(fifo_w32_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputs10_c_U(fifo_w32_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights10_c_U(fifo_w32_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'betas10_c_U(fifo_w32_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs10_c_U(fifo_w32_d10_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputs11_c_U(fifo_w32_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights11_c_U(fifo_w32_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'betas11_c_U(fifo_w32_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs11_c_U(fifo_w32_d11_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputs12_c_U(fifo_w32_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights12_c_U(fifo_w32_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'betas12_c_U(fifo_w32_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs12_c_U(fifo_w32_d12_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputs13_c_U(fifo_w32_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights13_c_U(fifo_w32_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'betas13_c_U(fifo_w32_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs13_c_U(fifo_w32_d13_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputs14_c_U(fifo_w32_d14_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs14_c_U(fifo_w32_d14_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inputs15_c_U(fifo_w32_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weights15_c_U(fifo_w32_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'betas15_c_U(fifo_w32_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs15_c_U(fifo_w32_d15_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'second_ready_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'third_ready_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fourth_ready_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifth_ready_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sixth_ready_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'seventh_ready_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eighth_ready_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ninth_ready_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tenth_ready_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eleventh_ready_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'twelfth_ready_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'thirteenth_ready_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fourteenth_ready_V_U(fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x_x_x)' using Shift Registers.
Command       ap_source done; 22.503 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/work/place/CNN/project/mobile_net_hls_v1/solution1
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.251 sec.
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.408 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.417 sec.
Command       ap_source done; 0.418 sec.
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=moblie_net xml_exists=0
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.rtl_wrap.cfg.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data131.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_s.compgen.tcl 
Command       ap_source done; 0.129 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/first_layer173.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data322134.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data325137.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_1_1_s.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data328140.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data331143.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data334146.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_13.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_13.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_12.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_11.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data337149.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data340152.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_11.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_11.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data343155.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer265.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_1158.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data348161.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_2164.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_12.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_12.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_11.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data353167.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro.compgen.tcl 
Command       ap_source done; 0.168 sec.
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/pool.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/penult_layer.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data356170.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_512_4_32_4_s.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/fc.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/last_layer.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data131.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_s.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/first_layer173.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data322134.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data325137.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_1_1_s.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data328140.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data331143.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data334146.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_13.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_13.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_12.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_11.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data337149.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data340152.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_11.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_11.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data343155.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer265.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_1158.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data348161.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_2164.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_12.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_12.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_11.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data353167.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/pool.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/penult_layer.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data356170.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_512_4_32_4_s.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/fc.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/last_layer.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data131.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_s.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/first_layer173.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data322134.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_3_9_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data325137.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/mac_1_1_s.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data328140.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data331143.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data334146.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_13.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_13.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_12.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_11.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data337149.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data340152.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_11.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_11.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data343155.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_5.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_4.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer265.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_1158.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_8.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_7.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_6.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data348161.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_2.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data_2164.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_12.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_12.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_11.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/conv_10.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_9.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/inter_layer_3.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data353167.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/pool.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/penult_layer.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_input_fmem2buff.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_weight_fmem2buf.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/copy_beta_fmem2buffe.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/load_data356170.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/compute_pro_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/output_result_1.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/apply_512_4_32_4_s.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/fc.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/last_layer.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.compgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.constraint.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=118
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=116
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=864 #gSsdmPorts=118
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.tbgen.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/moblie_net.constraint.tcl 
Execute       sc_get_clocks moblie_net 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/impl/misc/moblie_net_ap_hadd_2_full_dsp_16_ip.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/impl/misc/moblie_net_ap_hcmp_1_no_dsp_16_ip.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/impl/misc/moblie_net_ap_hdiv_4_no_dsp_16_ip.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/impl/misc/moblie_net_ap_hmul_2_max_dsp_16_ip.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/impl/misc/moblie_net_ap_sitofp_4_no_dsp_32_ip.tcl 
Execute       source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/impl/misc/moblie_net_ap_sptohp_1_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:24:43 ; elapsed = 00:32:01 . Memory (MB): peak = 2314.336 ; gain = 2228.254
INFO: [SYSC 207-301] Generating SystemC RTL for moblie_net.
INFO: [VHDL 208-304] Generating VHDL RTL for moblie_net.
INFO: [VLOG 209-307] Generating Verilog RTL for moblie_net.
Command     autosyn done; 1563.77 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 1917.89 sec.
Command ap_source done; 1920.09 sec.
Execute cleanup_all 
Command cleanup_all done; 0.866 sec.
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 12:10:48 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.135 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.223 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.229 sec.
Command     ap_source done; 0.23 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Command     set_part done; 0.105 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.683 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.587 sec.
Command ap_source done; 9.293 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 12:15:03 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.131 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.182 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.186 sec.
Command     ap_source done; 0.188 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Command     set_part done; 0.116 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command     config_sdx done; 0.104 sec.
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.561 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.964 sec.
Command ap_source done; 8.535 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 12:20:41 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.119 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.174 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.178 sec.
Command     ap_source done; 0.179 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.38 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.121 sec.
Command ap_source done; 7.507 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 12:21:53 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.102 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.151 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.156 sec.
Command     ap_source done; 0.156 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.353 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.166 sec.
Command ap_source done; 7.526 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 12:22:57 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.106 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.157 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.161 sec.
Command     ap_source done; 0.161 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.357 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.437 sec.
Command ap_source done; 6.8 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 16:14:52 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.17 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.174 sec.
Command     ap_source done; 0.174 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.38 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.778 sec.
Command ap_source done; 7.167 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 16:16:10 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.111 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.172 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.177 sec.
Command     ap_source done; 0.177 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.385 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.463 sec.
Command ap_source done; 6.854 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 16:17:14 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.108 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.159 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.162 sec.
Command     ap_source done; 0.163 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.357 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.315 sec.
Command ap_source done; 6.677 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 16:18:16 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.108 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.158 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.161 sec.
Command     ap_source done; 0.162 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.362 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.291 sec.
Command ap_source done; 6.659 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 16:19:21 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.104 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.154 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.158 sec.
Command     ap_source done; 0.158 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.355 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.065 sec.
Command ap_source done; 6.426 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 16:20:35 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.164 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.169 sec.
Command     ap_source done; 0.169 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.37 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.972 sec.
Command ap_source done; 6.351 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 16:21:35 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.105 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.155 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.159 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.358 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.181 sec.
Command ap_source done; 6.545 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 16:22:39 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.106 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.154 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.158 sec.
Command     ap_source done; 0.158 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.352 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.073 sec.
Command ap_source done; 6.431 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 16:25:27 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.107 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.159 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.162 sec.
Command     ap_source done; 0.162 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.37 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.123 sec.
Command ap_source done; 6.499 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 16:30:06 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.105 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.168 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.171 sec.
Command     ap_source done; 0.172 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.37 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.192 sec.
Command ap_source done; 6.568 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 16:31:10 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.106 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.156 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.159 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.353 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.17 sec.
Command ap_source done; 6.529 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/work/place/CNN/project/mobile_net_hls_v1/solution1 opened at Wed May 22 16:32:11 +0800 2019
Execute     config_clock -quiet -name default -period 4.2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.2ns.
Execute     config_clock -quiet -name default -uncertainty 0.525 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.525ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.103 sec.
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.157 sec.
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.161 sec.
Command     ap_source done; 0.161 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/work/software/Vivado2018.3/exe/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -name_max_length=20 
INFO: [XFORM 203-1161] The maximum of name length is set into 20.
Execute     config_compile -no_signed_zeros=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -pipeline_loops=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_dataflow -default_channel=pingpong 
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute     config_dataflow -scalar_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
Execute     config_dataflow -start_fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
Execute     config_dataflow -strict_mode=off 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_rtl -auto_prefix=0 
Execute     config_rtl -encoding=onehot 
Execute     config_rtl -mult_keep_attribute=0 
Execute     config_rtl -reset=control 
Execute     config_rtl -reset_async=0 
Execute     config_rtl -reset_level=low 
Execute     config_rtl -verbose=0 
Command   open_solution done; 0.376 sec.
Execute   csim_design -setup -clean -use_gcc -quiet 
Execute     source D:/work/place/CNN/project/mobile_net_hls_v1/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/test.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.cpp 
Execute     is_encrypted D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     is_xip D:/work/place/CNN/project/mobile_net_hls_v1/conv.hpp 
Execute     get_default_platform 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.231 sec.
Command ap_source done; 6.613 sec.
Execute cleanup_all 
