Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 13 07:58:23 2024
| Host         : Japser running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       10          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk100 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.296        0.000                      0                  214        0.137        0.000                      0                  214        3.000        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
G0/inst/clk_100       {0.000 5.000}      10.000          100.000         
  clk_25_prescaler    {0.000 20.000}     40.000          25.000          
  clkfbout_prescaler  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
G0/inst/clk_100                                                                                                                                                         3.000        0.000                       0                     1  
  clk_25_prescaler         30.296        0.000                      0                  214        0.137        0.000                      0                  214       19.500        0.000                       0                    97  
  clkfbout_prescaler                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  G0/inst/clk_100
  To Clock:  G0/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         G0/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { G0/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       30.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.296ns  (required time - arrival time)
  Source:                 G4/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/htemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.613ns  (logic 3.419ns (35.565%)  route 6.194ns (64.435%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.869ns = ( 37.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.630    -2.340    G4/clk_25
    SLICE_X1Y33          FDRE                                         r  G4/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456    -1.884 r  G4/hcount_reg[3]/Q
                         net (fo=15, routed)          1.017    -0.867    G4/hcount_reg[3]
    SLICE_X1Y34          LUT3 (Prop_lut3_I0_O)        0.124    -0.743 r  G4/htemp1_carry__0_i_9/O
                         net (fo=3, routed)           0.576    -0.167    G4/htemp1_carry__0_i_9_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I4_O)        0.124    -0.043 r  G4/htemp1_carry__1_i_9/O
                         net (fo=4, routed)           0.688     0.645    G4/htemp1_carry__1_i_9_n_0
    SLICE_X2Y36          LUT3 (Prop_lut3_I0_O)        0.150     0.795 r  G4/htemp1_carry_i_5/O
                         net (fo=9, routed)           0.504     1.299    G4/htemp1_carry_i_5_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I1_O)        0.355     1.654 f  G4/htemp1_carry__0_i_1/O
                         net (fo=6, routed)           0.428     2.082    G4/htemp2[5]
    SLICE_X3Y35          LUT1 (Prop_lut1_I0_O)        0.124     2.206 r  G4/htemp1_carry__0_i_3/O
                         net (fo=1, routed)           0.519     2.725    G4/htemp1_carry__0_i_3_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.245 r  G4/htemp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.245    G4/htemp1_carry__0_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.560 r  G4/htemp1_carry__1/O[3]
                         net (fo=6, routed)           1.179     4.739    G4/htemp1_carry__1_n_4
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.307     5.046 r  G4/htemp1__23_carry__0_i_1/O
                         net (fo=2, routed)           0.641     5.687    G4/htemp1__23_carry__0_i_1_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.811 r  G4/htemp1__23_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.811    G4/htemp1__23_carry__0_i_3_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.302 r  G4/htemp1__23_carry__0/CO[1]
                         net (fo=1, routed)           0.643     6.945    G4/htemp1__23_carry__0_n_2
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.329     7.274 r  G4/htemp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.274    G4/htemp[0]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  G4/htemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.514    37.131    G4/clk_25
    SLICE_X1Y35          FDRE                                         r  G4/htemp_reg[0]/C
                         clock pessimism              0.507    37.638    
                         clock uncertainty           -0.098    37.541    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)        0.029    37.570    G4/htemp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.570    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                 30.296    

Slack (MET) :             30.460ns  (required time - arrival time)
  Source:                 G4/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/vtemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.487ns  (logic 4.120ns (43.429%)  route 5.367ns (56.571%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 37.121 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.617    -2.353    G4/clk_25
    SLICE_X4Y23          FDRE                                         r  G4/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456    -1.897 f  G4/vcount_reg[0]/Q
                         net (fo=30, routed)          1.479    -0.418    G4/vcount_reg[0]
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.150    -0.268 f  G4/vsync_i_2/O
                         net (fo=16, routed)          0.360     0.092    G4/vsync_i_2_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.328     0.420 r  G4/vsync_i_1/O
                         net (fo=21, routed)          0.883     1.302    G4/vsync_i_1_n_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I5_O)        0.124     1.426 r  G4/vtemp1_carry__0_i_4/O
                         net (fo=4, routed)           0.535     1.962    G4/vtemp1_carry__0_i_4_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.488 r  G4/vtemp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.488    G4/vtemp1_carry__0_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.822 r  G4/vtemp1_carry__1/O[1]
                         net (fo=5, routed)           0.574     3.395    G4/vtemp1_carry__1_n_6
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850     4.245 r  G4/vtemp1__24_carry/O[2]
                         net (fo=3, routed)           0.768     5.013    G4/vtemp1__24_carry_n_5
    SLICE_X2Y25          LUT2 (Prop_lut2_I0_O)        0.327     5.340 r  G4/vtemp1__36_carry__1_i_2/O
                         net (fo=1, routed)           0.467     5.807    G4/vtemp1__36_carry__1_i_2_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.696     6.503 r  G4/vtemp1__36_carry__1/CO[1]
                         net (fo=1, routed)           0.302     6.805    G4/vtemp1__36_carry__1_n_2
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.329     7.134 r  G4/vtemp[0]_i_2/O
                         net (fo=1, routed)           0.000     7.134    G4/vtemp[0]_i_2_n_0
    SLICE_X2Y26          FDRE                                         r  G4/vtemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.504    37.121    G4/clk_25
    SLICE_X2Y26          FDRE                                         r  G4/vtemp_reg[0]/C
                         clock pessimism              0.493    37.614    
                         clock uncertainty           -0.098    37.517    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)        0.077    37.594    G4/vtemp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.594    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                 30.460    

Slack (MET) :             32.566ns  (required time - arrival time)
  Source:                 G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/RGB_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 2.744ns (37.165%)  route 4.639ns (62.835%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.883ns = ( 37.117 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.623    -2.347    G2/clk_25
    SLICE_X6Y19          FDRE                                         r  G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -1.829 r  G2/vpos_reg[1]/Q
                         net (fo=13, routed)          1.215    -0.614    G3/RGB3__0_carry__0_0[1]
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     0.057 r  G3/RGB3_carry/O[2]
                         net (fo=2, routed)           0.679     0.737    G3/RGB3[4]
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.302     1.039 r  G3/RGB2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.039    G3/RGB2_carry_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.415 r  G3/RGB2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.415    G3/RGB2_carry_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.738 r  G3/RGB2_carry__0/O[1]
                         net (fo=2, routed)           0.835     2.573    G3/RGB2_carry__0_n_6
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.306     2.879 f  G3/RGB[11]_i_4/O
                         net (fo=1, routed)           0.670     3.549    G3/RGB[11]_i_4_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     3.673 f  G3/RGB[11]_i_3/O
                         net (fo=7, routed)           1.239     4.912    G3/RGB[11]_i_3_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I1_O)        0.124     5.036 r  G3/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000     5.036    G3/RGB[2]_i_1_n_0
    SLICE_X6Y24          FDSE                                         r  G3/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.500    37.117    G3/clk_25
    SLICE_X6Y24          FDSE                                         r  G3/RGB_reg[2]/C
                         clock pessimism              0.506    37.623    
                         clock uncertainty           -0.098    37.526    
    SLICE_X6Y24          FDSE (Setup_fdse_C_D)        0.077    37.603    G3/RGB_reg[2]
  -------------------------------------------------------------------
                         required time                         37.603    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                 32.566    

Slack (MET) :             32.694ns  (required time - arrival time)
  Source:                 G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/RGB_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 2.744ns (38.052%)  route 4.467ns (61.948%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 37.119 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.623    -2.347    G2/clk_25
    SLICE_X6Y19          FDRE                                         r  G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -1.829 r  G2/vpos_reg[1]/Q
                         net (fo=13, routed)          1.215    -0.614    G3/RGB3__0_carry__0_0[1]
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     0.057 r  G3/RGB3_carry/O[2]
                         net (fo=2, routed)           0.679     0.737    G3/RGB3[4]
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.302     1.039 r  G3/RGB2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.039    G3/RGB2_carry_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.415 r  G3/RGB2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.415    G3/RGB2_carry_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.738 r  G3/RGB2_carry__0/O[1]
                         net (fo=2, routed)           0.835     2.573    G3/RGB2_carry__0_n_6
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.306     2.879 f  G3/RGB[11]_i_4/O
                         net (fo=1, routed)           0.670     3.549    G3/RGB[11]_i_4_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     3.673 f  G3/RGB[11]_i_3/O
                         net (fo=7, routed)           1.067     4.740    G3/RGB[11]_i_3_n_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I1_O)        0.124     4.864 r  G3/RGB[9]_i_1/O
                         net (fo=1, routed)           0.000     4.864    G3/RGB[9]_i_1_n_0
    SLICE_X7Y23          FDSE                                         r  G3/RGB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.502    37.119    G3/clk_25
    SLICE_X7Y23          FDSE                                         r  G3/RGB_reg[9]/C
                         clock pessimism              0.506    37.625    
                         clock uncertainty           -0.098    37.528    
    SLICE_X7Y23          FDSE (Setup_fdse_C_D)        0.031    37.559    G3/RGB_reg[9]
  -------------------------------------------------------------------
                         required time                         37.559    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                 32.694    

Slack (MET) :             32.712ns  (required time - arrival time)
  Source:                 G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/RGB_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 2.744ns (37.894%)  route 4.497ns (62.106%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.883ns = ( 37.117 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.623    -2.347    G2/clk_25
    SLICE_X6Y19          FDRE                                         r  G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -1.829 r  G2/vpos_reg[1]/Q
                         net (fo=13, routed)          1.215    -0.614    G3/RGB3__0_carry__0_0[1]
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     0.057 r  G3/RGB3_carry/O[2]
                         net (fo=2, routed)           0.679     0.737    G3/RGB3[4]
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.302     1.039 r  G3/RGB2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.039    G3/RGB2_carry_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.415 r  G3/RGB2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.415    G3/RGB2_carry_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.738 r  G3/RGB2_carry__0/O[1]
                         net (fo=2, routed)           0.835     2.573    G3/RGB2_carry__0_n_6
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.306     2.879 f  G3/RGB[11]_i_4/O
                         net (fo=1, routed)           0.670     3.549    G3/RGB[11]_i_4_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     3.673 f  G3/RGB[11]_i_3/O
                         net (fo=7, routed)           1.097     4.770    G3/RGB[11]_i_3_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I1_O)        0.124     4.894 r  G3/RGB[3]_i_1/O
                         net (fo=1, routed)           0.000     4.894    G3/RGB[3]_i_1_n_0
    SLICE_X6Y24          FDSE                                         r  G3/RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.500    37.117    G3/clk_25
    SLICE_X6Y24          FDSE                                         r  G3/RGB_reg[3]/C
                         clock pessimism              0.506    37.623    
                         clock uncertainty           -0.098    37.526    
    SLICE_X6Y24          FDSE (Setup_fdse_C_D)        0.081    37.607    G3/RGB_reg[3]
  -------------------------------------------------------------------
                         required time                         37.607    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                 32.712    

Slack (MET) :             32.746ns  (required time - arrival time)
  Source:                 G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/RGB_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.155ns  (logic 2.744ns (38.349%)  route 4.411ns (61.651%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.883ns = ( 37.117 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.623    -2.347    G2/clk_25
    SLICE_X6Y19          FDRE                                         r  G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -1.829 r  G2/vpos_reg[1]/Q
                         net (fo=13, routed)          1.215    -0.614    G3/RGB3__0_carry__0_0[1]
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     0.057 r  G3/RGB3_carry/O[2]
                         net (fo=2, routed)           0.679     0.737    G3/RGB3[4]
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.302     1.039 r  G3/RGB2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.039    G3/RGB2_carry_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.415 r  G3/RGB2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.415    G3/RGB2_carry_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.738 r  G3/RGB2_carry__0/O[1]
                         net (fo=2, routed)           0.835     2.573    G3/RGB2_carry__0_n_6
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.306     2.879 f  G3/RGB[11]_i_4/O
                         net (fo=1, routed)           0.670     3.549    G3/RGB[11]_i_4_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     3.673 f  G3/RGB[11]_i_3/O
                         net (fo=7, routed)           1.011     4.684    G3/RGB[11]_i_3_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.124     4.808 r  G3/RGB[10]_i_1/O
                         net (fo=1, routed)           0.000     4.808    G3/RGB[10]_i_1_n_0
    SLICE_X7Y24          FDSE                                         r  G3/RGB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.500    37.117    G3/clk_25
    SLICE_X7Y24          FDSE                                         r  G3/RGB_reg[10]/C
                         clock pessimism              0.506    37.623    
                         clock uncertainty           -0.098    37.526    
    SLICE_X7Y24          FDSE (Setup_fdse_C_D)        0.029    37.555    G3/RGB_reg[10]
  -------------------------------------------------------------------
                         required time                         37.555    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 32.746    

Slack (MET) :             32.750ns  (required time - arrival time)
  Source:                 G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/RGB_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 2.744ns (38.360%)  route 4.409ns (61.640%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.883ns = ( 37.117 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.623    -2.347    G2/clk_25
    SLICE_X6Y19          FDRE                                         r  G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -1.829 r  G2/vpos_reg[1]/Q
                         net (fo=13, routed)          1.215    -0.614    G3/RGB3__0_carry__0_0[1]
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     0.057 r  G3/RGB3_carry/O[2]
                         net (fo=2, routed)           0.679     0.737    G3/RGB3[4]
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.302     1.039 r  G3/RGB2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.039    G3/RGB2_carry_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.415 r  G3/RGB2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.415    G3/RGB2_carry_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.738 r  G3/RGB2_carry__0/O[1]
                         net (fo=2, routed)           0.835     2.573    G3/RGB2_carry__0_n_6
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.306     2.879 f  G3/RGB[11]_i_4/O
                         net (fo=1, routed)           0.670     3.549    G3/RGB[11]_i_4_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     3.673 f  G3/RGB[11]_i_3/O
                         net (fo=7, routed)           1.009     4.682    G3/RGB[11]_i_3_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I1_O)        0.124     4.806 r  G3/RGB[11]_i_2/O
                         net (fo=1, routed)           0.000     4.806    G3/RGB[11]_i_2_n_0
    SLICE_X7Y24          FDSE                                         r  G3/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.500    37.117    G3/clk_25
    SLICE_X7Y24          FDSE                                         r  G3/RGB_reg[11]/C
                         clock pessimism              0.506    37.623    
                         clock uncertainty           -0.098    37.526    
    SLICE_X7Y24          FDSE (Setup_fdse_C_D)        0.031    37.557    G3/RGB_reg[11]
  -------------------------------------------------------------------
                         required time                         37.557    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                 32.750    

Slack (MET) :             33.221ns  (required time - arrival time)
  Source:                 G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 2.356ns (40.215%)  route 3.502ns (59.785%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.914ns = ( 37.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.623    -2.347    G2/clk_25
    SLICE_X6Y19          FDRE                                         r  G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -1.829 r  G2/vpos_reg[0]/Q
                         net (fo=14, routed)          1.397    -0.432    G3/RGB3__0_carry__0_0[0]
    SLICE_X9Y24          LUT2 (Prop_lut2_I0_O)        0.124    -0.308 r  G3/RGB3__0_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.308    G3/RGB3__0_carry_i_3_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.242 r  G3/RGB3__0_carry/CO[3]
                         net (fo=1, routed)           0.009     0.251    G3/RGB3__0_carry_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.473 r  G3/RGB3__0_carry__0/O[0]
                         net (fo=1, routed)           0.764     1.237    G2/pointEighty0[3]
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     2.179 r  G2/ROM1_i_2/O[3]
                         net (fo=3, routed)           1.332     3.512    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y4          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.470    37.086    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493    37.579    
                         clock uncertainty           -0.098    37.482    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    36.733    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.733    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                 33.221    

Slack (MET) :             33.230ns  (required time - arrival time)
  Source:                 G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/RGB_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 2.744ns (40.826%)  route 3.977ns (59.174%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 37.119 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.623    -2.347    G2/clk_25
    SLICE_X6Y19          FDRE                                         r  G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -1.829 r  G2/vpos_reg[1]/Q
                         net (fo=13, routed)          1.215    -0.614    G3/RGB3__0_carry__0_0[1]
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     0.057 r  G3/RGB3_carry/O[2]
                         net (fo=2, routed)           0.679     0.737    G3/RGB3[4]
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.302     1.039 r  G3/RGB2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.039    G3/RGB2_carry_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.415 r  G3/RGB2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.415    G3/RGB2_carry_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.738 r  G3/RGB2_carry__0/O[1]
                         net (fo=2, routed)           0.835     2.573    G3/RGB2_carry__0_n_6
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.306     2.879 f  G3/RGB[11]_i_4/O
                         net (fo=1, routed)           0.670     3.549    G3/RGB[11]_i_4_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     3.673 f  G3/RGB[11]_i_3/O
                         net (fo=7, routed)           0.577     4.250    G3/RGB[11]_i_3_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I1_O)        0.124     4.374 r  G3/RGB[4]_i_1/O
                         net (fo=1, routed)           0.000     4.374    G3/RGB[4]_i_1_n_0
    SLICE_X6Y23          FDSE                                         r  G3/RGB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.502    37.119    G3/clk_25
    SLICE_X6Y23          FDSE                                         r  G3/RGB_reg[4]/C
                         clock pessimism              0.506    37.625    
                         clock uncertainty           -0.098    37.528    
    SLICE_X6Y23          FDSE (Setup_fdse_C_D)        0.077    37.605    G3/RGB_reg[4]
  -------------------------------------------------------------------
                         required time                         37.605    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                 33.230    

Slack (MET) :             33.236ns  (required time - arrival time)
  Source:                 G2/vpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/RGB_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 2.744ns (40.851%)  route 3.973ns (59.149%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.881ns = ( 37.119 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.347ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.623    -2.347    G2/clk_25
    SLICE_X6Y19          FDRE                                         r  G2/vpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518    -1.829 r  G2/vpos_reg[1]/Q
                         net (fo=13, routed)          1.215    -0.614    G3/RGB3__0_carry__0_0[1]
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     0.057 r  G3/RGB3_carry/O[2]
                         net (fo=2, routed)           0.679     0.737    G3/RGB3[4]
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.302     1.039 r  G3/RGB2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.039    G3/RGB2_carry_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.415 r  G3/RGB2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.415    G3/RGB2_carry_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.738 r  G3/RGB2_carry__0/O[1]
                         net (fo=2, routed)           0.835     2.573    G3/RGB2_carry__0_n_6
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.306     2.879 f  G3/RGB[11]_i_4/O
                         net (fo=1, routed)           0.670     3.549    G3/RGB[11]_i_4_n_0
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     3.673 f  G3/RGB[11]_i_3/O
                         net (fo=7, routed)           0.573     4.246    G3/RGB[11]_i_3_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I1_O)        0.124     4.370 r  G3/RGB[6]_i_1/O
                         net (fo=1, routed)           0.000     4.370    G3/RGB[6]_i_1_n_0
    SLICE_X6Y23          FDSE                                         r  G3/RGB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.502    37.119    G3/clk_25
    SLICE_X6Y23          FDSE                                         r  G3/RGB_reg[6]/C
                         clock pessimism              0.506    37.625    
                         clock uncertainty           -0.098    37.528    
    SLICE_X6Y23          FDSE (Setup_fdse_C_D)        0.079    37.607    G3/RGB_reg[6]
  -------------------------------------------------------------------
                         required time                         37.607    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                 33.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 G2/hpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.286%)  route 0.237ns (62.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.554    -0.854    G2/clk_25
    SLICE_X9Y26          FDRE                                         r  G2/hpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  G2/hpos_reg[1]/Q
                         net (fo=9, routed)           0.237    -0.476    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y5          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.866    -1.237    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442    -0.795    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.612    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 G2/hpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.801%)  route 0.242ns (63.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.554    -0.854    G2/clk_25
    SLICE_X9Y26          FDRE                                         r  G2/hpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  G2/hpos_reg[2]/Q
                         net (fo=8, routed)           0.242    -0.471    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y5          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.866    -1.237    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442    -0.795    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.612    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 G2/hpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.315%)  route 0.247ns (63.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.554    -0.854    G2/clk_25
    SLICE_X9Y26          FDRE                                         r  G2/hpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  G2/hpos_reg[3]/Q
                         net (fo=8, routed)           0.247    -0.466    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y5          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.866    -1.237    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442    -0.795    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.612    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 G2/hpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.539%)  route 0.267ns (65.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.554    -0.854    G2/clk_25
    SLICE_X9Y26          FDRE                                         r  G2/hpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  G2/hpos_reg[3]/Q
                         net (fo=8, routed)           0.267    -0.446    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y6          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.871    -1.232    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442    -0.790    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.607    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 G4/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.957%)  route 0.121ns (39.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.590    -0.818    G4/clk_25
    SLICE_X0Y33          FDRE                                         r  G4/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  G4/hcount_reg[1]/Q
                         net (fo=19, routed)          0.121    -0.556    G4/hcount_reg[1]
    SLICE_X1Y33          LUT5 (Prop_lut5_I3_O)        0.048    -0.508 r  G4/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.508    G4/hcount[4]_i_1_n_0
    SLICE_X1Y33          FDRE                                         r  G4/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.859    -1.245    G4/clk_25
    SLICE_X1Y33          FDRE                                         r  G4/hcount_reg[4]/C
                         clock pessimism              0.440    -0.805    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.107    -0.698    G4/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 G4/vtemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/vcountsquare_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.583    -0.825    G4/clk_25
    SLICE_X2Y26          FDRE                                         r  G4/vtemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.661 r  G4/vtemp_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.551    G4/vtemp
    SLICE_X2Y25          FDRE                                         r  G4/vcountsquare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850    -1.254    G4/clk_25
    SLICE_X2Y25          FDRE                                         r  G4/vcountsquare_reg/C
                         clock pessimism              0.441    -0.813    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.059    -0.754    G4/vcountsquare_reg
  -------------------------------------------------------------------
                         required time                          0.754    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 G4/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.590    -0.818    G4/clk_25
    SLICE_X0Y33          FDRE                                         r  G4/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  G4/hcount_reg[1]/Q
                         net (fo=19, routed)          0.121    -0.556    G4/hcount_reg[1]
    SLICE_X1Y33          LUT4 (Prop_lut4_I1_O)        0.045    -0.511 r  G4/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.511    G4/plusOp[3]
    SLICE_X1Y33          FDRE                                         r  G4/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.859    -1.245    G4/clk_25
    SLICE_X1Y33          FDRE                                         r  G4/hcount_reg[3]/C
                         clock pessimism              0.440    -0.805    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.091    -0.714    G4/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 G4/vcountsquare_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.826    G4/clk_25
    SLICE_X2Y25          FDRE                                         r  G4/vcountsquare_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.662 r  G4/vcountsquare_reg/Q
                         net (fo=4, routed)           0.106    -0.555    G4/vcountsquare_reg_n_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I3_O)        0.045    -0.510 r  G4/green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.510    G4/green[2]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  G4/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850    -1.254    G4/clk_25
    SLICE_X3Y25          FDRE                                         r  G4/green_reg[2]/C
                         clock pessimism              0.441    -0.813    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.092    -0.721    G4/green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 G2/hpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.545%)  route 0.321ns (69.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.554    -0.854    G2/clk_25
    SLICE_X9Y26          FDRE                                         r  G2/hpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  G2/hpos_reg[1]/Q
                         net (fo=9, routed)           0.321    -0.392    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y6          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.871    -1.232    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442    -0.790    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.607    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 G2/hpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.123%)  route 0.343ns (70.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.554    -0.854    G2/clk_25
    SLICE_X9Y26          FDRE                                         r  G2/hpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  G2/hpos_reg[1]/Q
                         net (fo=9, routed)           0.343    -0.370    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y4          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.863    -1.240    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462    -0.778    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.595    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y6      G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y6      G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    G0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y24      G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y24      G2/active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y27      G2/hpos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y27      G2/hpos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y26      G2/hpos_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y26      G2/hpos_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y26      G2/hpos_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y26      G2/hpos_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y26      G2/hpos_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y26      G2/hpos_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y24      G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y24      G2/active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y27      G2/hpos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y27      G2/hpos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y26      G2/hpos_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y26      G2/hpos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y26      G2/hpos_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y26      G2/hpos_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y26      G2/hpos_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y26      G2/hpos_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 speedSel[1]
                            (input port)
  Destination:            G1/ram1/ram_reg[127][1]_srl32/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.474ns  (logic 1.453ns (32.476%)  route 3.021ns (67.524%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  speedSel[1] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  speedSel_IBUF[1]_inst/O
                         net (fo=1, routed)           3.021     4.474    G1/ram1/in[1]
    SLICE_X10Y29         SRLC32E                                      r  G1/ram1/ram_reg[127][1]_srl32/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[0]
                            (input port)
  Destination:            G1/ram1/ram_reg[127][0]_srl32/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.174ns  (logic 1.469ns (35.184%)  route 2.706ns (64.816%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  speedSel[0] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[0]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  speedSel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.706     4.174    G1/ram1/in[0]
    SLICE_X10Y30         SRLC32E                                      r  G1/ram1/ram_reg[127][0]_srl32/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G1/ram1/ram_reg[127][0]_srl32/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.413ns  (logic 1.461ns (42.822%)  route 1.951ns (57.178%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.951     3.413    G1/ram1/sprSel_IBUF[0]
    SLICE_X10Y30         SRLC32E                                      r  G1/ram1/ram_reg[127][0]_srl32/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G1/ram1/ram_reg[127][0]_srl32__0/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.413ns  (logic 1.461ns (42.822%)  route 1.951ns (57.178%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.951     3.413    G1/ram1/sprSel_IBUF[0]
    SLICE_X10Y30         SRLC32E                                      r  G1/ram1/ram_reg[127][0]_srl32__0/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G1/ram1/ram_reg[127][0]_srl32__1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.413ns  (logic 1.461ns (42.822%)  route 1.951ns (57.178%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.951     3.413    G1/ram1/sprSel_IBUF[0]
    SLICE_X10Y30         SRLC32E                                      r  G1/ram1/ram_reg[127][0]_srl32__1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G1/ram1/ram_reg[127][0]_srl32__2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.413ns  (logic 1.461ns (42.822%)  route 1.951ns (57.178%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.951     3.413    G1/ram1/sprSel_IBUF[0]
    SLICE_X10Y30         SRLC32E                                      r  G1/ram1/ram_reg[127][0]_srl32__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G1/ram1/ram_reg[127][1]_srl32/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.272ns  (logic 1.461ns (44.666%)  route 1.810ns (55.334%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.810     3.272    G1/ram1/sprSel_IBUF[0]
    SLICE_X10Y29         SRLC32E                                      r  G1/ram1/ram_reg[127][1]_srl32/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G1/ram1/ram_reg[127][1]_srl32__0/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.272ns  (logic 1.461ns (44.666%)  route 1.810ns (55.334%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.810     3.272    G1/ram1/sprSel_IBUF[0]
    SLICE_X10Y29         SRLC32E                                      r  G1/ram1/ram_reg[127][1]_srl32__0/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G1/ram1/ram_reg[127][1]_srl32__1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.272ns  (logic 1.461ns (44.666%)  route 1.810ns (55.334%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.810     3.272    G1/ram1/sprSel_IBUF[0]
    SLICE_X10Y29         SRLC32E                                      r  G1/ram1/ram_reg[127][1]_srl32__1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G1/ram1/ram_reg[127][1]_srl32__2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.272ns  (logic 1.461ns (44.666%)  route 1.810ns (55.334%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.810     3.272    G1/ram1/sprSel_IBUF[0]
    SLICE_X10Y29         SRLC32E                                      r  G1/ram1/ram_reg[127][1]_srl32__2/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G1/ram1/ram_reg[127][0]_srl32__0/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            G1/ram1/ram_reg[127][0]_srl32__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         SRLC32E                      0.000     0.000 r  G1/ram1/ram_reg[127][0]_srl32__0/CLK
    SLICE_X10Y30         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.331 r  G1/ram1/ram_reg[127][0]_srl32__0/Q31
                         net (fo=1, routed)           0.000     0.331    G1/ram1/ram_reg[127][0]_srl32__0_n_1
    SLICE_X10Y30         SRLC32E                                      r  G1/ram1/ram_reg[127][0]_srl32__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/ram1/ram_reg[127][1]_srl32__0/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            G1/ram1/ram_reg[127][1]_srl32__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         SRLC32E                      0.000     0.000 r  G1/ram1/ram_reg[127][1]_srl32__0/CLK
    SLICE_X10Y29         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.331 r  G1/ram1/ram_reg[127][1]_srl32__0/Q31
                         net (fo=1, routed)           0.000     0.331    G1/ram1/ram_reg[127][1]_srl32__0_n_1
    SLICE_X10Y29         SRLC32E                                      r  G1/ram1/ram_reg[127][1]_srl32__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/ram1/ram_reg[127][0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            G1/ram1/ram_reg[127][0]_srl32__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         SRLC32E                      0.000     0.000 r  G1/ram1/ram_reg[127][0]_srl32/CLK
    SLICE_X10Y30         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.332 r  G1/ram1/ram_reg[127][0]_srl32/Q31
                         net (fo=1, routed)           0.000     0.332    G1/ram1/ram_reg[127][0]_srl32_n_1
    SLICE_X10Y30         SRLC32E                                      r  G1/ram1/ram_reg[127][0]_srl32__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/ram1/ram_reg[127][0]_srl32__1/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            G1/ram1/ram_reg[127][0]_srl32__2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         SRLC32E                      0.000     0.000 r  G1/ram1/ram_reg[127][0]_srl32__1/CLK
    SLICE_X10Y30         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.332 r  G1/ram1/ram_reg[127][0]_srl32__1/Q31
                         net (fo=1, routed)           0.000     0.332    G1/ram1/ram_reg[127][0]_srl32__1_n_1
    SLICE_X10Y30         SRLC32E                                      r  G1/ram1/ram_reg[127][0]_srl32__2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/ram1/ram_reg[127][1]_srl32/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            G1/ram1/ram_reg[127][1]_srl32__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         SRLC32E                      0.000     0.000 r  G1/ram1/ram_reg[127][1]_srl32/CLK
    SLICE_X10Y29         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.332 r  G1/ram1/ram_reg[127][1]_srl32/Q31
                         net (fo=1, routed)           0.000     0.332    G1/ram1/ram_reg[127][1]_srl32_n_1
    SLICE_X10Y29         SRLC32E                                      r  G1/ram1/ram_reg[127][1]_srl32__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/ram1/ram_reg[127][1]_srl32__1/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            G1/ram1/ram_reg[127][1]_srl32__2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         SRLC32E                      0.000     0.000 r  G1/ram1/ram_reg[127][1]_srl32__1/CLK
    SLICE_X10Y29         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.332 r  G1/ram1/ram_reg[127][1]_srl32__1/Q31
                         net (fo=1, routed)           0.000     0.332    G1/ram1/ram_reg[127][1]_srl32__1_n_1
    SLICE_X10Y29         SRLC32E                                      r  G1/ram1/ram_reg[127][1]_srl32__2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/ram1/ram_reg[127][0]_srl32__1/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            G1/ram1/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.565ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         SRLC32E                      0.000     0.000 r  G1/ram1/ram_reg[127][0]_srl32__1/CLK
    SLICE_X10Y30         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.484     0.484 r  G1/ram1/ram_reg[127][0]_srl32__1/Q
                         net (fo=1, routed)           0.000     0.484    G1/ram1/ram_reg[127][0]_srl32__1_n_0
    SLICE_X10Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     0.546 r  G1/ram1/ram_reg[127][0]_mux__0/O
                         net (fo=1, routed)           0.000     0.546    G1/ram1/ram_reg[127][0]_mux__0_n_0
    SLICE_X10Y30         MUXF8 (Prop_muxf8_I1_O)      0.019     0.565 r  G1/ram1/ram_reg[127][0]_mux__1/O
                         net (fo=1, routed)           0.000     0.565    G1/ram1/ram_reg[127][0]_mux__1_n_0
    SLICE_X10Y30         FDRE                                         r  G1/ram1/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/ram1/ram_reg[127][1]_srl32__1/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            G1/ram1/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.565ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         SRLC32E                      0.000     0.000 r  G1/ram1/ram_reg[127][1]_srl32__1/CLK
    SLICE_X10Y29         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.484     0.484 r  G1/ram1/ram_reg[127][1]_srl32__1/Q
                         net (fo=1, routed)           0.000     0.484    G1/ram1/ram_reg[127][1]_srl32__1_n_0
    SLICE_X10Y29         MUXF7 (Prop_muxf7_I0_O)      0.062     0.546 r  G1/ram1/ram_reg[127][1]_mux__0/O
                         net (fo=1, routed)           0.000     0.546    G1/ram1/ram_reg[127][1]_mux__0_n_0
    SLICE_X10Y29         MUXF8 (Prop_muxf8_I1_O)      0.019     0.565 r  G1/ram1/ram_reg[127][1]_mux__1/O
                         net (fo=1, routed)           0.000     0.565    G1/ram1/ram_reg[127][1]_mux__1_n_0
    SLICE_X10Y29         FDRE                                         r  G1/ram1/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G1/ram1/ram_reg[127][1]_srl32/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 0.229ns (22.080%)  route 0.809ns (77.920%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           0.809     1.039    G1/ram1/sprSel_IBUF[0]
    SLICE_X10Y29         SRLC32E                                      r  G1/ram1/ram_reg[127][1]_srl32/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G1/ram1/ram_reg[127][1]_srl32__0/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 0.229ns (22.080%)  route 0.809ns (77.920%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           0.809     1.039    G1/ram1/sprSel_IBUF[0]
    SLICE_X10Y29         SRLC32E                                      r  G1/ram1/ram_reg[127][1]_srl32__0/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G4/hQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G1/ram1/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.096ns  (logic 7.894ns (37.420%)  route 13.202ns (62.580%))
  Logic Levels:           29  (CARRY4=16 LUT2=2 LUT3=2 LUT4=1 LUT6=5 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.630    -2.340    G4/clk_25
    SLICE_X3Y33          FDRE                                         r  G4/hQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  G4/hQ_reg[2]/Q
                         net (fo=40, routed)          2.492     0.608    G4/hQ[2]
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.124     0.732 r  G4/addr1__0_carry_i_8/O
                         net (fo=7, routed)           0.938     1.669    G4/addr1__0_carry_i_8_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.124     1.793 r  G4/addr1__81_carry__1_i_2/O
                         net (fo=29, routed)          1.485     3.279    G4/hQ_reg[7]_2
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.124     3.403 r  G4/addr1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.403    G1/S[2]
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.801 r  G1/addr1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.801    G1/addr1__0_carry_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.915 r  G1/addr1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.915    G1/addr1__0_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.029 r  G1/addr1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.029    G1/addr1__0_carry__1_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.363 r  G1/addr1__0_carry__2/O[1]
                         net (fo=1, routed)           0.833     5.196    G4/O[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.303     5.499 r  G4/addr1__120_carry_i_5/O
                         net (fo=1, routed)           0.000     5.499    G1/addr1__188_carry__1_i_7_4[0]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.049 r  G1/addr1__120_carry/CO[3]
                         net (fo=1, routed)           0.000     6.049    G1/addr1__120_carry_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.271 r  G1/addr1__120_carry__0/O[0]
                         net (fo=3, routed)           0.834     7.105    G1/addr1__120_carry__0_n_7
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.299     7.404 r  G1/addr1__188_carry__2_i_2/O
                         net (fo=1, routed)           0.478     7.882    G1/addr1__188_carry__2_i_2_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.280 r  G1/addr1__188_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.280    G1/addr1__188_carry__2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  G1/addr1__188_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.394    G1/addr1__188_carry__3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.508 r  G1/addr1__188_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.508    G1/addr1__188_carry__4_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.842 r  G1/addr1__188_carry__5/O[1]
                         net (fo=9, routed)           1.405    10.247    G1/addr1__188_carry__5_n_6
    SLICE_X8Y32          LUT3 (Prop_lut3_I0_O)        0.329    10.576 r  G1/addr1__283_carry__0_i_1/O
                         net (fo=1, routed)           0.583    11.159    G1/addr1__283_carry__0_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    11.759 r  G1/addr1__283_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.759    G1/addr1__283_carry__0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.876 r  G1/addr1__283_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.876    G1/addr1__283_carry__1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.993 r  G1/addr1__283_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.993    G1/addr1__283_carry__2_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.308 r  G1/addr1__283_carry__3/O[3]
                         net (fo=3, routed)           0.889    13.197    G1/addr1__283_carry__3_n_4
    SLICE_X7Y35          LUT2 (Prop_lut2_I0_O)        0.307    13.504 r  G1/addr1__349_carry__4_i_2/O
                         net (fo=1, routed)           0.000    13.504    G1/addr1__349_carry__4_i_2_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.902 r  G1/addr1__349_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.902    G1/addr1__349_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.173 r  G1/addr1__349_carry__5/CO[0]
                         net (fo=11, routed)          1.238    15.411    G1/ram1/CO[0]
    SLICE_X9Y29          LUT4 (Prop_lut4_I1_O)        0.399    15.810 f  G1/ram1/ram_reg[127][0]_srl32_i_5/O
                         net (fo=10, routed)          0.482    16.293    G1/ram1/addr10_in[0]
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.326    16.619 r  G1/ram1/ram_reg[127][0]_srl32_i_8/O
                         net (fo=1, routed)           0.667    17.285    G1/ram1/ram_reg[127][0]_srl32_i_8_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I1_O)        0.124    17.409 r  G1/ram1/ram_reg[127][0]_srl32_i_2/O
                         net (fo=8, routed)           0.877    18.287    G1/ram1/ram_reg[127][0]_srl32_i_2_n_0
    SLICE_X10Y29         SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124    18.411 r  G1/ram1/ram_reg[127][1]_srl32__0/Q
                         net (fo=1, routed)           0.000    18.411    G1/ram1/ram_reg[127][1]_srl32__0_n_0
    SLICE_X10Y29         MUXF7 (Prop_muxf7_I1_O)      0.247    18.658 r  G1/ram1/ram_reg[127][1]_mux/O
                         net (fo=1, routed)           0.000    18.658    G1/ram1/ram_reg[127][1]_mux_n_0
    SLICE_X10Y29         MUXF8 (Prop_muxf8_I0_O)      0.098    18.756 r  G1/ram1/ram_reg[127][1]_mux__1/O
                         net (fo=1, routed)           0.000    18.756    G1/ram1/ram_reg[127][1]_mux__1_n_0
    SLICE_X10Y29         FDRE                                         r  G1/ram1/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/hQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G1/ram1/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.989ns  (logic 7.609ns (36.252%)  route 13.380ns (63.748%))
  Logic Levels:           28  (CARRY4=16 LUT2=2 LUT3=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.630    -2.340    G4/clk_25
    SLICE_X3Y33          FDRE                                         r  G4/hQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456    -1.884 f  G4/hQ_reg[2]/Q
                         net (fo=40, routed)          2.492     0.608    G4/hQ[2]
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.124     0.732 r  G4/addr1__0_carry_i_8/O
                         net (fo=7, routed)           0.938     1.669    G4/addr1__0_carry_i_8_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.124     1.793 r  G4/addr1__81_carry__1_i_2/O
                         net (fo=29, routed)          1.485     3.279    G4/hQ_reg[7]_2
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.124     3.403 r  G4/addr1__0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.403    G1/S[2]
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.801 r  G1/addr1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.801    G1/addr1__0_carry_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.915 r  G1/addr1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.915    G1/addr1__0_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.029 r  G1/addr1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.029    G1/addr1__0_carry__1_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.363 r  G1/addr1__0_carry__2/O[1]
                         net (fo=1, routed)           0.833     5.196    G4/O[0]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.303     5.499 r  G4/addr1__120_carry_i_5/O
                         net (fo=1, routed)           0.000     5.499    G1/addr1__188_carry__1_i_7_4[0]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.049 r  G1/addr1__120_carry/CO[3]
                         net (fo=1, routed)           0.000     6.049    G1/addr1__120_carry_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.271 r  G1/addr1__120_carry__0/O[0]
                         net (fo=3, routed)           0.834     7.105    G1/addr1__120_carry__0_n_7
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.299     7.404 r  G1/addr1__188_carry__2_i_2/O
                         net (fo=1, routed)           0.478     7.882    G1/addr1__188_carry__2_i_2_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.280 r  G1/addr1__188_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.280    G1/addr1__188_carry__2_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.394 r  G1/addr1__188_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.394    G1/addr1__188_carry__3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.508 r  G1/addr1__188_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.508    G1/addr1__188_carry__4_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.842 r  G1/addr1__188_carry__5/O[1]
                         net (fo=9, routed)           1.405    10.247    G1/addr1__188_carry__5_n_6
    SLICE_X8Y32          LUT3 (Prop_lut3_I0_O)        0.329    10.576 r  G1/addr1__283_carry__0_i_1/O
                         net (fo=1, routed)           0.583    11.159    G1/addr1__283_carry__0_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    11.759 r  G1/addr1__283_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.759    G1/addr1__283_carry__0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.876 r  G1/addr1__283_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.876    G1/addr1__283_carry__1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.993 r  G1/addr1__283_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.993    G1/addr1__283_carry__2_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.308 r  G1/addr1__283_carry__3/O[3]
                         net (fo=3, routed)           0.889    13.197    G1/addr1__283_carry__3_n_4
    SLICE_X7Y35          LUT2 (Prop_lut2_I0_O)        0.307    13.504 r  G1/addr1__349_carry__4_i_2/O
                         net (fo=1, routed)           0.000    13.504    G1/addr1__349_carry__4_i_2_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.902 r  G1/addr1__349_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.902    G1/addr1__349_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.173 r  G1/addr1__349_carry__5/CO[0]
                         net (fo=11, routed)          1.458    15.631    G1/ram1/CO[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.373    16.004 r  G1/ram1/ram_reg[127][0]_srl32_i_9/O
                         net (fo=3, routed)           0.823    16.827    G1/ram1/ram_reg[127][0]_srl32_i_9_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    16.951 r  G1/ram1/ram_reg[127][0]_mux_i_2/O
                         net (fo=2, routed)           0.510    17.461    G1/ram1/ram_reg[127][0]_mux_i_2_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124    17.585 r  G1/ram1/ram_reg[127][0]_mux_i_1/O
                         net (fo=4, routed)           0.652    18.237    G1/ram1/ram_reg[127][0]_mux_i_1_n_0
    SLICE_X10Y30         MUXF7 (Prop_muxf7_S_O)       0.314    18.551 r  G1/ram1/ram_reg[127][0]_mux/O
                         net (fo=1, routed)           0.000    18.551    G1/ram1/ram_reg[127][0]_mux_n_0
    SLICE_X10Y30         MUXF8 (Prop_muxf8_I0_O)      0.098    18.649 r  G1/ram1/ram_reg[127][0]_mux__1/O
                         net (fo=1, routed)           0.000    18.649    G1/ram1/ram_reg[127][0]_mux__1_n_0
    SLICE_X10Y30         FDRE                                         r  G1/ram1/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.445ns  (logic 3.986ns (61.857%)  route 2.458ns (38.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.618    -2.352    G4/clk_25
    SLICE_X3Y25          FDRE                                         r  G4/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456    -1.896 r  G4/green_reg[3]/Q
                         net (fo=1, routed)           2.458     0.562    green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     4.093 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.093    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.379ns  (logic 4.113ns (64.484%)  route 2.266ns (35.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.618    -2.352    G4/clk_25
    SLICE_X3Y25          FDRE                                         r  G4/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.419    -1.933 r  G4/red_reg[1]/Q
                         net (fo=1, routed)           2.266     0.333    red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.694     4.027 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.027    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.211ns  (logic 4.116ns (66.266%)  route 2.095ns (33.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.615    -2.355    G4/clk_25
    SLICE_X4Y24          FDRE                                         r  G4/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.419    -1.936 r  G4/blue_reg[3]/Q
                         net (fo=1, routed)           2.095     0.159    blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.697     3.856 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.856    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.205ns  (logic 3.961ns (63.847%)  route 2.243ns (36.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.615    -2.355    G4/clk_25
    SLICE_X4Y25          FDRE                                         r  G4/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -1.899 r  G4/green_reg[1]/Q
                         net (fo=1, routed)           2.243     0.344    green_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     3.850 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.850    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.186ns  (logic 4.097ns (66.238%)  route 2.088ns (33.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.615    -2.355    G4/clk_25
    SLICE_X4Y24          FDRE                                         r  G4/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.419    -1.936 r  G4/blue_reg[1]/Q
                         net (fo=1, routed)           2.088     0.153    blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.678     3.831 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.831    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.094ns  (logic 3.980ns (65.309%)  route 2.114ns (34.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.615    -2.355    G4/clk_25
    SLICE_X4Y25          FDRE                                         r  G4/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456    -1.899 r  G4/red_reg[0]/Q
                         net (fo=1, routed)           2.114     0.215    red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     3.739 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.739    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.078ns  (logic 3.980ns (65.484%)  route 2.098ns (34.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.618    -2.352    G4/clk_25
    SLICE_X3Y24          FDRE                                         r  G4/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456    -1.896 r  G4/red_reg[2]/Q
                         net (fo=1, routed)           2.098     0.202    red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     3.726 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.726    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.074ns  (logic 3.985ns (65.607%)  route 2.089ns (34.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.618    -2.352    G4/clk_25
    SLICE_X3Y25          FDRE                                         r  G4/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456    -1.896 r  G4/green_reg[2]/Q
                         net (fo=1, routed)           2.089     0.193    green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     3.722 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.722    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G4/hQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G1/ram1/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.595ns  (logic 0.795ns (30.633%)  route 1.800ns (69.367%))
  Logic Levels:           3  (LUT6=2 MUXF8=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162     1.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.512    -2.871    G4/clk_25
    SLICE_X3Y33          FDRE                                         r  G4/hQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.367    -2.504 r  G4/hQ_reg[9]/Q
                         net (fo=10, routed)          0.626    -1.878    G4/hQ[9]
    SLICE_X1Y29          LUT6 (Prop_lut6_I5_O)        0.100    -1.778 r  G4/ram_reg[127][0]_srl32_i_6/O
                         net (fo=53, routed)          0.878    -0.901    G1/ram1/data_reg[0]_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.100    -0.801 r  G1/ram1/ram_reg[127][0]_mux__1_i_1/O
                         net (fo=2, routed)           0.297    -0.504    G1/ram1/ram_reg[127][0]_mux__1_i_1_n_0
    SLICE_X10Y30         MUXF8 (Prop_muxf8_S_O)       0.228    -0.276 r  G1/ram1/ram_reg[127][0]_mux__1/O
                         net (fo=1, routed)           0.000    -0.276    G1/ram1/ram_reg[127][0]_mux__1_n_0
    SLICE_X10Y30         FDRE                                         r  G1/ram1/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/hQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G1/ram1/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.622ns  (logic 0.910ns (34.709%)  route 1.712ns (65.291%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162     1.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.512    -2.871    G4/clk_25
    SLICE_X3Y33          FDRE                                         r  G4/hQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.367    -2.504 r  G4/hQ_reg[9]/Q
                         net (fo=10, routed)          0.626    -1.878    G4/hQ[9]
    SLICE_X1Y29          LUT6 (Prop_lut6_I5_O)        0.100    -1.778 r  G4/ram_reg[127][0]_srl32_i_6/O
                         net (fo=53, routed)          0.713    -1.066    G1/ram1/data_reg[0]_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.100    -0.966 r  G1/ram1/ram_reg[127][0]_srl32_i_2/O
                         net (fo=8, routed)           0.374    -0.592    G1/ram1/ram_reg[127][0]_srl32_i_2_n_0
    SLICE_X10Y29         SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.100    -0.492 r  G1/ram1/ram_reg[127][1]_srl32__2/Q
                         net (fo=1, routed)           0.000    -0.492    G1/ram1/ram_reg[127][1]_srl32__2_n_0
    SLICE_X10Y29         MUXF7 (Prop_muxf7_I1_O)      0.172    -0.320 r  G1/ram1/ram_reg[127][1]_mux__0/O
                         net (fo=1, routed)           0.000    -0.320    G1/ram1/ram_reg[127][1]_mux__0_n_0
    SLICE_X10Y29         MUXF8 (Prop_muxf8_I1_O)      0.071    -0.249 r  G1/ram1/ram_reg[127][1]_mux__1/O
                         net (fo=1, routed)           0.000    -0.249    G1/ram1/ram_reg[127][1]_mux__1_n_0
    SLICE_X10Y29         FDRE                                         r  G1/ram1/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.362ns (80.617%)  route 0.327ns (19.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.587    -0.821    G4/clk_25
    SLICE_X2Y30          FDRE                                         r  G4/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.657 r  G4/hsync_reg/Q
                         net (fo=1, routed)           0.327    -0.329    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     0.868 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     0.868    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.345ns (79.517%)  route 0.347ns (20.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.585    -0.823    G4/clk_25
    SLICE_X0Y27          FDRE                                         r  G4/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.682 r  G4/vsync_reg/Q
                         net (fo=1, routed)           0.347    -0.335    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     0.869 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     0.869    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.338ns (74.308%)  route 0.462ns (25.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.580    -0.828    G4/clk_25
    SLICE_X4Y24          FDRE                                         r  G4/blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.687 r  G4/blue_reg[0]/Q
                         net (fo=1, routed)           0.462    -0.224    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     0.972 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.972    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.361ns (74.774%)  route 0.459ns (25.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.580    -0.828    G4/clk_25
    SLICE_X4Y24          FDRE                                         r  G4/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.687 r  G4/blue_reg[2]/Q
                         net (fo=1, routed)           0.459    -0.228    blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     0.992 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     0.992    blue[2]
    K18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.826ns  (logic 1.345ns (73.629%)  route 0.482ns (26.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.580    -0.828    G4/clk_25
    SLICE_X4Y25          FDRE                                         r  G4/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.687 r  G4/red_reg[3]/Q
                         net (fo=1, routed)           0.482    -0.205    red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     0.998 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.998    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.363ns (72.649%)  route 0.513ns (27.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.826    G4/clk_25
    SLICE_X3Y25          FDRE                                         r  G4/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  G4/green_reg[0]/Q
                         net (fo=1, routed)           0.513    -0.172    green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.050 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.050    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.366ns (72.398%)  route 0.521ns (27.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.826    G4/clk_25
    SLICE_X3Y24          FDRE                                         r  G4/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  G4/red_reg[2]/Q
                         net (fo=1, routed)           0.521    -0.164    red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.061 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.061    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.371ns (72.652%)  route 0.516ns (27.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.826    G4/clk_25
    SLICE_X3Y25          FDRE                                         r  G4/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  G4/green_reg[2]/Q
                         net (fo=1, routed)           0.516    -0.169    green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.061 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.061    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    W5                   IBUF                         0.000     5.000 f  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     5.480    G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.338 f  G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     2.868    G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.897 f  G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     3.713    G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.130ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162     1.162    G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -6.056 r  G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.474    G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.926    G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 1.709ns (33.641%)  route 3.372ns (66.359%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.629     3.090    G4/sprSel_IBUF[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     3.214 r  G4/active_i_2/O
                         net (fo=1, routed)           0.286     3.501    G4/active_i_2_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     3.625 r  G4/active_i_1/O
                         net (fo=15, routed)          1.456     5.081    G2/E[0]
    SLICE_X9Y27          FDRE                                         r  G2/hpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162     1.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.436    -2.947    G2/clk_25
    SLICE_X9Y27          FDRE                                         r  G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 1.709ns (33.641%)  route 3.372ns (66.359%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.629     3.090    G4/sprSel_IBUF[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     3.214 r  G4/active_i_2/O
                         net (fo=1, routed)           0.286     3.501    G4/active_i_2_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     3.625 r  G4/active_i_1/O
                         net (fo=15, routed)          1.456     5.081    G2/E[0]
    SLICE_X9Y27          FDRE                                         r  G2/hpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162     1.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.436    -2.947    G2/clk_25
    SLICE_X9Y27          FDRE                                         r  G2/hpos_reg[6]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.893ns  (logic 1.709ns (34.936%)  route 3.183ns (65.064%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.629     3.090    G4/sprSel_IBUF[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     3.214 r  G4/active_i_2/O
                         net (fo=1, routed)           0.286     3.501    G4/active_i_2_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     3.625 r  G4/active_i_1/O
                         net (fo=15, routed)          1.268     4.893    G2/E[0]
    SLICE_X9Y26          FDRE                                         r  G2/hpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162     1.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.435    -2.948    G2/clk_25
    SLICE_X9Y26          FDRE                                         r  G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.893ns  (logic 1.709ns (34.936%)  route 3.183ns (65.064%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.629     3.090    G4/sprSel_IBUF[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     3.214 r  G4/active_i_2/O
                         net (fo=1, routed)           0.286     3.501    G4/active_i_2_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     3.625 r  G4/active_i_1/O
                         net (fo=15, routed)          1.268     4.893    G2/E[0]
    SLICE_X9Y26          FDRE                                         r  G2/hpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162     1.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.435    -2.948    G2/clk_25
    SLICE_X9Y26          FDRE                                         r  G2/hpos_reg[2]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.893ns  (logic 1.709ns (34.936%)  route 3.183ns (65.064%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.629     3.090    G4/sprSel_IBUF[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     3.214 r  G4/active_i_2/O
                         net (fo=1, routed)           0.286     3.501    G4/active_i_2_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     3.625 r  G4/active_i_1/O
                         net (fo=15, routed)          1.268     4.893    G2/E[0]
    SLICE_X9Y26          FDRE                                         r  G2/hpos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162     1.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.435    -2.948    G2/clk_25
    SLICE_X9Y26          FDRE                                         r  G2/hpos_reg[3]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.893ns  (logic 1.709ns (34.936%)  route 3.183ns (65.064%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.629     3.090    G4/sprSel_IBUF[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     3.214 r  G4/active_i_2/O
                         net (fo=1, routed)           0.286     3.501    G4/active_i_2_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     3.625 r  G4/active_i_1/O
                         net (fo=15, routed)          1.268     4.893    G2/E[0]
    SLICE_X9Y26          FDRE                                         r  G2/hpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162     1.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.435    -2.948    G2/clk_25
    SLICE_X9Y26          FDRE                                         r  G2/hpos_reg[4]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.709ns (34.943%)  route 3.182ns (65.057%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.629     3.090    G4/sprSel_IBUF[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     3.214 r  G4/active_i_2/O
                         net (fo=1, routed)           0.286     3.501    G4/active_i_2_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     3.625 r  G4/active_i_1/O
                         net (fo=15, routed)          1.267     4.892    G2/E[0]
    SLICE_X8Y27          FDRE                                         r  G2/hpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162     1.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.436    -2.947    G2/clk_25
    SLICE_X8Y27          FDRE                                         r  G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.419ns  (logic 1.709ns (38.680%)  route 2.710ns (61.320%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.629     3.090    G4/sprSel_IBUF[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     3.214 r  G4/active_i_2/O
                         net (fo=1, routed)           0.286     3.501    G4/active_i_2_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     3.625 r  G4/active_i_1/O
                         net (fo=15, routed)          0.794     4.419    G2/E[0]
    SLICE_X5Y24          FDRE                                         r  G2/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162     1.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.500    -2.883    G2/clk_25
    SLICE_X5Y24          FDRE                                         r  G2/active_reg/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/vpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.303ns  (logic 1.709ns (39.720%)  route 2.594ns (60.280%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.629     3.090    G4/sprSel_IBUF[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     3.214 r  G4/active_i_2/O
                         net (fo=1, routed)           0.286     3.501    G4/active_i_2_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     3.625 r  G4/active_i_1/O
                         net (fo=15, routed)          0.679     4.303    G2/E[0]
    SLICE_X6Y19          FDRE                                         r  G2/vpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162     1.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -2.877    G2/clk_25
    SLICE_X6Y19          FDRE                                         r  G2/vpos_reg[0]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/vpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.303ns  (logic 1.709ns (39.720%)  route 2.594ns (60.280%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sprSel_IBUF[1]_inst/O
                         net (fo=9, routed)           1.629     3.090    G4/sprSel_IBUF[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     3.214 r  G4/active_i_2/O
                         net (fo=1, routed)           0.286     3.501    G4/active_i_2_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.124     3.625 r  G4/active_i_1/O
                         net (fo=15, routed)          0.679     4.303    G2/E[0]
    SLICE_X6Y19          FDRE                                         r  G2/vpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          1.162     1.162    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -2.877    G2/clk_25
    SLICE_X6Y19          FDRE                                         r  G2/vpos_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G1/ram1/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G3/RGB_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.643%)  route 0.361ns (63.357%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE                         0.000     0.000 r  G1/ram1/data_reg[0]/C
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  G1/ram1/data_reg[0]/Q
                         net (fo=12, routed)          0.361     0.525    G3/Q[0]
    SLICE_X10Y24         LUT4 (Prop_lut4_I1_O)        0.045     0.570 r  G3/RGB[1]_i_1/O
                         net (fo=1, routed)           0.000     0.570    G3/RGB[1]_i_1_n_0
    SLICE_X10Y24         FDSE                                         r  G3/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.820    -1.284    G3/clk_25
    SLICE_X10Y24         FDSE                                         r  G3/RGB_reg[1]/C

Slack:                    inf
  Source:                 G1/ram1/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G3/RGB_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.558%)  route 0.523ns (71.442%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE                         0.000     0.000 r  G1/ram1/data_reg[1]/C
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  G1/ram1/data_reg[1]/Q
                         net (fo=12, routed)          0.523     0.687    G3/Q[1]
    SLICE_X6Y24          LUT4 (Prop_lut4_I2_O)        0.045     0.732 r  G3/RGB[0]_i_1/O
                         net (fo=1, routed)           0.000     0.732    G3/RGB[0]_i_1_n_0
    SLICE_X6Y24          FDSE                                         r  G3/RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.848    -1.256    G3/clk_25
    SLICE_X6Y24          FDSE                                         r  G3/RGB_reg[0]/C

Slack:                    inf
  Source:                 G1/ram1/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G3/RGB_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.209ns (28.480%)  route 0.525ns (71.520%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE                         0.000     0.000 r  G1/ram1/data_reg[1]/C
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  G1/ram1/data_reg[1]/Q
                         net (fo=12, routed)          0.525     0.689    G3/Q[1]
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.045     0.734 r  G3/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000     0.734    G3/RGB[2]_i_1_n_0
    SLICE_X6Y24          FDSE                                         r  G3/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.848    -1.256    G3/clk_25
    SLICE_X6Y24          FDSE                                         r  G3/RGB_reg[2]/C

Slack:                    inf
  Source:                 G1/ram1/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G3/RGB_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.858%)  route 0.599ns (74.142%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE                         0.000     0.000 r  G1/ram1/data_reg[0]/C
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  G1/ram1/data_reg[0]/Q
                         net (fo=12, routed)          0.599     0.763    G3/Q[0]
    SLICE_X6Y23          LUT4 (Prop_lut4_I1_O)        0.045     0.808 r  G3/RGB[8]_i_1/O
                         net (fo=1, routed)           0.000     0.808    G3/RGB[8]_i_1_n_0
    SLICE_X6Y23          FDSE                                         r  G3/RGB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.849    -1.255    G3/clk_25
    SLICE_X6Y23          FDSE                                         r  G3/RGB_reg[8]/C

Slack:                    inf
  Source:                 G1/ram1/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G3/RGB_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.795%)  route 0.601ns (74.205%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE                         0.000     0.000 r  G1/ram1/data_reg[0]/C
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  G1/ram1/data_reg[0]/Q
                         net (fo=12, routed)          0.601     0.765    G3/Q[0]
    SLICE_X6Y23          LUT4 (Prop_lut4_I1_O)        0.045     0.810 r  G3/RGB[5]_i_1/O
                         net (fo=1, routed)           0.000     0.810    G3/RGB[5]_i_1_n_0
    SLICE_X6Y23          FDSE                                         r  G3/RGB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.849    -1.255    G3/clk_25
    SLICE_X6Y23          FDSE                                         r  G3/RGB_reg[5]/C

Slack:                    inf
  Source:                 G1/ram1/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G3/RGB_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.209ns (25.586%)  route 0.608ns (74.414%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE                         0.000     0.000 r  G1/ram1/data_reg[1]/C
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  G1/ram1/data_reg[1]/Q
                         net (fo=12, routed)          0.608     0.772    G3/Q[1]
    SLICE_X6Y24          LUT6 (Prop_lut6_I4_O)        0.045     0.817 r  G3/RGB[3]_i_1/O
                         net (fo=1, routed)           0.000     0.817    G3/RGB[3]_i_1_n_0
    SLICE_X6Y24          FDSE                                         r  G3/RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.848    -1.256    G3/clk_25
    SLICE_X6Y24          FDSE                                         r  G3/RGB_reg[3]/C

Slack:                    inf
  Source:                 G1/ram1/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G3/RGB_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.209ns (25.492%)  route 0.611ns (74.508%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE                         0.000     0.000 r  G1/ram1/data_reg[1]/C
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  G1/ram1/data_reg[1]/Q
                         net (fo=12, routed)          0.611     0.775    G3/Q[1]
    SLICE_X7Y23          LUT5 (Prop_lut5_I3_O)        0.045     0.820 r  G3/RGB[9]_i_1/O
                         net (fo=1, routed)           0.000     0.820    G3/RGB[9]_i_1_n_0
    SLICE_X7Y23          FDSE                                         r  G3/RGB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.849    -1.255    G3/clk_25
    SLICE_X7Y23          FDSE                                         r  G3/RGB_reg[9]/C

Slack:                    inf
  Source:                 G1/ram1/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G3/RGB_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.209ns (25.461%)  route 0.612ns (74.539%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE                         0.000     0.000 r  G1/ram1/data_reg[1]/C
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  G1/ram1/data_reg[1]/Q
                         net (fo=12, routed)          0.612     0.776    G3/Q[1]
    SLICE_X7Y23          LUT5 (Prop_lut5_I2_O)        0.045     0.821 r  G3/RGB[7]_i_1/O
                         net (fo=1, routed)           0.000     0.821    G3/RGB[7]_i_1_n_0
    SLICE_X7Y23          FDSE                                         r  G3/RGB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.849    -1.255    G3/clk_25
    SLICE_X7Y23          FDSE                                         r  G3/RGB_reg[7]/C

Slack:                    inf
  Source:                 G1/ram1/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G3/RGB_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.209ns (23.372%)  route 0.685ns (76.628%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE                         0.000     0.000 r  G1/ram1/data_reg[0]/C
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  G1/ram1/data_reg[0]/Q
                         net (fo=12, routed)          0.685     0.849    G3/Q[0]
    SLICE_X6Y23          LUT5 (Prop_lut5_I2_O)        0.045     0.894 r  G3/RGB[6]_i_1/O
                         net (fo=1, routed)           0.000     0.894    G3/RGB[6]_i_1_n_0
    SLICE_X6Y23          FDSE                                         r  G3/RGB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.849    -1.255    G3/clk_25
    SLICE_X6Y23          FDSE                                         r  G3/RGB_reg[6]/C

Slack:                    inf
  Source:                 G1/ram1/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G3/RGB_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.209ns (23.319%)  route 0.687ns (76.681%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE                         0.000     0.000 r  G1/ram1/data_reg[0]/C
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  G1/ram1/data_reg[0]/Q
                         net (fo=12, routed)          0.687     0.851    G3/Q[0]
    SLICE_X6Y23          LUT5 (Prop_lut5_I2_O)        0.045     0.896 r  G3/RGB[4]_i_1/O
                         net (fo=1, routed)           0.000     0.896    G3/RGB[4]_i_1_n_0
    SLICE_X6Y23          FDSE                                         r  G3/RGB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk100_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  G0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.849    -1.255    G3/clk_25
    SLICE_X6Y23          FDSE                                         r  G3/RGB_reg[4]/C





