("6T_32x4_PWR:/\t6T_32x4_PWR 20nm schematic" (("open" (nil hierarchy "/{20nm 6T_32x4_PWR schematic }:a"))) (((-6.5125 1.4) (0.8375 7.0)) "a" "Schematics" 4))("Dual_Supply_Word_Test:/\tDual_Supply_Word_Test 20nm schematic" (("open" (nil hierarchy "/{20nm Dual_Supply_Word_Test schematic }:a"))) (((-10.7875 -11.6) (13.9375 5.225)) "a" "analogArtist-Schematic" 1))("6T_32x4:/\t6T_32x4 16nm schematic" (("open" (nil hierarchy "/{16nm 6T_32x4 schematic }:a"))) (((-6.8625 -2.4875) (7.7375 8.575)) "a" "Schematics" 0))("6T_32x4_PWR:/\t6T_32x4_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm 6T_32x4_PWR schematic }:a"))) (((-5.6125 -1.45625) (1.875 4.21875)) "a" "Schematics" 0))("6T_SetRead_PWR:/\t6T_SetRead_PWR 20nm schematic" (("open" (nil hierarchy "/{20nm 6T_SetRead_PWR schematic }:a"))) (((-2.15625 -1.56875) (2.01875 1.59375)) "a" "Schematics" 0))("Dual_Supply_Test:/\tDual_Supply_Test 20nm schematic" (("open" (nil hierarchy "/{20nm Dual_Supply_Test schematic }:a"))) (((-7.6375 -2.55) (2.4 5.05)) "a" "Schematics" 0))("6T_32x_CTRL_PWR:/\t6T_32x_CTRL_PWR 20nm schematic" (("open" (nil hierarchy "/{20nm 6T_32x_CTRL_PWR schematic }:a"))) (((1.43125 -3.3875) (7.65625 1.325)) "a" "Schematics" 0))("6T_32x_PWR:/\t6T_32x_PWR 20nm schematic" (("open" (nil hierarchy "/{20nm 6T_32x_PWR schematic }:a"))) (((1.35 -8.56875) (24.175 8.71875)) "a" "Schematics" 0))("6T_DS_Bit:/\t6T_DS_Bit 20nm schematic" (("open" (nil hierarchy "/{20nm 6T_DS_Bit schematic }:a"))) (((-5.15625 -3.45625) (0.91875 1.14375)) "a" "Schematics" 0))("6T_PWR:/\t6T_PWR 20nm schematic" (("open" (nil hierarchy "/{20nm 6T_PWR schematic }:a"))) (((-4.36875 -3.48125) (1.64375 1.06875)) "a" "Schematics" 0))