Info: Starting: Create simulation model
Info: qsys-generate C:\Users\sxc210186\Downloads\very_cnn\mnist-cnn-fpga\deployment\DE1-SoC_Computer_15_640_current\verilog\Computer_System.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\sxc210186\Downloads\very_cnn\mnist-cnn-fpga\deployment\DE1-SoC_Computer_15_640_current\verilog\Computer_System\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 22.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 22.1]
Progress: Parameterizing module F2H_Mem_Window_00000000
Progress: Adding HEX3_HEX0 [altera_avalon_pio 22.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding LEDs [altera_avalon_pio 22.1]
Progress: Parameterizing module LEDs
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding Pushbuttons [altera_avalon_pio 22.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.0]
Warning: SDRAM: Component type altera_avalon_new_sdram_controller is not in the library
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 22.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding clock_bridge_0 [altera_clock_bridge 22.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding fpga_ack [altera_avalon_pio 22.1]
Progress: Parameterizing module fpga_ack
Progress: Adding fpga_done [altera_avalon_pio 22.1]
Progress: Parameterizing module fpga_done
Progress: Adding fpga_output_data [altera_avalon_pio 22.1]
Progress: Parameterizing module fpga_output_data
Progress: Adding hps_fclk [altera_avalon_pio 22.1]
Progress: Parameterizing module hps_fclk
Progress: Adding hps_input_addr [altera_avalon_pio 22.1]
Progress: Parameterizing module hps_input_addr
Progress: Adding hps_input_data [altera_avalon_pio 22.1]
Progress: Parameterizing module hps_input_data
Progress: Adding hps_reset [altera_avalon_pio 22.1]
Progress: Parameterizing module hps_reset
Progress: Adding hps_valid [altera_avalon_pio 22.1]
Progress: Parameterizing module hps_valid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Error: Computer_System.SDRAM: Component altera_avalon_new_sdram_controller 15.0 not found or could not be instantiated
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.fpga_ack: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.fpga_done: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.fpga_output_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Error: Computer_System.SDRAM.s1: Data width must be of power of two and between 8 and 4096  
Info: Computer_System: Generating Computer_System "Computer_System" for SIM_VERILOG
Info: Interconnect is inserted between master ARM_A9_HPS.h2f_axi_master and slave SDRAM.s1 because the master is of type axi and the slave is of type missing.
Info: Interconnect is inserted between master ARM_A9_HPS.h2f_axi_master and slave SDRAM.s1 because they have different clock source.
Error: null
