Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto c185a625c3634801870c2e2bfbcb24f6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_behav xil_defaultlib.Sim -log elaborate.log -v 1 
Using 2 slave threads.
INFO: [XSIM 43-3427] Library Mapping: Sourcing library mapping file "C:\Xilinx\Vivado\2016.2\data/xsim/xsim.ini".
INFO: [VRFC 10-233] The vhdl library search path for library "std" is now "C:/Xilinx/Vivado/2016.2/data/xsim/vhdl/std"
INFO: [VRFC 10-232] The veri library search path for library "std" is now "C:/Xilinx/Vivado/2016.2/data/xsim/vhdl/std"
INFO: [VRFC 10-233] The vhdl library search path for library "ieee" is now "C:/Xilinx/Vivado/2016.2/data/xsim/vhdl/ieee"
INFO: [VRFC 10-232] The veri library search path for library "ieee" is now "C:/Xilinx/Vivado/2016.2/data/xsim/vhdl/ieee"
INFO: [VRFC 10-233] The vhdl library search path for library "ieee_proposed" is now "C:/Xilinx/Vivado/2016.2/data/xsim/vhdl/ieee_proposed"
INFO: [VRFC 10-232] The veri library search path for library "ieee_proposed" is now "C:/Xilinx/Vivado/2016.2/data/xsim/vhdl/ieee_proposed"
INFO: [VRFC 10-233] The vhdl library search path for library "vl" is now "C:/Xilinx/Vivado/2016.2/data/xsim/vhdl/vl"
INFO: [VRFC 10-232] The veri library search path for library "vl" is now "C:/Xilinx/Vivado/2016.2/data/xsim/vhdl/vl"
INFO: [VRFC 10-233] The vhdl library search path for library "synopsys" is now "C:/Xilinx/Vivado/2016.2/data/xsim/vhdl/synopsys"
INFO: [VRFC 10-232] The veri library search path for library "synopsys" is now "C:/Xilinx/Vivado/2016.2/data/xsim/vhdl/synopsys"
INFO: [VRFC 10-233] The vhdl library search path for library "unisim" is now "C:/Xilinx/Vivado/2016.2/data/xsim/vhdl/unisim"
INFO: [VRFC 10-232] The veri library search path for library "unisim" is now "C:/Xilinx/Vivado/2016.2/data/xsim/vhdl/unisim"
INFO: [VRFC 10-233] The vhdl library search path for library "unimacro" is now "C:/Xilinx/Vivado/2016.2/data/xsim/vhdl/unimacro"
INFO: [VRFC 10-232] The veri library search path for library "unimacro" is now "C:/Xilinx/Vivado/2016.2/data/xsim/vhdl/unimacro"
INFO: [VRFC 10-233] The vhdl library search path for library "unifast" is now "C:/Xilinx/Vivado/2016.2/data/xsim/vhdl/unifast"
INFO: [VRFC 10-232] The veri library search path for library "unifast" is now "C:/Xilinx/Vivado/2016.2/data/xsim/vhdl/unifast"
INFO: [VRFC 10-233] The vhdl library search path for library "simprims_ver" is now "C:/Xilinx/Vivado/2016.2/data/xsim/verilog/simprims_ver"
INFO: [VRFC 10-232] The veri library search path for library "simprims_ver" is now "C:/Xilinx/Vivado/2016.2/data/xsim/verilog/simprims_ver"
INFO: [VRFC 10-233] The vhdl library search path for library "unisims_ver" is now "C:/Xilinx/Vivado/2016.2/data/xsim/verilog/unisims_ver"
INFO: [VRFC 10-232] The veri library search path for library "unisims_ver" is now "C:/Xilinx/Vivado/2016.2/data/xsim/verilog/unisims_ver"
INFO: [VRFC 10-233] The vhdl library search path for library "unimacro_ver" is now "C:/Xilinx/Vivado/2016.2/data/xsim/verilog/unimacro_ver"
INFO: [VRFC 10-232] The veri library search path for library "unimacro_ver" is now "C:/Xilinx/Vivado/2016.2/data/xsim/verilog/unimacro_ver"
INFO: [VRFC 10-233] The vhdl library search path for library "unifast_ver" is now "C:/Xilinx/Vivado/2016.2/data/xsim/verilog/unifast_ver"
INFO: [VRFC 10-232] The veri library search path for library "unifast_ver" is now "C:/Xilinx/Vivado/2016.2/data/xsim/verilog/unifast_ver"
INFO: [VRFC 10-233] The vhdl library search path for library "secureip" is now "C:/Xilinx/Vivado/2016.2/data/xsim/verilog/secureip"
INFO: [VRFC 10-232] The veri library search path for library "secureip" is now "C:/Xilinx/Vivado/2016.2/data/xsim/verilog/secureip"
INFO: [XSIM 43-3427] Library Mapping: Sourcing library mapping file "xsim.ini".
INFO: [VRFC 10-233] The vhdl library search path for library "xil_defaultlib" is now "C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/xil_defaultlib"
INFO: [VRFC 10-232] The veri library search path for library "xil_defaultlib" is now "C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/xil_defaultlib"
INFO: [VRFC 10-233] The vhdl library search path for library "xil_defaultlib" is now "C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/xil_defaultlib"
INFO: [VRFC 10-232] The veri library search path for library "xil_defaultlib" is now "C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/xil_defaultlib"
INFO: [VRFC 10-233] The vhdl library search path for library "secureip" is now "C:/Xilinx/Vivado/2016.2/data/xsim/verilog/secureip"
INFO: [VRFC 10-232] The veri library search path for library "secureip" is now "C:/Xilinx/Vivado/2016.2/data/xsim/verilog/secureip"
INFO: [VRFC 10-233] The vhdl library search path for library "work" is now "C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/work"
INFO: [VRFC 10-232] The veri library search path for library "work" is now "C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.sim/sim_1/behav/xsim.dir/work"
Starting static elaboration
INFO: [VRFC 10-639] executing Sim(Behavioral) [C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sim_1/new/Sim.vhd:34]
INFO: [VRFC 10-639] executing Fourier_Func_Gen_default(Behavioral) [C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Func_Gen.vhd:34]
INFO: [VRFC 10-639] executing Clk_Divider_default(Behavioral) [C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Clock_Divider.vhd:34]
INFO: [VRFC 10-639] executing Fourier_Register_default(Behavioral) [C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Fourier_Register.vhd:34]
INFO: [VRFC 10-639] executing Disp_Output_default(Behavioral) [C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Disp_Output.vhd:34]
INFO: [VRFC 10-639] executing Sev_Seg_Driver_default(Behavioral) [C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Sev_Seg_Driver.vhd:5]
INFO: [VRFC 10-639] executing Sigma_Delta_default(Behavioral) [C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Sigma_Delta.vhd:34]
INFO: [VRFC 10-639] executing Cos_Decoder_default(Behavioral) [C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Cos_Decoder.vhd:6]
INFO: [VRFC 10-639] executing Scaler_default(Behavioral) [C:/Users/nmah/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project/Final_Project.srcs/sources_1/new/Scaler.vhd:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
SDG Object Count: 837, SDG Object Memory Usage: 106 KB.
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Clk_Divider [clk_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.Fourier_Register [fourier_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Disp_Output [disp_output_default]
Compiling architecture behavioral of entity xil_defaultlib.Sev_Seg_Driver [sev_seg_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.Sigma_Delta [sigma_delta_default]
Compiling architecture behavioral of entity xil_defaultlib.Cos_Decoder [cos_decoder_default]
