################################################################################
#                            DONOT REMOVE THIS FILE
# Unified simulation database file for selected simulation model for IP
#
# File: ssm.db (Mon Apr 29 17:53:06 2024)
#
# This file is generated by the unified simulation automation and contains the
# selected simulation model information for the IP/BD instances.
#                            DONOT REMOVE THIS FILE
################################################################################
SPI_NOT_gate_0_0,rtl
SPI_enable_counter_0_0,rtl
SPI_latch_0_0,rtl
SPI_shift_register_input_1,rtl
block_encoder_AND_gate_0_0,rtl
block_encoder_AND_gate_1_0,rtl
block_encoder_NOT_gate_0_0,rtl
block_encoder_NOT_gate_0_1,rtl
block_encoder_edge_detector_0_0,rtl
block_encoder_edge_detector_0_1,rtl
block_encoder_up_down_counter_0_0,rtl
buildup_SPI_0_2,rtl
buildup_block_encoder_0_0,rtl
buildup_block_encoder_1_0,rtl
buildup_clock_divider_0_0,rtl
buildup_counter_1_0,rtl
buildup_pwm_gen_0_1,rtl
buildup_pwm_gen_1_0,rtl
buildup_synchronizer_0_0,rtl
buildup_xlconcat_0_0,rtl
buildup_xlconstant_1_0,rtl
buildup_xlslice_0_0,rtl
buildup_xlslice_1_0,rtl
design_1_counter_0_0,rtl
design_1_pwm_gen_0_1,rtl
design_1_pwm_gen_1_0,rtl
design_1_xlslice_0_0,rtl
design_1_xlslice_0_1,rtl
encoder_bd_encoder_0_0,rtl
encoder_bd_xlslice_0_0,rtl
encoder_sample_clock_divider_0_0,rtl
encoder_sample_encoder_sampling_0_0,rtl
encoder_sample_xlslice_0_0,rtl
encoder_test_block_encoder_0_0,rtl
encoder_test_xlconstant_0_0,rtl
encoder_test_xlslice_0_0,rtl
pwm_generator_counter_0_0,rtl
pwm_generator_counter_1_0,rtl
pwm_generator_pwm_gen_0_0,rtl
pwm_generator_pwm_gen_1_0,rtl
pwm_generator_xlconstant_0_0,rtl
pwm_generator_xlconstant_1_0,rtl
pwm_generator_xlconstant_2_0,rtl
pwm_generator_xlconstant_3_0,rtl
