<profile>

<section name = "Vitis HLS Report for 'mlp_dance3_Pipeline_output'" level="0">
<item name = "Date">Tue Oct 12 03:34:57 2021
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">MLP_FINAL</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.114 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- output">4, 4, 2, 1, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 37, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 14, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 10, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_32_32_1_1_U100">mux_32_32_1_1, 0, 0, 0, 14, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln175_fu_106_p2">+, 0, 0, 9, 2, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_178">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln175_fu_100_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln177_fu_125_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="or_ln177_fu_130_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="M_AXIS_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 2, 4</column>
<column name="empty_reg_81">9, 2, 1, 2</column>
<column name="i_fu_52">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="empty_reg_81">1, 0, 1, 0</column>
<column name="i_2_reg_175">2, 0, 2, 0</column>
<column name="i_fu_52">2, 0, 2, 0</column>
<column name="icmp_ln175_reg_181">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mlp_dance3_Pipeline_output, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mlp_dance3_Pipeline_output, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mlp_dance3_Pipeline_output, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mlp_dance3_Pipeline_output, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mlp_dance3_Pipeline_output, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mlp_dance3_Pipeline_output, return value</column>
<column name="M_AXIS_V_TREADY">in, 1, axis, M_AXIS_V, pointer</column>
<column name="M_AXIS_V_TDATA">out, 64, axis, M_AXIS_V, pointer</column>
<column name="M_AXIS_V_TVALID">out, 1, axis, M_AXIS_V, pointer</column>
<column name="buffer_1_0_1_reload">in, 32, ap_none, buffer_1_0_1_reload, scalar</column>
<column name="buffer_1_1_1_reload">in, 32, ap_none, buffer_1_1_1_reload, scalar</column>
<column name="buffer_1_2_1_reload">in, 32, ap_none, buffer_1_2_1_reload, scalar</column>
</table>
</item>
</section>
</profile>
