INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_lmb_bram_0/sim/mb_block_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_xbar_0/sim/mb_block_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_xlconcat_0_1/sim/mb_block_xlconcat_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_xlconcat_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/sim/mb_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1TK4492
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_UT2LJ
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1ST4AV9
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1VI1NO
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_1SCR8U8
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_2FAMHT
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_1QRRYF7
INFO: [VRFC 10-311] analyzing module mb_block
INFO: [VRFC 10-311] analyzing module mb_block_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_G5BFEQ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_5YIJ0K
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6provided/design_source/mb_intro_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_intro_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_microblaze_0_0/sim/mb_block_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_microblaze_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_dlmb_v10_0/sim/mb_block_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_dlmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_ilmb_v10_0/sim/mb_block_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_ilmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/sim/mb_block_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_dlmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/sim/mb_block_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_ilmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/sim/mb_block_microblaze_0_axi_intc_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_microblaze_0_axi_intc_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_mdm_1_0/sim/mb_block_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_mdm_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/sim/mb_block_rst_clk_wiz_1_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_rst_clk_wiz_1_100M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_uartlite_0_0/sim/mb_block_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_uartlite_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_gpio_0_4/sim/mb_block_axi_gpio_0_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_gpio_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_gpio_0_5/sim/mb_block_axi_gpio_0_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_gpio_0_5'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_gpio_0_6/sim/mb_block_axi_gpio_0_6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_gpio_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_timer_0_0/sim/mb_block_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_timer_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/neil/385projects/Digital-Systems-Final-Project/lab6/lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/sim/mb_block_axi_quad_spi_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_quad_spi_0_0'
