v 20130925 2
C 42400 63100 1 0 0 in-1.sym
{
T 42400 63600 5 10 0 0 0 0 1
footprint=anchor
T 42400 63400 5 10 0 0 0 0 1
device=INPUT
T 42400 63200 5 10 1 1 0 7 1
refdes=A0
}
C 42400 63300 1 0 0 in-1.sym
{
T 42400 63800 5 10 0 0 0 0 1
footprint=anchor
T 42400 63600 5 10 0 0 0 0 1
device=INPUT
T 42400 63400 5 10 1 1 0 7 1
refdes=A0#
}
C 45600 62500 1 0 0 in-1.sym
{
T 45600 63000 5 10 0 0 0 0 1
footprint=anchor
T 45600 62800 5 10 0 0 0 0 1
device=INPUT
T 45400 62600 5 10 1 1 0 1 1
refdes=A1
}
C 42400 62500 1 0 0 in-1.sym
{
T 42400 63000 5 10 0 0 0 0 1
footprint=anchor
T 42400 62800 5 10 0 0 0 0 1
device=INPUT
T 42400 62600 5 10 1 1 0 7 1
refdes=A1#
}
N 43000 63200 47900 63200 4
C 42800 64900 1 0 0 in-1.sym
{
T 42800 65400 5 10 0 0 0 0 1
footprint=anchor
T 42800 65200 5 10 0 0 0 0 1
device=INPUT
T 42800 65000 5 10 1 1 0 7 1
refdes=Vdd
}
C 49300 63700 1 0 1 in-1.sym
{
T 49300 64200 5 10 0 0 0 6 1
footprint=anchor
T 49300 64000 5 10 0 0 0 6 1
device=INPUT
T 49200 63650 5 10 1 1 0 6 1
refdes=GND
}
C 43400 63800 1 0 0 not.sym
{
T 43750 64100 5 10 1 1 0 4 1
refdes=I0
}
C 43700 63500 1 0 0 gnd-1.sym
C 43000 62300 1 0 0 2n7002.sym
{
T 43225 62600 5 10 1 1 0 1 1
refdes=M4
T 43100 63100 5 10 0 1 0 0 1
value=2N7002P
T 43500 62900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 44500 62900 5 10 0 1 0 0 1
device=NMOS
}
C 46200 62300 1 0 0 2n7002.sym
{
T 46425 62600 5 10 1 1 0 1 1
refdes=M5
T 46300 63100 5 10 0 1 0 0 1
value=2N7002P
T 46700 62900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 47700 62900 5 10 0 1 0 0 1
device=NMOS
}
N 43400 62400 43400 62300 4
N 43000 62300 46600 62300 4
N 46600 62300 46600 62400 4
N 43000 63400 46200 63400 4
C 43000 63600 1 0 0 2n7002.sym
{
T 43225 63900 5 10 1 1 0 1 1
refdes=M0
T 43100 64400 5 10 0 1 0 0 1
value=2N7002P
T 43500 64200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 44500 64200 5 10 0 1 0 0 1
device=NMOS
}
C 44600 63600 1 0 0 2n7002.sym
{
T 44825 63900 5 10 1 1 0 1 1
refdes=M1
T 44700 64400 5 10 0 1 0 0 1
value=2N7002P
T 45100 64200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 46100 64200 5 10 0 1 0 0 1
device=NMOS
}
C 46200 63600 1 0 0 2n7002.sym
{
T 46425 63900 5 10 1 1 0 1 1
refdes=M2
T 46300 64400 5 10 0 1 0 0 1
value=2N7002P
T 46700 64200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 47700 64200 5 10 0 1 0 0 1
device=NMOS
}
C 47900 63600 1 0 0 2n7002.sym
{
T 48125 63900 5 10 1 1 0 1 1
refdes=M3
T 48000 64400 5 10 0 1 0 0 1
value=2N7002P
T 48400 64200 5 10 0 1 0 0 1
footprint=sot23-nmos
T 49400 64200 5 10 0 1 0 0 1
device=NMOS
}
N 43000 63400 43000 63900 4
N 43400 62800 43400 63700 4
N 44600 63200 44600 63900 4
N 47900 63200 47900 63900 4
N 46200 63400 46200 63900 4
C 45000 63800 1 0 0 not.sym
{
T 45350 64100 5 10 1 1 0 4 1
refdes=I1
}
C 45300 63500 1 0 0 gnd-1.sym
C 46600 63800 1 0 0 not.sym
{
T 46950 64100 5 10 1 1 0 4 1
refdes=I2
}
C 46900 63500 1 0 0 gnd-1.sym
C 48300 63800 1 0 0 not.sym
{
T 48650 64100 5 10 1 1 0 4 1
refdes=I3
}
C 48600 63500 1 0 0 gnd-1.sym
N 46600 62800 46600 63700 4
N 46600 62800 48300 62800 4
N 48300 62800 48300 63700 4
N 43400 62800 45000 62800 4
N 45000 62800 45000 63700 4
C 43500 64100 1 90 0 resistor-load.sym
{
T 43100 64400 5 10 0 0 90 0 1
device=RESISTOR
T 43100 64800 5 10 1 1 0 0 1
refdes=R0
T 43400 64500 5 10 0 1 90 0 1
footprint=0603-boxed
T 43400 64500 5 10 0 1 90 0 1
value=3.3k
}
C 43200 65000 1 0 0 vdd-1.sym
C 45100 64100 1 90 0 resistor-load.sym
{
T 44700 64400 5 10 0 0 90 0 1
device=RESISTOR
T 45000 64500 5 10 0 1 90 0 1
footprint=0603-boxed
T 45000 64500 5 10 0 1 90 0 1
value=3.3k
T 44700 64800 5 10 1 1 0 0 1
refdes=R1
}
C 44800 65000 1 0 0 vdd-1.sym
C 46700 64100 1 90 0 resistor-load.sym
{
T 46300 64400 5 10 0 0 90 0 1
device=RESISTOR
T 46600 64500 5 10 0 1 90 0 1
footprint=0603-boxed
T 46600 64500 5 10 0 1 90 0 1
value=3.3k
T 46300 64800 5 10 1 1 0 0 1
refdes=R2
}
C 46400 65000 1 0 0 vdd-1.sym
C 48400 64100 1 90 0 resistor-load.sym
{
T 48000 64400 5 10 0 0 90 0 1
device=RESISTOR
T 48300 64500 5 10 0 1 90 0 1
footprint=0603-boxed
T 48300 64500 5 10 0 1 90 0 1
value=3.3k
T 48000 64800 5 10 1 1 0 0 1
refdes=R3
}
C 48100 65000 1 0 0 vdd-1.sym
C 44300 64100 1 90 0 out-1.sym
{
T 43800 64100 5 10 0 0 90 0 1
footprint=anchor
T 44000 64100 5 10 0 0 90 0 1
device=OUTPUT
T 44200 64700 5 10 1 1 0 3 1
refdes=Q0
}
C 45900 64100 1 90 0 out-1.sym
{
T 45400 64100 5 10 0 0 90 0 1
footprint=anchor
T 45600 64100 5 10 0 0 90 0 1
device=OUTPUT
T 45800 64700 5 10 1 1 0 3 1
refdes=Q1
}
C 47500 64100 1 90 0 out-1.sym
{
T 47000 64100 5 10 0 0 90 0 1
footprint=anchor
T 47200 64100 5 10 0 0 90 0 1
device=OUTPUT
T 47400 64700 5 10 1 1 0 3 1
refdes=Q2
}
C 49200 64100 1 90 0 out-1.sym
{
T 48700 64100 5 10 0 0 90 0 1
footprint=anchor
T 48900 64100 5 10 0 0 90 0 1
device=OUTPUT
T 49100 64700 5 10 1 1 0 3 1
refdes=Q3
}
C 42400 62200 1 0 0 in-1.sym
{
T 42400 62700 5 10 0 0 0 0 1
footprint=anchor
T 42400 62500 5 10 0 0 0 0 1
device=INPUT
T 42400 62300 5 10 1 1 0 7 1
refdes=E#
}
N 48700 64400 48700 65300 4
N 48700 65300 43400 65300 4
N 43800 65300 43800 64400 4
N 45400 64400 45400 65300 4
N 47000 65300 47000 64400 4
C 42800 65200 1 0 0 in-1.sym
{
T 42800 65700 5 10 0 0 0 0 1
footprint=anchor
T 42800 65500 5 10 0 0 0 0 1
device=INPUT
T 42800 65300 5 10 1 1 0 7 1
refdes=Vo
}
