<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="rack_emg.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../../source/io/bram_2048.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="../../source/io/bram_2048.v" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../../source/io/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="rack_emg_xem6010.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="rack_emg_xem6010.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="rack_emg_xem6010.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rack_emg_xem6010.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="rack_emg_xem6010.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rack_emg_xem6010.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rack_emg_xem6010.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rack_emg_xem6010.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="rack_emg_xem6010.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rack_emg_xem6010.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="rack_emg_xem6010.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="rack_emg_xem6010.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="rack_emg_xem6010.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rack_emg_xem6010.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="rack_emg_xem6010.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rack_emg_xem6010.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rack_emg_xem6010.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="rack_emg_xem6010.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="rack_emg_xem6010.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="rack_emg_xem6010.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="rack_emg_xem6010.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="rack_emg_xem6010.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rack_emg_xem6010.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rack_emg_xem6010_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="rack_emg_xem6010_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rack_emg_xem6010_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rack_emg_xem6010_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rack_emg_xem6010_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="rack_emg_xem6010_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_emg_xem6010_map.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="rack_emg_xem6010_map_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_emg_xem6010_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="rack_emg_xem6010_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="rack_emg_xem6010_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_emg_xem6010_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rack_emg_xem6010_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="rack_emg_xem6010_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="rack_emg_xem6010_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rack_emg_xem6010_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1369428267" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1369428267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369428267" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6475692557893343486" xil_pn:start_ts="1369428267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1400201453" xil_pn:in_ck="8477674163792799039" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1128807957844679481" xil_pn:start_ts="1400201453">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../source/io/bram_16s.ngc"/>
      <outfile xil_pn:name="../../source/io/bram_16s.v"/>
=======
    <transform xil_pn:end_ts="1375311606" xil_pn:in_ck="9065617072266927087" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1128807957844679481" xil_pn:start_ts="1375311606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
>>>>>>> development
      <outfile xil_pn:name="../../source/io/bram_2048.ngc"/>
      <outfile xil_pn:name="../../source/io/bram_2048.v"/>
      <outfile xil_pn:name="../../source/io/neuron_ram.ngc"/>
      <outfile xil_pn:name="../../source/io/neuron_ram.v"/>
    </transform>
    <transform xil_pn:end_ts="1369427454" xil_pn:in_ck="1402939086501607071" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1369427454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369428267" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5441963046643916032" xil_pn:start_ts="1369428267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369428267" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2098939838453108159" xil_pn:start_ts="1369428267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369428267" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7189380355314171005" xil_pn:start_ts="1369428267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
<<<<<<< HEAD
<<<<<<< HEAD
    <transform xil_pn:end_ts="1429175754" xil_pn:in_ck="-2058608247590437630" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-250485099339234008" xil_pn:start_ts="1429175533">
=======
    <transform xil_pn:end_ts="1376529968" xil_pn:in_ck="7420693052821000550" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-250485099339234008" xil_pn:start_ts="1376529542">
>>>>>>> development
=======
    <transform xil_pn:end_ts="1414449793" xil_pn:in_ck="-2058608247590437630" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-250485099339234008" xil_pn:start_ts="1414449378">
>>>>>>> parent of 4fa6e18... snapshot before NCM
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="rack_emg_xem6010.lso"/>
      <outfile xil_pn:name="rack_emg_xem6010.ngc"/>
      <outfile xil_pn:name="rack_emg_xem6010.ngr"/>
      <outfile xil_pn:name="rack_emg_xem6010.prj"/>
      <outfile xil_pn:name="rack_emg_xem6010.stx"/>
      <outfile xil_pn:name="rack_emg_xem6010.syr"/>
      <outfile xil_pn:name="rack_emg_xem6010.xst"/>
      <outfile xil_pn:name="rack_emg_xem6010_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1369428272" xil_pn:in_ck="-8182988016590543115" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7644634198981787051" xil_pn:start_ts="1369428272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
<<<<<<< HEAD
<<<<<<< HEAD
    <transform xil_pn:end_ts="1429175771" xil_pn:in_ck="1280467268075578256" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2263042145537328806" xil_pn:start_ts="1429175754">
=======
    <transform xil_pn:end_ts="1376529994" xil_pn:in_ck="4743560313982403666" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2263042145537328806" xil_pn:start_ts="1376529968">
>>>>>>> development
=======
    <transform xil_pn:end_ts="1414449815" xil_pn:in_ck="1280467268075578256" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2263042145537328806" xil_pn:start_ts="1414449793">
>>>>>>> parent of 4fa6e18... snapshot before NCM
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="rack_emg_xem6010.bld"/>
      <outfile xil_pn:name="rack_emg_xem6010.ngd"/>
      <outfile xil_pn:name="rack_emg_xem6010_ngdbuild.xrpt"/>
    </transform>
<<<<<<< HEAD
<<<<<<< HEAD
    <transform xil_pn:end_ts="1429234659" xil_pn:in_ck="-9213047842918504283" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-5657126474599326901" xil_pn:start_ts="1429234381">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
=======
    <transform xil_pn:end_ts="1376530498" xil_pn:in_ck="-9213047842918504283" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-5657126474599326901" xil_pn:start_ts="1376529994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
>>>>>>> development
=======
    <transform xil_pn:end_ts="1414450093" xil_pn:in_ck="-9213047842918504283" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-5657126474599326901" xil_pn:start_ts="1414449815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
>>>>>>> parent of 4fa6e18... snapshot before NCM
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="rack_emg_xem6010.pcf"/>
      <outfile xil_pn:name="rack_emg_xem6010_map.map"/>
      <outfile xil_pn:name="rack_emg_xem6010_map.mrp"/>
      <outfile xil_pn:name="rack_emg_xem6010_map.ncd"/>
      <outfile xil_pn:name="rack_emg_xem6010_map.ngm"/>
      <outfile xil_pn:name="rack_emg_xem6010_map.xrpt"/>
      <outfile xil_pn:name="rack_emg_xem6010_summary.xml"/>
      <outfile xil_pn:name="rack_emg_xem6010_usage.xml"/>
    </transform>
<<<<<<< HEAD
<<<<<<< HEAD
    <transform xil_pn:end_ts="1429234906" xil_pn:in_ck="1812296613568890558" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-2362651792651823936" xil_pn:start_ts="1429234659">
=======
    <transform xil_pn:end_ts="1376531193" xil_pn:in_ck="1812296613568890558" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-2362651792651823936" xil_pn:start_ts="1376530498">
>>>>>>> development
=======
    <transform xil_pn:end_ts="1414450445" xil_pn:in_ck="1812296613568890558" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-2362651792651823936" xil_pn:start_ts="1414450093">
>>>>>>> parent of 4fa6e18... snapshot before NCM
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="rack_emg_xem6010.ncd"/>
      <outfile xil_pn:name="rack_emg_xem6010.pad"/>
      <outfile xil_pn:name="rack_emg_xem6010.par"/>
      <outfile xil_pn:name="rack_emg_xem6010.ptwx"/>
      <outfile xil_pn:name="rack_emg_xem6010.unroutes"/>
      <outfile xil_pn:name="rack_emg_xem6010.xpi"/>
      <outfile xil_pn:name="rack_emg_xem6010_pad.csv"/>
      <outfile xil_pn:name="rack_emg_xem6010_pad.txt"/>
      <outfile xil_pn:name="rack_emg_xem6010_par.xrpt"/>
    </transform>
<<<<<<< HEAD
<<<<<<< HEAD
    <transform xil_pn:end_ts="1429234998" xil_pn:in_ck="-8182988016590550740" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="8144905581504103502" xil_pn:start_ts="1429234906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputRemoved"/>
=======
    <transform xil_pn:end_ts="1376531327" xil_pn:in_ck="-8182988016590550740" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="8144905581504103502" xil_pn:start_ts="1376531193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
>>>>>>> development
=======
    <transform xil_pn:end_ts="1414450536" xil_pn:in_ck="-8182988016590550740" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="8144905581504103502" xil_pn:start_ts="1414450445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
>>>>>>> parent of 4fa6e18... snapshot before NCM
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="rack_emg_xem6010.bgn"/>
      <outfile xil_pn:name="rack_emg_xem6010.bit"/>
      <outfile xil_pn:name="rack_emg_xem6010.drc"/>
      <outfile xil_pn:name="rack_emg_xem6010.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1375311744" xil_pn:in_ck="-8182988016590563594" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1375311742">
<<<<<<< HEAD
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
<<<<<<< HEAD
    <transform xil_pn:end_ts="1429234906" xil_pn:in_ck="48000635793620513" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1429234864">
=======
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1376531193" xil_pn:in_ck="48000635793620513" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1376531152">
>>>>>>> development
=======
    <transform xil_pn:end_ts="1414450445" xil_pn:in_ck="48000635793620513" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1414450402">
>>>>>>> parent of 4fa6e18... snapshot before NCM
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="rack_emg_xem6010.twr"/>
      <outfile xil_pn:name="rack_emg_xem6010.twx"/>
    </transform>
    <transform xil_pn:end_ts="1375311632" xil_pn:in_ck="-9213047842918504283" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1375311631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
<<<<<<< HEAD
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
=======
      <status xil_pn:value="InputChanged"/>
>>>>>>> development
    </transform>
  </transforms>

</generated_project>
