{"Source Block": ["oh/elink/hdl/erx_clocks.v@85:99@HdlStmProcess", "\treset_counter[RCW-1:0] <= reset_counter[RCW-1:0]+1'b1;\n\theartbeat              <= ~(|reset_counter[RCW-1:0]);\n     end\n   \n   //two clock synchronizer\n   always @ (posedge sys_clk)\n     begin\n        pll_locked_reg    <= pll_locked;\t\n        pll_locked_sync   <= pll_locked_reg;\t\n     end\n\n   \n`define RX_RESET_ALL        3'b000\n`define RX_START_PLL        3'b001\n`define RX_ACTIVE           3'b010\n"], "Clone Blocks": [["oh/elink/hdl/etx_clocks.v@91:105", "\treset_counter[RCW-1:0] <= reset_counter[RCW-1:0]+1'b1;\n\theartbeat              <= ~(|reset_counter[RCW-1:0]);\n     end\n   \n   //two clock synchronizer\n   always @ (posedge sys_clk)\n     begin\n\tmmcm_locked_reg   <= mmcm_locked;\n\tmmcm_locked_sync  <= mmcm_locked_reg;\t\n     end\n     \n`define TX_RESET_ALL        3'b000\n`define TX_START_CCLK       3'b001\n`define TX_STOP_CCLK        3'b010\n`define TX_DEASSERT_RESET   3'b011\n"]], "Diff Content": {"Delete": [[90, "   always @ (posedge sys_clk)\n"], [91, "     begin\n"], [92, "        pll_locked_reg    <= pll_locked;\t\n"], [93, "        pll_locked_sync   <= pll_locked_reg;\t\n"], [94, "     end\n"]], "Add": []}}