Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 714D2964B2A
	for <lists+qemu-devel@lfdr.de>; Thu, 29 Aug 2024 18:13:23 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1sjhl1-0006q1-1X; Thu, 29 Aug 2024 12:12:23 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <tommy.wu@sifive.com>)
 id 1sjhky-0006nh-6B
 for qemu-devel@nongnu.org; Thu, 29 Aug 2024 12:12:20 -0400
Received: from mail-wm1-x329.google.com ([2a00:1450:4864:20::329])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <tommy.wu@sifive.com>)
 id 1sjhku-0004pW-Dg
 for qemu-devel@nongnu.org; Thu, 29 Aug 2024 12:12:19 -0400
Received: by mail-wm1-x329.google.com with SMTP id
 5b1f17b1804b1-42808071810so7969865e9.1
 for <qemu-devel@nongnu.org>; Thu, 29 Aug 2024 09:12:15 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=sifive.com; s=google; t=1724947935; x=1725552735; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=pfXFxM9/FCV5ji+Dcoa53V2AtlmPpvmLnqgZZPaBF5Y=;
 b=BcNSIqO/+7E2JoKrqJIm5yLVvx8I1hOoLDFe8hngrEr+RTGN89NoQ+O/L8CksgLudh
 WC/ZmABB67UhLrRbJelCwv2iLZeliyxU55Ir3z+9n4aoi/UlCd9EpOwSFD+zGb92H4Cl
 gTu0++2KjgG5TLgY0ZLvOvZ/3qc6rdcNVcy2q0zhJF0Bx/nCZqjFlPO7gE0ymuZVCioJ
 8XbN9X6sGTk6Pl4LIF4djZcbKGToHMpGtGQaZVM9Ke6QXnz0PCcF4JaFRlPWTNsaTi1q
 pvGvLWSsMJeLEF65WnQ8SgmpdBjlOWNfgS1Em35J9BF7gYkSnVymWB+sIAHLz7So68te
 jcew==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1724947935; x=1725552735;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=pfXFxM9/FCV5ji+Dcoa53V2AtlmPpvmLnqgZZPaBF5Y=;
 b=QrhuEWheBT8MqgaqHjLVZNmeeyLSC84t2fmOg+Hc4iVOHzXlE5jcuRpwZlhxecwgho
 XxBe1enoI/tGWpV8bFd1VjsOyFLNDAutqTjoYAeRUBiyC6WwIbAF1iLtg/+nfPDONOet
 NEkdaaV4kmTn6eICPxTUzbmoQg+4sF1Q37g4v6pkL1+c4pJFJ32/ha740ptHRv/Ucc1E
 KSYhZwyg2uYvaYtHfEFw96jVL+UKaxpA7MPJbv0/dFb5C0RuWhcUaArayjrER7kUSLyd
 BwXvlMi1m13qHrijpsQqDp0kfc5FTqY//SpC3c027fMo6bzX9X+jECvru595mxrZYuBc
 xw+Q==
X-Gm-Message-State: AOJu0YwfMzsTnx+ZD0vZubRXSmw8zV3h8cG9b25rlu6uP8yNouZCwLHP
 IIrfNjzqbGnJB/EOeJVchy+acJ3KaBV5TBktKK5CcEVleG5JA8VR5L6yiIqx0pyjKDMqHPTXSzy
 MFai0VNy9ifpkqt4o81u6EywWBmVLhna2aAqNDA==
X-Google-Smtp-Source: AGHT+IFQDqNHcQ3LoBD2l0Gg3U6KT5p+ZgBNg4HN/NXEHvi04SBSbDfirBF1Nffit94o+kWmRM29wAhkbPzJbn5Pe9k=
X-Received: by 2002:a5d:6606:0:b0:368:334e:2d2a with SMTP id
 ffacd0b85a97d-3749b549595mr2574756f8f.18.1724947934607; Thu, 29 Aug 2024
 09:12:14 -0700 (PDT)
MIME-Version: 1.0
References: <20240809081227.1588508-1-tommy.wu@sifive.com>
 <20240809081227.1588508-5-tommy.wu@sifive.com>
 <CAKmqyKPfn8P4Ky977N=DNSDuf2BK5Cv9bX8B=XwSYvptNYMoEw@mail.gmail.com>
In-Reply-To: <CAKmqyKPfn8P4Ky977N=DNSDuf2BK5Cv9bX8B=XwSYvptNYMoEw@mail.gmail.com>
From: Tommy Wu <tommy.wu@sifive.com>
Date: Fri, 30 Aug 2024 00:12:03 +0800
Message-ID: <CANj3q_kUhx=aPvf2P+nvuUp-rKK+FvyF+UErbPcbYRO7JFQqWw@mail.gmail.com>
Subject: Re: [PATCH v5 4/5] target/riscv: Add Smrnmi mnret instruction.
To: Alistair Francis <alistair23@gmail.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org, frank.chang@sifive.com, 
 palmer@dabbelt.com, alistair.francis@wdc.com, bin.meng@windriver.com, 
 liweiwei@iscas.ac.cn, dbarboza@ventanamicro.com
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::329;
 envelope-from=tommy.wu@sifive.com; helo=mail-wm1-x329.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 T_SCC_BODY_TEXT_LINE=-0.01 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Mon, Aug 19, 2024 at 11:49=E2=80=AFAM Alistair Francis <alistair23@gmail=
.com> wrote:
>
> On Fri, Aug 9, 2024 at 6:12=E2=80=AFPM Tommy Wu <tommy.wu@sifive.com> wro=
te:
> >
> > This patch adds a new instruction `mnret`. `mnret` is an M-mode-only
> > instruction that uses the values in `mnepc` and `mnstatus` to return to=
 the
> > program counter, privilege mode, and virtualization mode of the
> > interrupted context.
> >
> > Signed-off-by: Frank Chang <frank.chang@sifive.com>
> > Signed-off-by: Tommy Wu <tommy.wu@sifive.com>
> > ---
> >  target/riscv/helper.h                         |  1 +
> >  target/riscv/insn32.decode                    |  3 ++
> >  .../riscv/insn_trans/trans_privileged.c.inc   | 12 +++++
> >  target/riscv/op_helper.c                      | 46 +++++++++++++++++++
> >  4 files changed, 62 insertions(+)
> >
> > diff --git a/target/riscv/helper.h b/target/riscv/helper.h
> > index 451261ce5a..16ea240d26 100644
> > --- a/target/riscv/helper.h
> > +++ b/target/riscv/helper.h
> > @@ -131,6 +131,7 @@ DEF_HELPER_6(csrrw_i128, tl, env, int, tl, tl, tl, =
tl)
> >  #ifndef CONFIG_USER_ONLY
> >  DEF_HELPER_1(sret, tl, env)
> >  DEF_HELPER_1(mret, tl, env)
> > +DEF_HELPER_1(mnret, tl, env)
> >  DEF_HELPER_1(wfi, void, env)
> >  DEF_HELPER_1(wrs_nto, void, env)
> >  DEF_HELPER_1(tlb_flush, void, env)
> > diff --git a/target/riscv/insn32.decode b/target/riscv/insn32.decode
> > index c45b8fa1d8..d320631e8c 100644
> > --- a/target/riscv/insn32.decode
> > +++ b/target/riscv/insn32.decode
> > @@ -121,6 +121,9 @@ wfi         0001000    00101 00000 000 00000 111001=
1
> >  sfence_vma  0001001    ..... ..... 000 00000 1110011 @sfence_vma
> >  sfence_vm   0001000    00100 ..... 000 00000 1110011 @sfence_vm
> >
> > +# *** NMI ***
> > +mnret       0111000    00010 00000 000 00000 1110011
> > +
> >  # *** RV32I Base Instruction Set ***
> >  lui      ....................       ..... 0110111 @u
> >  auipc    ....................       ..... 0010111 @u
> > diff --git a/target/riscv/insn_trans/trans_privileged.c.inc b/target/ri=
scv/insn_trans/trans_privileged.c.inc
> > index bc5263a4e0..06bc20dda4 100644
> > --- a/target/riscv/insn_trans/trans_privileged.c.inc
> > +++ b/target/riscv/insn_trans/trans_privileged.c.inc
> > @@ -106,6 +106,18 @@ static bool trans_mret(DisasContext *ctx, arg_mret=
 *a)
> >  #endif
> >  }
> >
> > +static bool trans_mnret(DisasContext *ctx, arg_mnret *a)
> > +{
> > +#ifndef CONFIG_USER_ONLY
> > +    gen_helper_mnret(cpu_pc, tcg_env);
> > +    tcg_gen_exit_tb(NULL, 0); /* no chaining */
> > +    ctx->base.is_jmp =3D DISAS_NORETURN;
> > +    return true;
> > +#else
> > +    return false;
> > +#endif
> > +}
> > +
> >  static bool trans_wfi(DisasContext *ctx, arg_wfi *a)
> >  {
> >  #ifndef CONFIG_USER_ONLY
> > diff --git a/target/riscv/op_helper.c b/target/riscv/op_helper.c
> > index 25a5263573..3e26392e65 100644
> > --- a/target/riscv/op_helper.c
> > +++ b/target/riscv/op_helper.c
> > @@ -353,6 +353,52 @@ target_ulong helper_mret(CPURISCVState *env)
> >      return retpc;
> >  }
> >
> > +target_ulong helper_mnret(CPURISCVState *env)
> > +{
> > +    if (!riscv_cpu_cfg(env)->ext_smrnmi) {
> > +        /* RNMI feature is not presented. */
> > +        riscv_raise_exception(env, RISCV_EXCP_ILLEGAL_INST, GETPC());
> > +    }
> > +
> > +    if (!(env->priv >=3D PRV_M)) {
>
> This should just be (env->priv !=3D PRV_M)
>

Thanks for the suggestion. You=E2=80=99re right.
The reason that we write the code is that we want to do the same
checks that `helper_mret` does.[1]

Maybe we can send another patchset to fix both `helper_mret` and `helper_mn=
ret`.

[1]  https://github.com/qemu/qemu/commit/0c3e702aca76ca6ebf2aac4451870efc9d=
52a7a3

> > +        riscv_raise_exception(env, RISCV_EXCP_ILLEGAL_INST, GETPC());
> > +    }
> > +
> > +    /* Get return PC from mnepc CSR. */
> > +    target_ulong retpc =3D env->mnepc;
> > +    if (!riscv_has_ext(env, RVC) && (retpc & 0x3)) {
>
> What is the purpose of this check? The low bits should be zero,
> unrelated to the compressed instructions
>

This is also the same check that `helper_mret` does.[1]
Maybe we can send another patchset to fix both `helper_mret` and `helper_mn=
ret`.

[1]  https://github.com/qemu/qemu/commit/0c3e702aca76ca6ebf2aac4451870efc9d=
52a7a3

> > +        riscv_raise_exception(env, RISCV_EXCP_INST_ADDR_MIS, GETPC());
> > +    }
> > +
> > +    /* Get previous privilege level from mnstatus CSR. */
> > +    target_ulong prev_priv =3D get_field(env->mnstatus, MNSTATUS_MNPP)=
;
> > +
> > +    if (riscv_cpu_cfg(env)->pmp &&
> > +        !pmp_get_num_rules(env) && (prev_priv !=3D PRV_M)) {
>
> I don't see this mentioned in:
>
> https://github.com/riscv/riscv-isa-manual/blob/a4382e9c8e285360a88d8056c1=
253e1525552393/src/rnmi.adoc
>
> Alistair
>

This is also the same check that `helper_mret` does.[2]
It seems that this part is mentioned in the `riscv-privileged`
specification, `Priority and Matching Logic` section.

[2] https://github.com/qemu/qemu/commit/0fbb5d2d3c9ded9fbd3f6f993974cc5e88e=
28912

Thanks for all the suggestions and code review.

Best Regards,
Tommy Wu.

> > +        riscv_raise_exception(env, RISCV_EXCP_ILLEGAL_INST, GETPC());
> > +    }
> > +
> > +    target_ulong prev_virt =3D get_field(env->mnstatus, MNSTATUS_MNPV)=
 &&
> > +                             (prev_priv !=3D PRV_M);
> > +    env->mnstatus =3D set_field(env->mnstatus, MNSTATUS_NMIE, true);
> > +
> > +    /*
> > +     * If MNRET changes the privilege mode to a mode
> > +     * less privileged than M, it also sets mstatus.MPRV to 0.
> > +     */
> > +    if (prev_priv < PRV_M) {
> > +        env->mstatus =3D set_field(env->mstatus, MSTATUS_MPRV, false);
> > +    }
> > +
> > +    if (riscv_has_ext(env, RVH) && prev_virt) {
> > +        riscv_cpu_swap_hypervisor_regs(env);
> > +    }
> > +
> > +    riscv_cpu_set_mode(env, prev_priv, prev_virt);
> > +
> > +    return retpc;
> > +}
> > +
> >  void helper_wfi(CPURISCVState *env)
> >  {
> >      CPUState *cs =3D env_cpu(env);
> > --
> > 2.39.3
> >

