
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/bzip2_183B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 3166428 heartbeat IPC: 3.15813 cumulative IPC: 3.15813 (Simulation time: 0 hr 0 min 47 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3166430 (Simulation time: 0 hr 0 min 47 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 10333095 heartbeat IPC: 1.39535 cumulative IPC: 1.39535 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 17903119 heartbeat IPC: 1.321 cumulative IPC: 1.35716 (Simulation time: 0 hr 2 min 9 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 25371091 heartbeat IPC: 1.33905 cumulative IPC: 1.35107 (Simulation time: 0 hr 2 min 50 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 33293173 heartbeat IPC: 1.26229 cumulative IPC: 1.32772 (Simulation time: 0 hr 3 min 30 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 40996864 heartbeat IPC: 1.29808 cumulative IPC: 1.32169 (Simulation time: 0 hr 4 min 9 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 49805271 heartbeat IPC: 1.13528 cumulative IPC: 1.28648 (Simulation time: 0 hr 4 min 48 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 57842362 heartbeat IPC: 1.24423 cumulative IPC: 1.28027 (Simulation time: 0 hr 5 min 25 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 66358248 heartbeat IPC: 1.17428 cumulative IPC: 1.26599 (Simulation time: 0 hr 6 min 6 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 75658286 heartbeat IPC: 1.07526 cumulative IPC: 1.24152 (Simulation time: 0 hr 6 min 45 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 84914508 heartbeat IPC: 1.08035 cumulative IPC: 1.22327 (Simulation time: 0 hr 7 min 24 sec) 
Finished CPU 0 instructions: 100000003 cycles: 81748079 cumulative IPC: 1.22327 (Simulation time: 0 hr 7 min 24 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.22327 instructions: 100000003 cycles: 81748079
cpu0_DTLB TOTAL     ACCESS:   21901364  HIT:   21445156  MISS:     456208
cpu0_DTLB LOAD      ACCESS:   17508745  HIT:   17193818  MISS:     314927
cpu0_DTLB RFO       ACCESS:    4392619  HIT:    4251338  MISS:     141281
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.24689 cycles
cpu0_ITLB TOTAL     ACCESS:   10065523  HIT:   10065523  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10065523  HIT:   10065523  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      41501  HIT:      41500  MISS:          1
cpu0_L1I LOAD      ACCESS:      41501  HIT:      41500  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 195 cycles
cpu0_STLB TOTAL     ACCESS:     456208  HIT:     455815  MISS:        393
cpu0_STLB LOAD      ACCESS:     314927  HIT:     314786  MISS:        141
cpu0_STLB RFO       ACCESS:     141281  HIT:     141029  MISS:        252
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 202.585 cycles
cpu0_L1D TOTAL     ACCESS:   20752465  HIT:   19342054  MISS:    1410411
cpu0_L1D LOAD      ACCESS:   14094948  HIT:   13039598  MISS:    1055350
cpu0_L1D RFO       ACCESS:    6657145  HIT:    6302279  MISS:     354866
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        372  HIT:        177  MISS:        195
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 87.4722 cycles
cpu0_L2C TOTAL     ACCESS:    1812582  HIT:    1199326  MISS:     613256
cpu0_L2C LOAD      ACCESS:    1055333  HIT:     692828  MISS:     362505
cpu0_L2C RFO       ACCESS:     354826  HIT:     104178  MISS:     250648
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     402228  HIT:     402156  MISS:         72
cpu0_L2C TRANSLATION ACCESS:        195  HIT:        164  MISS:         31
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 175.739 cycles
LLC TOTAL     ACCESS:     901970  HIT:     753247  MISS:     148723
LLC LOAD      ACCESS:     362502  HIT:     293993  MISS:      68509
LLC RFO       ACCESS:     250622  HIT:     178012  MISS:      72610
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     288815  HIT:     281211  MISS:       7604
LLC TRANSLATION ACCESS:         31  HIT:         31  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 638.057 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       9562  ROW_BUFFER_MISS:     130897
 DBUS AVG_CONGESTED_CYCLE:    3.97542
 WQ ROW_BUFFER_HIT:       6949  ROW_BUFFER_MISS:      88491  FULL:          0


CPU 0 Branch Prediction Accuracy: 89.4501% MPKI: 18.6246 Average ROB Occupancy at Mispredict: 32.6264
Branch type MPKI
BRANCH_DIRECT_JUMP: 3e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.6246
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

