{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1415149987410 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MasterVerilog EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"MasterVerilog\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1415149987456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415149987488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415149987488 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1415149987581 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1415149987597 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415149988143 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415149988143 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1415149988143 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 4742 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415149988158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 4743 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415149988158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 4744 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415149988158 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1415149988158 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1415149988158 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1415149988658 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MasterVerilog.sdc " "Synopsys Design Constraints File file not found: 'MasterVerilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1415149988658 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1415149988673 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr5~0  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415149988689 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1415149988689 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1415149988704 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clk_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_27 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_27" } } } } { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415149988876 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PushButton_Debouncer:debounceit0\|PB_state  " "Automatically promoted node PushButton_Debouncer:debounceit0\|PB_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[1\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[1\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[2\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[2\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[3\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[3\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[4\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[4\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[5\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[5\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[6\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[6\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[7\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[7\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[8\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[8\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[9\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[9\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:IR\|Q\[10\] " "Destination node Processor:aProcessor\|reg_32b:IR\|Q\[10\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:IR|Q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1415149988876 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415149988876 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/PushButton_Debouncer.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/PushButton_Debouncer.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PushButton_Debouncer:debounceit0|PB_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415149988876 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]~5  " "Automatically promoted node Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|B_Select " "Destination node Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|B_Select" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals|B_Select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[1\] " "Destination node Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[1\]" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 500 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals|ALU_Op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[2\] " "Destination node Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[2\]" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 500 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals|ALU_Op[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[3\] " "Destination node Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[3\]" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 500 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals|ALU_Op[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415149988876 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 500 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals|ALU_Op[0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 2261 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415149988876 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Processor:aProcessor\|ControlSignalGenerator:CSG\|DecodeInstruction:DecodeInst\|Equal0~1  " "Automatically promoted node Processor:aProcessor\|ControlSignalGenerator:CSG\|DecodeInstruction:DecodeInst\|Equal0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:CCR\|Q\[0\] " "Destination node Processor:aProcessor\|reg_32b:CCR\|Q\[0\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:CCR|Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:CCR\|Q\[1\] " "Destination node Processor:aProcessor\|reg_32b:CCR\|Q\[1\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:CCR|Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 572 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:CCR\|Q\[2\] " "Destination node Processor:aProcessor\|reg_32b:CCR\|Q\[2\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:CCR|Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 573 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:CCR\|Q\[3\] " "Destination node Processor:aProcessor\|reg_32b:CCR\|Q\[3\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:CCR|Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 574 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|reg_32b:CCR\|Q\[5\] " "Destination node Processor:aProcessor\|reg_32b:CCR\|Q\[5\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|reg_32b:CCR|Q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 575 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|ControlSignalGenerator:CSG\|StageTracker:EnableSignals\|RZ_Enable~0 " "Destination node Processor:aProcessor\|ControlSignalGenerator:CSG\|StageTracker:EnableSignals\|RZ_Enable~0" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals|RZ_Enable~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 1994 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|ControlSignalGenerator:CSG\|StageTracker:EnableSignals\|RY_Enable~0 " "Destination node Processor:aProcessor\|ControlSignalGenerator:CSG\|StageTracker:EnableSignals\|RY_Enable~0" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 34 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals|RY_Enable~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 2185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|ControlSignalGenerator:CSG\|StageTracker:EnableSignals\|RZ_Enable~1 " "Destination node Processor:aProcessor\|ControlSignalGenerator:CSG\|StageTracker:EnableSignals\|RZ_Enable~1" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals|RZ_Enable~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 2186 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|ControlSignalGenerator:CSG\|StageTracker:EnableSignals\|RA_Enable~0 " "Destination node Processor:aProcessor\|ControlSignalGenerator:CSG\|StageTracker:EnableSignals\|RA_Enable~0" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals|RA_Enable~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 2208 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]~5 " "Destination node Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]~5" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 500 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals|ALU_Op[0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 2261 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415149988876 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1415149988876 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415149988876 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" "" { Text "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Processor:aProcessor|ControlSignalGenerator:CSG|DecodeInstruction:DecodeInst|Equal0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 0 { 0 ""} 0 1993 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415149988876 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1415149989219 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415149989235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415149989235 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415149989235 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415149989235 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1415149989235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1415149989235 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1415149989250 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1415149989422 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1415149989438 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1415149989438 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415149989531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1415149991278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415149992745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1415149992760 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1415150001871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415150001871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1415150002339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1415150007331 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1415150007331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415150014740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1415150014756 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1415150014756 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.60 " "Total time spent on timing analysis during the Fitter is 4.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1415150014850 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415150014850 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "83 " "Found 83 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[0\] 0 " "Pin \"green\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[1\] 0 " "Pin \"green\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[2\] 0 " "Pin \"green\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[3\] 0 " "Pin \"green\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[4\] 0 " "Pin \"green\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[5\] 0 " "Pin \"green\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[6\] 0 " "Pin \"green\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[7\] 0 " "Pin \"green\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "green\[8\] 0 " "Pin \"green\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[0\] 0 " "Pin \"red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[1\] 0 " "Pin \"red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[2\] 0 " "Pin \"red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[3\] 0 " "Pin \"red\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[4\] 0 " "Pin \"red\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[5\] 0 " "Pin \"red\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[6\] 0 " "Pin \"red\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[7\] 0 " "Pin \"red\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[8\] 0 " "Pin \"red\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[9\] 0 " "Pin \"red\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[10\] 0 " "Pin \"red\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[11\] 0 " "Pin \"red\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[12\] 0 " "Pin \"red\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[13\] 0 " "Pin \"red\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[14\] 0 " "Pin \"red\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[15\] 0 " "Pin \"red\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[16\] 0 " "Pin \"red\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "red\[17\] 0 " "Pin \"red\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[0\] 0 " "Pin \"Hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[1\] 0 " "Pin \"Hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[2\] 0 " "Pin \"Hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[3\] 0 " "Pin \"Hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[4\] 0 " "Pin \"Hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[5\] 0 " "Pin \"Hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[6\] 0 " "Pin \"Hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[0\] 0 " "Pin \"Hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[1\] 0 " "Pin \"Hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[2\] 0 " "Pin \"Hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[3\] 0 " "Pin \"Hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[4\] 0 " "Pin \"Hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[5\] 0 " "Pin \"Hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[6\] 0 " "Pin \"Hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[0\] 0 " "Pin \"Hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[1\] 0 " "Pin \"Hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[2\] 0 " "Pin \"Hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[3\] 0 " "Pin \"Hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[4\] 0 " "Pin \"Hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[5\] 0 " "Pin \"Hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[6\] 0 " "Pin \"Hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[0\] 0 " "Pin \"Hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[1\] 0 " "Pin \"Hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[2\] 0 " "Pin \"Hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[3\] 0 " "Pin \"Hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[4\] 0 " "Pin \"Hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[5\] 0 " "Pin \"Hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[6\] 0 " "Pin \"Hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[0\] 0 " "Pin \"Hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[1\] 0 " "Pin \"Hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[2\] 0 " "Pin \"Hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[3\] 0 " "Pin \"Hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[4\] 0 " "Pin \"Hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[5\] 0 " "Pin \"Hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex4\[6\] 0 " "Pin \"Hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[0\] 0 " "Pin \"Hex5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[1\] 0 " "Pin \"Hex5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[2\] 0 " "Pin \"Hex5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[3\] 0 " "Pin \"Hex5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[4\] 0 " "Pin \"Hex5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[5\] 0 " "Pin \"Hex5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex5\[6\] 0 " "Pin \"Hex5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[0\] 0 " "Pin \"Hex6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[1\] 0 " "Pin \"Hex6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[2\] 0 " "Pin \"Hex6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[3\] 0 " "Pin \"Hex6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[4\] 0 " "Pin \"Hex6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[5\] 0 " "Pin \"Hex6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex6\[6\] 0 " "Pin \"Hex6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[0\] 0 " "Pin \"Hex7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[1\] 0 " "Pin \"Hex7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[2\] 0 " "Pin \"Hex7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[3\] 0 " "Pin \"Hex7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[4\] 0 " "Pin \"Hex7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[5\] 0 " "Pin \"Hex7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex7\[6\] 0 " "Pin \"Hex7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415150014928 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1415150014928 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415150015817 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415150016004 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415150017002 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415150017439 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1415150017486 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1415150017658 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.fit.smsg " "Generated suppressed messages file C:/Users/DIGITLAB5/Desktop/CSC317-Project-1(11032014)c/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1415150017969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "693 " "Peak virtual memory: 693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415150018718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 04 19:13:38 2014 " "Processing ended: Tue Nov 04 19:13:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415150018718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415150018718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415150018718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1415150018718 ""}
