
LIC_TS.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001210  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          000001ac  00800060  00800060  00001284  2**0
                  ALLOC
  2 .comment      00000030  00000000  00000000  00001284  2**0
                  CONTENTS, READONLY
  3 .debug_aranges 000001f8  00000000  00000000  000012b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   00001c2e  00000000  00000000  000014ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 00000888  00000000  00000000  000030da  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000c8c  00000000  00000000  00003962  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  0000047c  00000000  00000000  000045f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    000007cf  00000000  00000000  00004a6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000104c  00000000  00000000  0000523b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000198  00000000  00000000  00006287  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__ctors_end>
       4:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
       8:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
       c:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
      10:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
      14:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
      18:	0c 94 f0 00 	jmp	0x1e0	; 0x1e0 <__vector_6>
      1c:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
      20:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
      24:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
      28:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
      2c:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
      30:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
      34:	0c 94 34 07 	jmp	0xe68	; 0xe68 <__vector_13>
      38:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
      3c:	0c 94 62 07 	jmp	0xec4	; 0xec4 <__vector_15>
      40:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
      44:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
      48:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
      4c:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
      50:	0c 94 e9 00 	jmp	0x1d2	; 0x1d2 <__bad_interrupt>
      54:	99 02       	muls	r25, r25
      56:	a3 02       	muls	r26, r19
      58:	a3 02       	muls	r26, r19
      5a:	a3 02       	muls	r26, r19
      5c:	a3 02       	muls	r26, r19
      5e:	a3 02       	muls	r26, r19
      60:	a3 02       	muls	r26, r19
      62:	a3 02       	muls	r26, r19
      64:	44 02       	muls	r20, r20
      66:	a3 02       	muls	r26, r19
      68:	a3 02       	muls	r26, r19
      6a:	a3 02       	muls	r26, r19
      6c:	a3 02       	muls	r26, r19
      6e:	a3 02       	muls	r26, r19
      70:	a3 02       	muls	r26, r19
      72:	a3 02       	muls	r26, r19
      74:	44 02       	muls	r20, r20
      76:	a3 02       	muls	r26, r19
      78:	a3 02       	muls	r26, r19
      7a:	a3 02       	muls	r26, r19
      7c:	a3 02       	muls	r26, r19
      7e:	a3 02       	muls	r26, r19
      80:	a3 02       	muls	r26, r19
      82:	a3 02       	muls	r26, r19
      84:	a3 02       	muls	r26, r19
      86:	a3 02       	muls	r26, r19
      88:	a3 02       	muls	r26, r19
      8a:	a3 02       	muls	r26, r19
      8c:	a3 02       	muls	r26, r19
      8e:	a3 02       	muls	r26, r19
      90:	a3 02       	muls	r26, r19
      92:	a3 02       	muls	r26, r19
      94:	a3 02       	muls	r26, r19
      96:	a3 02       	muls	r26, r19
      98:	a3 02       	muls	r26, r19
      9a:	a3 02       	muls	r26, r19
      9c:	a3 02       	muls	r26, r19
      9e:	a3 02       	muls	r26, r19
      a0:	a3 02       	muls	r26, r19
      a2:	a3 02       	muls	r26, r19
      a4:	52 02       	muls	r21, r18
      a6:	a3 02       	muls	r26, r19
      a8:	a3 02       	muls	r26, r19
      aa:	a3 02       	muls	r26, r19
      ac:	a3 02       	muls	r26, r19
      ae:	a3 02       	muls	r26, r19
      b0:	a3 02       	muls	r26, r19
      b2:	a3 02       	muls	r26, r19
      b4:	a3 02       	muls	r26, r19
      b6:	a3 02       	muls	r26, r19
      b8:	a3 02       	muls	r26, r19
      ba:	a3 02       	muls	r26, r19
      bc:	a3 02       	muls	r26, r19
      be:	a3 02       	muls	r26, r19
      c0:	a3 02       	muls	r26, r19
      c2:	a3 02       	muls	r26, r19
      c4:	59 02       	muls	r21, r25
      c6:	a3 02       	muls	r26, r19
      c8:	a3 02       	muls	r26, r19
      ca:	a3 02       	muls	r26, r19
      cc:	a3 02       	muls	r26, r19
      ce:	a3 02       	muls	r26, r19
      d0:	a3 02       	muls	r26, r19
      d2:	a3 02       	muls	r26, r19
      d4:	60 02       	muls	r22, r16
      d6:	a3 02       	muls	r26, r19
      d8:	a3 02       	muls	r26, r19
      da:	a3 02       	muls	r26, r19
      dc:	a3 02       	muls	r26, r19
      de:	a3 02       	muls	r26, r19
      e0:	a3 02       	muls	r26, r19
      e2:	a3 02       	muls	r26, r19
      e4:	6d 02       	muls	r22, r29
      e6:	a3 02       	muls	r26, r19
      e8:	a3 02       	muls	r26, r19
      ea:	a3 02       	muls	r26, r19
      ec:	a3 02       	muls	r26, r19
      ee:	a3 02       	muls	r26, r19
      f0:	a3 02       	muls	r26, r19
      f2:	a3 02       	muls	r26, r19
      f4:	74 02       	muls	r23, r20
      f6:	a3 02       	muls	r26, r19
      f8:	a3 02       	muls	r26, r19
      fa:	a3 02       	muls	r26, r19
      fc:	a3 02       	muls	r26, r19
      fe:	a3 02       	muls	r26, r19
     100:	a3 02       	muls	r26, r19
     102:	a3 02       	muls	r26, r19
     104:	92 02       	muls	r25, r18
     106:	10 03       	mulsu	r17, r16
     108:	1a 03       	fmul	r17, r18
     10a:	1a 03       	fmul	r17, r18
     10c:	1a 03       	fmul	r17, r18
     10e:	1a 03       	fmul	r17, r18
     110:	1a 03       	fmul	r17, r18
     112:	1a 03       	fmul	r17, r18
     114:	1a 03       	fmul	r17, r18
     116:	c1 02       	muls	r28, r17
     118:	1a 03       	fmul	r17, r18
     11a:	1a 03       	fmul	r17, r18
     11c:	1a 03       	fmul	r17, r18
     11e:	1a 03       	fmul	r17, r18
     120:	1a 03       	fmul	r17, r18
     122:	1a 03       	fmul	r17, r18
     124:	1a 03       	fmul	r17, r18
     126:	c1 02       	muls	r28, r17
     128:	1a 03       	fmul	r17, r18
     12a:	1a 03       	fmul	r17, r18
     12c:	1a 03       	fmul	r17, r18
     12e:	1a 03       	fmul	r17, r18
     130:	1a 03       	fmul	r17, r18
     132:	1a 03       	fmul	r17, r18
     134:	1a 03       	fmul	r17, r18
     136:	ce 02       	muls	r28, r30
     138:	1a 03       	fmul	r17, r18
     13a:	1a 03       	fmul	r17, r18
     13c:	1a 03       	fmul	r17, r18
     13e:	1a 03       	fmul	r17, r18
     140:	1a 03       	fmul	r17, r18
     142:	1a 03       	fmul	r17, r18
     144:	1a 03       	fmul	r17, r18
     146:	de 02       	muls	r29, r30
     148:	1a 03       	fmul	r17, r18
     14a:	1a 03       	fmul	r17, r18
     14c:	1a 03       	fmul	r17, r18
     14e:	1a 03       	fmul	r17, r18
     150:	1a 03       	fmul	r17, r18
     152:	1a 03       	fmul	r17, r18
     154:	1a 03       	fmul	r17, r18
     156:	e5 02       	muls	r30, r21
     158:	1a 03       	fmul	r17, r18
     15a:	1a 03       	fmul	r17, r18
     15c:	1a 03       	fmul	r17, r18
     15e:	1a 03       	fmul	r17, r18
     160:	1a 03       	fmul	r17, r18
     162:	1a 03       	fmul	r17, r18
     164:	1a 03       	fmul	r17, r18
     166:	02 03       	mulsu	r16, r18
     168:	1a 03       	fmul	r17, r18
     16a:	1a 03       	fmul	r17, r18
     16c:	1a 03       	fmul	r17, r18
     16e:	1a 03       	fmul	r17, r18
     170:	1a 03       	fmul	r17, r18
     172:	1a 03       	fmul	r17, r18
     174:	1a 03       	fmul	r17, r18
     176:	02 03       	mulsu	r16, r18
     178:	1a 03       	fmul	r17, r18
     17a:	1a 03       	fmul	r17, r18
     17c:	1a 03       	fmul	r17, r18
     17e:	1a 03       	fmul	r17, r18
     180:	1a 03       	fmul	r17, r18
     182:	1a 03       	fmul	r17, r18
     184:	1a 03       	fmul	r17, r18
     186:	1a 03       	fmul	r17, r18
     188:	1a 03       	fmul	r17, r18
     18a:	1a 03       	fmul	r17, r18
     18c:	1a 03       	fmul	r17, r18
     18e:	1a 03       	fmul	r17, r18
     190:	1a 03       	fmul	r17, r18
     192:	1a 03       	fmul	r17, r18
     194:	1a 03       	fmul	r17, r18
     196:	09 03       	fmul	r16, r17
     198:	a5 08       	sbc	r10, r5
     19a:	a8 08       	sbc	r10, r8
     19c:	ab 08       	sbc	r10, r11
     19e:	ae 08       	sbc	r10, r14
     1a0:	b1 08       	sbc	r11, r1
     1a2:	b4 08       	sbc	r11, r4
     1a4:	b7 08       	sbc	r11, r7
     1a6:	ba 08       	sbc	r11, r10
     1a8:	bd 08       	sbc	r11, r13
     1aa:	c0 08       	sbc	r12, r0
     1ac:	c3 08       	sbc	r12, r3

000001ae <__ctors_end>:
     1ae:	11 24       	eor	r1, r1
     1b0:	1f be       	out	0x3f, r1	; 63
     1b2:	cf e5       	ldi	r28, 0x5F	; 95
     1b4:	d8 e0       	ldi	r29, 0x08	; 8
     1b6:	de bf       	out	0x3e, r29	; 62
     1b8:	cd bf       	out	0x3d, r28	; 61

000001ba <__do_clear_bss>:
     1ba:	22 e0       	ldi	r18, 0x02	; 2
     1bc:	a0 e6       	ldi	r26, 0x60	; 96
     1be:	b0 e0       	ldi	r27, 0x00	; 0
     1c0:	01 c0       	rjmp	.+2      	; 0x1c4 <.do_clear_bss_start>

000001c2 <.do_clear_bss_loop>:
     1c2:	1d 92       	st	X+, r1

000001c4 <.do_clear_bss_start>:
     1c4:	ac 30       	cpi	r26, 0x0C	; 12
     1c6:	b2 07       	cpc	r27, r18
     1c8:	e1 f7       	brne	.-8      	; 0x1c2 <.do_clear_bss_loop>
     1ca:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <main>
     1ce:	0c 94 06 09 	jmp	0x120c	; 0x120c <_exit>

000001d2 <__bad_interrupt>:
     1d2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001d6 <send_data>:
extern uint8_t recv[16]; //buffer to store received bytes


void send_data(void)
{
	uart0_put_data((byte *) &TB_bufOut);
     1d6:	87 eb       	ldi	r24, 0xB7	; 183
     1d8:	90 e0       	ldi	r25, 0x00	; 0
     1da:	0e 94 71 08 	call	0x10e2	; 0x10e2 <uart0_put_data>
     1de:	08 95       	ret

000001e0 <__vector_6>:
}

//----------------------------------------------------------
ISR(TIMER1_CAPT_vect) {
     1e0:	1f 92       	push	r1
     1e2:	0f 92       	push	r0
     1e4:	0f b6       	in	r0, 0x3f	; 63
     1e6:	0f 92       	push	r0
     1e8:	11 24       	eor	r1, r1
     1ea:	8f 93       	push	r24
	// T = 10ms
	timer0_flag = true;
     1ec:	81 e0       	ldi	r24, 0x01	; 1
     1ee:	80 93 73 00 	sts	0x0073, r24
}
     1f2:	8f 91       	pop	r24
     1f4:	0f 90       	pop	r0
     1f6:	0f be       	out	0x3f, r0	; 63
     1f8:	0f 90       	pop	r0
     1fa:	1f 90       	pop	r1
     1fc:	18 95       	reti

000001fe <process_timer_100Hz>:

//----------------------------------------------------------
void process_timer_100Hz(void)
{
	if (timer0_flag) { // T = 10ms
     1fe:	80 91 73 00 	lds	r24, 0x0073
     202:	88 23       	and	r24, r24
     204:	89 f0       	breq	.+34     	; 0x228 <process_timer_100Hz+0x2a>
		timer0_flag = false;
     206:	10 92 73 00 	sts	0x0073, r1
		uart0_ISR_timer();
     20a:	0e 94 35 08 	call	0x106a	; 0x106a <uart0_ISR_timer>
		if (led_timer > 0) {
     20e:	80 91 72 00 	lds	r24, 0x0072
     212:	88 23       	and	r24, r24
     214:	49 f0       	breq	.+18     	; 0x228 <process_timer_100Hz+0x2a>
			led_timer--;
     216:	81 50       	subi	r24, 0x01	; 1
     218:	80 93 72 00 	sts	0x0072, r24
			if (led_timer == 0) {
     21c:	81 11       	cpse	r24, r1
     21e:	04 c0       	rjmp	.+8      	; 0x228 <process_timer_100Hz+0x2a>
				PORTB ^= (1 << PB4);
     220:	98 b3       	in	r25, 0x18	; 24
     222:	80 e1       	ldi	r24, 0x10	; 16
     224:	89 27       	eor	r24, r25
     226:	88 bb       	out	0x18, r24	; 24
     228:	08 95       	ret

0000022a <try_receive_data>:
		}
	}
}

void try_receive_data(void)
{
     22a:	cf 93       	push	r28
     22c:	df 93       	push	r29
	byte i;
	byte *ptr;
	
	if (uart0_flags.data_received) {
     22e:	80 91 7b 00 	lds	r24, 0x007B
     232:	83 ff       	sbrs	r24, 3
     234:	b3 c0       	rjmp	.+358    	; 0x39c <try_receive_data+0x172>
		ptr = uart0_get_data_begin();
     236:	0e 94 4d 08 	call	0x109a	; 0x109a <uart0_get_data_begin>
     23a:	dc 01       	movw	r26, r24
     23c:	e7 ec       	ldi	r30, 0xC7	; 199
     23e:	f0 e0       	ldi	r31, 0x00	; 0
     240:	80 ed       	ldi	r24, 0xD0	; 208
     242:	90 e0       	ldi	r25, 0x00	; 0
		for (i=0; i<9; i++) {
			TB_bufIn[i] = *ptr;
     244:	2d 91       	ld	r18, X+
     246:	21 93       	st	Z+, r18
	byte i;
	byte *ptr;
	
	if (uart0_flags.data_received) {
		ptr = uart0_get_data_begin();
		for (i=0; i<9; i++) {
     248:	e8 17       	cp	r30, r24
     24a:	f9 07       	cpc	r31, r25
     24c:	d9 f7       	brne	.-10     	; 0x244 <try_receive_data+0x1a>
			TB_bufIn[i] = *ptr;
			ptr++;
		}
		uart0_get_data_end();
     24e:	0e 94 5e 08 	call	0x10bc	; 0x10bc <uart0_get_data_end>
		uart0_flags.data_received = FALSE;
     252:	80 91 7b 00 	lds	r24, 0x007B
     256:	87 7f       	andi	r24, 0xF7	; 247
     258:	80 93 7b 00 	sts	0x007B, r24
		if (TB_Read() == 0) {
     25c:	0e 94 9e 03 	call	0x73c	; 0x73c <TB_Read>
     260:	81 11       	cpse	r24, r1
     262:	9c c0       	rjmp	.+312    	; 0x39c <try_receive_data+0x172>
			switch (TB_Decode())
     264:	0e 94 be 03 	call	0x77c	; 0x77c <TB_Decode>
     268:	8e 30       	cpi	r24, 0x0E	; 14
     26a:	19 f0       	breq	.+6      	; 0x272 <try_receive_data+0x48>
     26c:	80 31       	cpi	r24, 0x10	; 16
     26e:	61 f1       	breq	.+88     	; 0x2c8 <try_receive_data+0x9e>
     270:	95 c0       	rjmp	.+298    	; 0x39c <try_receive_data+0x172>
			{
				case TB_CMD_SIO:
					if(TB_bufIn[TB_BUF_MOTOR] == 2) // Elektromagnetický ventil è.1
     272:	80 91 ca 00 	lds	r24, 0x00CA
     276:	82 30       	cpi	r24, 0x02	; 2
     278:	09 f0       	breq	.+2      	; 0x27c <try_receive_data+0x52>
     27a:	90 c0       	rjmp	.+288    	; 0x39c <try_receive_data+0x172>
					{
						switch (TB_bufIn[TB_BUF_TYPE])
     27c:	80 91 c9 00 	lds	r24, 0x00C9
     280:	81 30       	cpi	r24, 0x01	; 1
     282:	71 f0       	breq	.+28     	; 0x2a0 <try_receive_data+0x76>
     284:	18 f0       	brcs	.+6      	; 0x28c <try_receive_data+0x62>
     286:	82 30       	cpi	r24, 0x02	; 2
     288:	a9 f0       	breq	.+42     	; 0x2b4 <try_receive_data+0x8a>
     28a:	88 c0       	rjmp	.+272    	; 0x39c <try_receive_data+0x172>
						{
						case 0:
							//Nastaveni Elektromagnetického ventilu è.1
							if (TB_out.b0 != 0)
     28c:	80 91 95 00 	lds	r24, 0x0095
     290:	80 ff       	sbrs	r24, 0
     292:	03 c0       	rjmp	.+6      	; 0x29a <try_receive_data+0x70>
							{
								EM_MAG1_ON();
     294:	0e 94 fd 01 	call	0x3fa	; 0x3fa <EM_MAG1_ON>
     298:	81 c0       	rjmp	.+258    	; 0x39c <try_receive_data+0x172>
							} 
							else
							{
								EM_MAG1_OFF();
     29a:	0e 94 01 02 	call	0x402	; 0x402 <EM_MAG1_OFF>
     29e:	7e c0       	rjmp	.+252    	; 0x39c <try_receive_data+0x172>
							}
							break;
						case 1:	
							//Nastaveni Elektromagnetického ventilu è.2
							if (TB_out.b1 != 0)
     2a0:	80 91 95 00 	lds	r24, 0x0095
     2a4:	81 ff       	sbrs	r24, 1
     2a6:	03 c0       	rjmp	.+6      	; 0x2ae <try_receive_data+0x84>
							{
								EM_MAG2_ON();
     2a8:	0e 94 05 02 	call	0x40a	; 0x40a <EM_MAG2_ON>
     2ac:	77 c0       	rjmp	.+238    	; 0x39c <try_receive_data+0x172>
							}
							else
							{
								EM_MAG2_OFF();
     2ae:	0e 94 09 02 	call	0x412	; 0x412 <EM_MAG2_OFF>
     2b2:	74 c0       	rjmp	.+232    	; 0x39c <try_receive_data+0x172>
							}
							break;
						case 2:
							//Nastaveni Rotaèní vyveva
							if (TB_out.b2 != 0)
     2b4:	80 91 95 00 	lds	r24, 0x0095
     2b8:	82 ff       	sbrs	r24, 2
     2ba:	03 c0       	rjmp	.+6      	; 0x2c2 <try_receive_data+0x98>
							{
								RV_ON();
     2bc:	0e 94 0d 02 	call	0x41a	; 0x41a <RV_ON>
     2c0:	6d c0       	rjmp	.+218    	; 0x39c <try_receive_data+0x172>
							}
							else
							{
								RV_OFF();
     2c2:	0e 94 11 02 	call	0x422	; 0x422 <RV_OFF>
     2c6:	6a c0       	rjmp	.+212    	; 0x39c <try_receive_data+0x172>
					}
					return;
				
				case TB_CMD_VENTIL:
					//Set point
						Tx_Pole[0] = TB_bufIn[TB_BUF_TYPE]; // MSB // Poslaní pøíkazu pro SET POINT/Measurament/FullClose/FullOpen
     2c8:	80 91 c9 00 	lds	r24, 0x00C9
     2cc:	80 93 62 00 	sts	0x0062, r24
						Tx_Pole[1] = (uint8_t) TB_bufIn[6];
     2d0:	80 91 cd 00 	lds	r24, 0x00CD
     2d4:	80 93 63 00 	sts	0x0063, r24
						Tx_Pole[2] = (uint8_t) TB_bufIn[7]; // LSB
     2d8:	80 91 ce 00 	lds	r24, 0x00CE
     2dc:	80 93 64 00 	sts	0x0064, r24
						Tx_Pole[15] = 0xFF;
     2e0:	8f ef       	ldi	r24, 0xFF	; 255
     2e2:	80 93 71 00 	sts	0x0071, r24
						
						//Komunikace po sériové lince Transmiter
						I2C_Start();
     2e6:	0e 94 26 02 	call	0x44c	; 0x44c <I2C_Start>
						//Odeslání dat po I2C do slave podle bufferu kterému chcee co poslat.
						while(((Vraceno = handleI2C_Transmit(Tx_Pole, TB_bufIn[TB_BUF_MOTOR])) == 0))
     2ea:	ca ec       	ldi	r28, 0xCA	; 202
     2ec:	d0 e0       	ldi	r29, 0x00	; 0
     2ee:	68 81       	ld	r22, Y
     2f0:	82 e6       	ldi	r24, 0x62	; 98
     2f2:	90 e0       	ldi	r25, 0x00	; 0
     2f4:	0e 94 ab 02 	call	0x556	; 0x556 <handleI2C_Transmit>
     2f8:	90 93 61 00 	sts	0x0061, r25
     2fc:	80 93 60 00 	sts	0x0060, r24
     300:	89 2b       	or	r24, r25
     302:	a9 f3       	breq	.-22     	; 0x2ee <try_receive_data+0xc4>
							default:
								TB_SendAck(TB_NOT_KNOW, 0);
							break;
						}
						*/
						I2C_Stop();
     304:	0e 94 2b 02 	call	0x456	; 0x456 <I2C_Stop>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     308:	2f ef       	ldi	r18, 0xFF	; 255
     30a:	8f e3       	ldi	r24, 0x3F	; 63
     30c:	92 e0       	ldi	r25, 0x02	; 2
     30e:	21 50       	subi	r18, 0x01	; 1
     310:	80 40       	sbci	r24, 0x00	; 0
     312:	90 40       	sbci	r25, 0x00	; 0
     314:	e1 f7       	brne	.-8      	; 0x30e <try_receive_data+0xe4>
     316:	00 c0       	rjmp	.+0      	; 0x318 <try_receive_data+0xee>
     318:	00 00       	nop
						
						_delay_ms(50);
						//Komunikace po sériové lince Transmiter
						
						I2C_Start();
     31a:	0e 94 26 02 	call	0x44c	; 0x44c <I2C_Start>
						//Odeslání dat po I2C do slave podle bufferu kterému chcee co poslat.
						while(((Vraceno = handleI2C_Receive(TB_bufIn[TB_BUF_MOTOR])) == 0))
     31e:	ca ec       	ldi	r28, 0xCA	; 202
     320:	d0 e0       	ldi	r29, 0x00	; 0
     322:	88 81       	ld	r24, Y
     324:	0e 94 30 02 	call	0x460	; 0x460 <handleI2C_Receive>
     328:	90 93 61 00 	sts	0x0061, r25
     32c:	80 93 60 00 	sts	0x0060, r24
     330:	00 97       	sbiw	r24, 0x00	; 0
     332:	b9 f3       	breq	.-18     	; 0x322 <try_receive_data+0xf8>
						{
						}
						long int Hodnota=0;
						Hodnota = recv[0];
     334:	e0 91 85 00 	lds	r30, 0x0085
						Hodnota <<= 8;
						Hodnota = Hodnota | recv[1];
     338:	40 91 86 00 	lds	r20, 0x0086
						Hodnota <<= 8;
						Hodnota = Hodnota | recv[2];
     33c:	30 91 87 00 	lds	r19, 0x0087
						Hodnota <<= 8;
						Hodnota +=  recv[3];
     340:	20 91 88 00 	lds	r18, 0x0088
						switch(Vraceno)
     344:	81 30       	cpi	r24, 0x01	; 1
     346:	91 05       	cpc	r25, r1
     348:	19 f0       	breq	.+6      	; 0x350 <try_receive_data+0x126>
     34a:	02 97       	sbiw	r24, 0x02	; 2
     34c:	b1 f0       	breq	.+44     	; 0x37a <try_receive_data+0x150>
     34e:	1e c0       	rjmp	.+60     	; 0x38c <try_receive_data+0x162>
						while(((Vraceno = handleI2C_Receive(TB_bufIn[TB_BUF_MOTOR])) == 0))
						{
						}
						long int Hodnota=0;
						Hodnota = recv[0];
						Hodnota <<= 8;
     350:	50 e0       	ldi	r21, 0x00	; 0
     352:	60 e0       	ldi	r22, 0x00	; 0
     354:	70 e0       	ldi	r23, 0x00	; 0
						Hodnota = Hodnota | recv[1];
     356:	5e 2b       	or	r21, r30
						Hodnota <<= 8;
     358:	76 2f       	mov	r23, r22
     35a:	65 2f       	mov	r22, r21
     35c:	54 2f       	mov	r21, r20
     35e:	44 27       	eor	r20, r20
						Hodnota = Hodnota | recv[2];
     360:	43 2b       	or	r20, r19
						Hodnota <<= 8;
     362:	76 2f       	mov	r23, r22
     364:	65 2f       	mov	r22, r21
     366:	54 2f       	mov	r21, r20
     368:	44 27       	eor	r20, r20
						Hodnota +=  recv[3];
     36a:	42 0f       	add	r20, r18
     36c:	51 1d       	adc	r21, r1
     36e:	61 1d       	adc	r22, r1
     370:	71 1d       	adc	r23, r1
						switch(Vraceno)
						{
							case 1:
								TB_SendAck(TB_I2C_REC_OK, Hodnota);
     372:	8a e0       	ldi	r24, 0x0A	; 10
     374:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
								break;
     378:	0f c0       	rjmp	.+30     	; 0x398 <try_receive_data+0x16e>
							case 2:
								TB_SendAck(TB_I2C_SLAVE_NOT_RESPOND, TB_bufIn[TB_BUF_MOTOR]);
     37a:	40 91 ca 00 	lds	r20, 0x00CA
     37e:	50 e0       	ldi	r21, 0x00	; 0
     380:	60 e0       	ldi	r22, 0x00	; 0
     382:	70 e0       	ldi	r23, 0x00	; 0
     384:	88 e0       	ldi	r24, 0x08	; 8
     386:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
							break;
     38a:	06 c0       	rjmp	.+12     	; 0x398 <try_receive_data+0x16e>
								default:
								TB_SendAck(TB_NOT_KNOW, 0);
     38c:	40 e0       	ldi	r20, 0x00	; 0
     38e:	50 e0       	ldi	r21, 0x00	; 0
     390:	ba 01       	movw	r22, r20
     392:	89 e0       	ldi	r24, 0x09	; 9
     394:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
							break;
						}
						I2C_Stop();
     398:	0e 94 2b 02 	call	0x456	; 0x456 <I2C_Stop>
					}
					return;
				
			}
		}
}
     39c:	df 91       	pop	r29
     39e:	cf 91       	pop	r28
     3a0:	08 95       	ret

000003a2 <main>:

int main(void)
{
	DDRA |= (1 << DDA7) | (1 << DDA6) | (1 << DDA5) | (1 << DDA4) | (1 << DDA3) | (1 << DDA2) | (1 << DDA1);
     3a2:	8a b3       	in	r24, 0x1a	; 26
     3a4:	8e 6f       	ori	r24, 0xFE	; 254
     3a6:	8a bb       	out	0x1a, r24	; 26
	DDRB |= (1 << DDB4) | (1 << DDB3);
     3a8:	87 b3       	in	r24, 0x17	; 23
     3aa:	88 61       	ori	r24, 0x18	; 24
     3ac:	87 bb       	out	0x17, r24	; 23
	DDRC |= (1 << DDC7) | (1 << DDC6) | (1 << DDC5) | (1 << DDC4);
     3ae:	84 b3       	in	r24, 0x14	; 20
     3b0:	80 6f       	ori	r24, 0xF0	; 240
     3b2:	84 bb       	out	0x14, r24	; 20
	DDRD |= (1 << DDD4) | (1 << DDD3) | (1 << DDD2);
     3b4:	81 b3       	in	r24, 0x11	; 17
     3b6:	8c 61       	ori	r24, 0x1C	; 28
     3b8:	81 bb       	out	0x11, r24	; 17
	//DDRD = 0b00011110;
	
	
	//RS232_Init(RS232_9600);
	
	I2C_Init();
     3ba:	0e 94 21 02 	call	0x442	; 0x442 <I2C_Init>
	
	timer_init();
     3be:	0e 94 23 03 	call	0x646	; 0x646 <timer_init>
	uart0_init();
     3c2:	0e 94 96 07 	call	0xf2c	; 0xf2c <uart0_init>
	TB_Callback_setBaud = &uart0_set_baud;
     3c6:	8c e9       	ldi	r24, 0x9C	; 156
     3c8:	98 e0       	ldi	r25, 0x08	; 8
     3ca:	90 93 77 00 	sts	0x0077, r25
     3ce:	80 93 76 00 	sts	0x0076, r24
	TB_Callback_TX = &send_data;
     3d2:	8b ee       	ldi	r24, 0xEB	; 235
     3d4:	90 e0       	ldi	r25, 0x00	; 0
     3d6:	90 93 79 00 	sts	0x0079, r25
     3da:	80 93 78 00 	sts	0x0078, r24
	TB_Init((void*) 0x10); // addr in eeprom with settings
     3de:	80 e1       	ldi	r24, 0x10	; 16
     3e0:	90 e0       	ldi	r25, 0x00	; 0
     3e2:	0e 94 48 03 	call	0x690	; 0x690 <TB_Init>
	
	//Zapnutí led diody pro indikaci zapnutí desky
	LED_Supply();
     3e6:	0e 94 15 02 	call	0x42a	; 0x42a <LED_Supply>
	
	sei();
     3ea:	78 94       	sei
    while(1)
    {
		//RS232_Transmit_Char(0x01);
		//handleI2C_master();
		
		process_timer_100Hz();
     3ec:	0e 94 ff 00 	call	0x1fe	; 0x1fe <process_timer_100Hz>
		uart0_process();
     3f0:	0e 94 a4 07 	call	0xf48	; 0xf48 <uart0_process>
		try_receive_data();
     3f4:	0e 94 15 01 	call	0x22a	; 0x22a <try_receive_data>
     3f8:	f9 cf       	rjmp	.-14     	; 0x3ec <main+0x4a>

000003fa <EM_MAG1_ON>:
#include "EL_MAG.h"


void EM_MAG1_ON(void)
{
	PORTA |= (1 << EM_MAG1_OVL);
     3fa:	df 9a       	sbi	0x1b, 7	; 27
	PORTA &= ~(1 << EM_MAG1_RED);
     3fc:	db 98       	cbi	0x1b, 3	; 27
	PORTA |= (1 << EM_MAG1_GREEN);
     3fe:	da 9a       	sbi	0x1b, 2	; 27
     400:	08 95       	ret

00000402 <EM_MAG1_OFF>:
}

void EM_MAG1_OFF(void)
{
	PORTA &= ~(1 << EM_MAG1_OVL);
     402:	df 98       	cbi	0x1b, 7	; 27
	PORTA |= (1 << EM_MAG1_RED);
     404:	db 9a       	sbi	0x1b, 3	; 27
	PORTA &= ~(1 << EM_MAG1_GREEN);
     406:	da 98       	cbi	0x1b, 2	; 27
     408:	08 95       	ret

0000040a <EM_MAG2_ON>:
}

void EM_MAG2_ON(void)
{
	PORTA |= (1 << EM_MAG2_OVL);
     40a:	de 9a       	sbi	0x1b, 6	; 27
	PORTA &= ~(1 << EM_MAG2_RED);
     40c:	dd 98       	cbi	0x1b, 5	; 27
	PORTA |= (1 << EM_MAG2_GREEN);
     40e:	dc 9a       	sbi	0x1b, 4	; 27
     410:	08 95       	ret

00000412 <EM_MAG2_OFF>:
}

void EM_MAG2_OFF(void)
{
	PORTA &= ~(1 << EM_MAG2_OVL);
     412:	de 98       	cbi	0x1b, 6	; 27
	PORTA |= (1 << EM_MAG2_RED);
     414:	dd 9a       	sbi	0x1b, 5	; 27
	PORTA &= ~(1 << EM_MAG2_GREEN);
     416:	dc 98       	cbi	0x1b, 4	; 27
     418:	08 95       	ret

0000041a <RV_ON>:
}

void RV_ON(void)
{
	PORTA |= (1 << ROT_VYVEV_OVL);
     41a:	d9 9a       	sbi	0x1b, 1	; 27
	PORTD |= (1 << ROT_VYVEV_GREEN);
     41c:	94 9a       	sbi	0x12, 4	; 18
	PORTD &= ~(1 << ROT_VYVEV_RED);
     41e:	93 98       	cbi	0x12, 3	; 18
     420:	08 95       	ret

00000422 <RV_OFF>:
}

void RV_OFF(void)
{
	PORTA &= ~(1 << ROT_VYVEV_OVL);
     422:	d9 98       	cbi	0x1b, 1	; 27
	PORTD |= (1 << ROT_VYVEV_RED);
     424:	93 9a       	sbi	0x12, 3	; 18
	PORTD &= ~(1 << ROT_VYVEV_GREEN);
     426:	94 98       	cbi	0x12, 4	; 18
     428:	08 95       	ret

0000042a <LED_Supply>:
}
*/

void LED_Supply(void)
{
	PORTB |= (1 << LED_SUPPLY_ON);
     42a:	c3 9a       	sbi	0x18, 3	; 24
	EM_MAG1_OFF();
     42c:	0e 94 01 02 	call	0x402	; 0x402 <EM_MAG1_OFF>
	EM_MAG2_OFF();
     430:	0e 94 09 02 	call	0x412	; 0x412 <EM_MAG2_OFF>
	RV_OFF();
     434:	0e 94 11 02 	call	0x422	; 0x422 <RV_OFF>
     438:	08 95       	ret

0000043a <LED_RT_On>:
	//PORTD |= (1 << ROT_VYVEV_RED);
}

void LED_RT_On(void)
{
	PORTB |= (1 << PB4);
     43a:	c4 9a       	sbi	0x18, 4	; 24
     43c:	08 95       	ret

0000043e <LED_RT_Off>:
}

void LED_RT_Off(void)
{
	PORTB &= ~(1 << PB4);
     43e:	c4 98       	cbi	0x18, 4	; 24
     440:	08 95       	ret

00000442 <I2C_Init>:
uint8_t reset=0;


void I2C_Init()
{
	TWBR = 0x0A;
     442:	8a e0       	ldi	r24, 0x0A	; 10
     444:	80 b9       	out	0x00, r24	; 0
	TWCR = (1 << TWEN) | (1 << TWEA);
     446:	84 e4       	ldi	r24, 0x44	; 68
     448:	86 bf       	out	0x36, r24	; 54
     44a:	08 95       	ret

0000044c <I2C_Start>:
}

void I2C_Start()
{
	TWSTART;
     44c:	86 b7       	in	r24, 0x36	; 54
     44e:	8f 70       	andi	r24, 0x0F	; 15
     450:	80 6a       	ori	r24, 0xA0	; 160
     452:	86 bf       	out	0x36, r24	; 54
     454:	08 95       	ret

00000456 <I2C_Stop>:
}
void I2C_Stop()
{
	TWSTOP;
     456:	86 b7       	in	r24, 0x36	; 54
     458:	8f 70       	andi	r24, 0x0F	; 15
     45a:	80 69       	ori	r24, 0x90	; 144
     45c:	86 bf       	out	0x36, r24	; 54
     45e:	08 95       	ret

00000460 <handleI2C_Receive>:
}

int handleI2C_Receive(unsigned char Slave)
{
     460:	cf 93       	push	r28
     462:	df 93       	push	r29
     464:	c8 2f       	mov	r28, r24
	LED_RT_On();
     466:	0e 94 1d 02 	call	0x43a	; 0x43a <LED_RT_On>
	unsigned char SLA_R;
	SLA_R = ((Slave << 1) | TW_READ);
	
	//keep track of the modus (receiver or transmitter)
	int Hlaska=0;
	if(CHK(TWCR,TWINT)){
     46a:	06 b6       	in	r0, 0x36	; 54
     46c:	07 fe       	sbrs	r0, 7
     46e:	68 c0       	rjmp	.+208    	; 0x540 <handleI2C_Receive+0xe0>
		switch(TW_STATUS){
     470:	41 b1       	in	r20, 0x01	; 1
     472:	48 7f       	andi	r20, 0xF8	; 248
     474:	50 e0       	ldi	r21, 0x00	; 0
     476:	49 35       	cpi	r20, 0x59	; 89
     478:	51 05       	cpc	r21, r1
     47a:	08 f0       	brcs	.+2      	; 0x47e <handleI2C_Receive+0x1e>
     47c:	64 c0       	rjmp	.+200    	; 0x546 <handleI2C_Receive+0xe6>
     47e:	fa 01       	movw	r30, r20
     480:	e6 5d       	subi	r30, 0xD6	; 214
     482:	ff 4f       	sbci	r31, 0xFF	; 255
     484:	0c 94 c8 08 	jmp	0x1190	; 0x1190 <__tablejump2__>
			case 0x10:
				//RS232_Transmit_Char(0x10);
			case 0x08:
				//RS232_Transmit_Char(0x08);
				//reset buffer indices
				t_index =0;
     488:	10 92 74 00 	sts	0x0074, r1
				r_index =0;
     48c:	10 92 75 00 	sts	0x0075, r1

int handleI2C_Receive(unsigned char Slave)
{
	LED_RT_On();
	unsigned char SLA_R;
	SLA_R = ((Slave << 1) | TW_READ);
     490:	cc 0f       	add	r28, r28
     492:	c1 60       	ori	r28, 0x01	; 1
				//RS232_Transmit_Char(0x08);
				//reset buffer indices
				t_index =0;
				r_index =0;
				//send SLA R .
				TWDR = SLA_R;
     494:	c3 b9       	out	0x03, r28	; 3
				TWACK;
     496:	86 b7       	in	r24, 0x36	; 54
     498:	8f 70       	andi	r24, 0x0F	; 15
     49a:	80 68       	ori	r24, 0x80	; 128
     49c:	86 bf       	out	0x36, r24	; 54
	LED_RT_On();
	unsigned char SLA_R;
	SLA_R = ((Slave << 1) | TW_READ);
	
	//keep track of the modus (receiver or transmitter)
	int Hlaska=0;
     49e:	c0 e0       	ldi	r28, 0x00	; 0
     4a0:	d0 e0       	ldi	r29, 0x00	; 0
				t_index =0;
				r_index =0;
				//send SLA R .
				TWDR = SLA_R;
				TWACK;
				break;
     4a2:	53 c0       	rjmp	.+166    	; 0x54a <handleI2C_Receive+0xea>
			
			case 0x28: //data acked by addressed receiver
				//RS232_Transmit_Char(0x28);
				TW_READ;
				//TWSTART;
				TWREPSTART;
     4a4:	86 b7       	in	r24, 0x36	; 54
     4a6:	8f 74       	andi	r24, 0x4F	; 79
     4a8:	80 6a       	ori	r24, 0xA0	; 160
     4aa:	86 bf       	out	0x36, r24	; 54
	LED_RT_On();
	unsigned char SLA_R;
	SLA_R = ((Slave << 1) | TW_READ);
	
	//keep track of the modus (receiver or transmitter)
	int Hlaska=0;
     4ac:	c0 e0       	ldi	r28, 0x00	; 0
     4ae:	d0 e0       	ldi	r29, 0x00	; 0
			case 0x28: //data acked by addressed receiver
				//RS232_Transmit_Char(0x28);
				TW_READ;
				//TWSTART;
				TWREPSTART;
				break;
     4b0:	4c c0       	rjmp	.+152    	; 0x54a <handleI2C_Receive+0xea>
			
			case 0x38: //arbitration lost, do not want
				//RS232_Transmit_Char(0x38);
				
				TWREPSTART;
     4b2:	86 b7       	in	r24, 0x36	; 54
     4b4:	8f 74       	andi	r24, 0x4F	; 79
     4b6:	80 6a       	ori	r24, 0xA0	; 160
     4b8:	86 bf       	out	0x36, r24	; 54
	LED_RT_On();
	unsigned char SLA_R;
	SLA_R = ((Slave << 1) | TW_READ);
	
	//keep track of the modus (receiver or transmitter)
	int Hlaska=0;
     4ba:	c0 e0       	ldi	r28, 0x00	; 0
     4bc:	d0 e0       	ldi	r29, 0x00	; 0
			case 0x38: //arbitration lost, do not want
				//RS232_Transmit_Char(0x38);
				
				TWREPSTART;
				//TWACK;
				break;
     4be:	45 c0       	rjmp	.+138    	; 0x54a <handleI2C_Receive+0xea>
				//-------------------------Master receiver mode-------------------
				//SLA_R acked, nothing to do for master, just wait for data
			
			case 0x40:
				//RS232_Transmit_Char(0x40);
				recv[0] = TWDR;
     4c0:	83 b1       	in	r24, 0x03	; 3
     4c2:	80 93 85 00 	sts	0x0085, r24
				r_index = 1;
     4c6:	81 e0       	ldi	r24, 0x01	; 1
     4c8:	80 93 75 00 	sts	0x0075, r24
				TWACK_REC;
     4cc:	86 b7       	in	r24, 0x36	; 54
     4ce:	8f 70       	andi	r24, 0x0F	; 15
     4d0:	80 6c       	ori	r24, 0xC0	; 192
     4d2:	86 bf       	out	0x36, r24	; 54
	LED_RT_On();
	unsigned char SLA_R;
	SLA_R = ((Slave << 1) | TW_READ);
	
	//keep track of the modus (receiver or transmitter)
	int Hlaska=0;
     4d4:	c0 e0       	ldi	r28, 0x00	; 0
     4d6:	d0 e0       	ldi	r29, 0x00	; 0
			case 0x40:
				//RS232_Transmit_Char(0x40);
				recv[0] = TWDR;
				r_index = 1;
				TWACK_REC;
				break;
     4d8:	38 c0       	rjmp	.+112    	; 0x54a <handleI2C_Receive+0xea>
				//TWACK;
				
				//Odeslan stop stav TWSTA = 0, TWINT = 1, TWSTO = 1
				//TWCR &= ~(1 << TWSTA);
				//TWCR |= (1 << TWINT) | (1 << TWSTO);
				TWCR = ((TWCR & TW_MASK_CR_TWEA) | (1 << TWSTO) | (1 << TWINT));
     4da:	86 b7       	in	r24, 0x36	; 54
     4dc:	8f 74       	andi	r24, 0x4F	; 79
     4de:	80 69       	ori	r24, 0x90	; 144
     4e0:	86 bf       	out	0x36, r24	; 54
				Hlaska = 2;
     4e2:	c2 e0       	ldi	r28, 0x02	; 2
     4e4:	d0 e0       	ldi	r29, 0x00	; 0
				break;
     4e6:	31 c0       	rjmp	.+98     	; 0x54a <handleI2C_Receive+0xea>
				//non-last data acked (the last data byte has to be nacked)
					
			case 0x50:
				//RS232_Transmit_Char(0x50);
				//store it
				recv[r_index] = TWDR;
     4e8:	80 91 75 00 	lds	r24, 0x0075
     4ec:	e8 2f       	mov	r30, r24
     4ee:	f0 e0       	ldi	r31, 0x00	; 0
     4f0:	93 b1       	in	r25, 0x03	; 3
     4f2:	eb 57       	subi	r30, 0x7B	; 123
     4f4:	ff 4f       	sbci	r31, 0xFF	; 255
     4f6:	90 83       	st	Z, r25
				r_index++;
     4f8:	8f 5f       	subi	r24, 0xFF	; 255
     4fa:	80 93 75 00 	sts	0x0075, r24
				//if the next byte is not the last, ack the next received byte
				if(r_index < BUFLEN_RECV)
     4fe:	80 31       	cpi	r24, 0x10	; 16
     500:	38 f4       	brcc	.+14     	; 0x510 <handleI2C_Receive+0xb0>
				{
					TWCR = ((TWCR & TW_MASK_CR) | (1 << TWEA) | (1 << TWINT));
     502:	86 b7       	in	r24, 0x36	; 54
     504:	8f 70       	andi	r24, 0x0F	; 15
     506:	80 6c       	ori	r24, 0xC0	; 192
     508:	86 bf       	out	0x36, r24	; 54
	LED_RT_On();
	unsigned char SLA_R;
	SLA_R = ((Slave << 1) | TW_READ);
	
	//keep track of the modus (receiver or transmitter)
	int Hlaska=0;
     50a:	c0 e0       	ldi	r28, 0x00	; 0
     50c:	d0 e0       	ldi	r29, 0x00	; 0
     50e:	1d c0       	rjmp	.+58     	; 0x54a <handleI2C_Receive+0xea>
				{
					//TWNACK;
					//TWCR &= ~((1 << TWSTO) | (1 << TWSTA) | (1 << TWEA));
					//TWCR |= (1 << TWINT);
					
					TWCR = ((TWCR & TW_MASK_CR) | (1 << TWINT));
     510:	86 b7       	in	r24, 0x36	; 54
     512:	8f 70       	andi	r24, 0x0F	; 15
     514:	80 68       	ori	r24, 0x80	; 128
     516:	86 bf       	out	0x36, r24	; 54
					r_index = BUFLEN_RECV;
     518:	80 e1       	ldi	r24, 0x10	; 16
     51a:	80 93 75 00 	sts	0x0075, r24
	LED_RT_On();
	unsigned char SLA_R;
	SLA_R = ((Slave << 1) | TW_READ);
	
	//keep track of the modus (receiver or transmitter)
	int Hlaska=0;
     51e:	c0 e0       	ldi	r28, 0x00	; 0
     520:	d0 e0       	ldi	r29, 0x00	; 0
     522:	13 c0       	rjmp	.+38     	; 0x54a <handleI2C_Receive+0xea>
			
			case 0x58: //last data nacked, as it should be
				//RS232_Transmit_Char(0x58);
				
				//Odeslan stop stav TWSTA = 0, TWINT = 1, TWSTO = 1
				TWCR = ((TWCR & TW_MASK_CR_TWEA) | (1 << TWSTO) | (1 << TWINT) | (1 << TWEN));
     524:	86 b7       	in	r24, 0x36	; 54
     526:	8b 74       	andi	r24, 0x4B	; 75
     528:	84 69       	ori	r24, 0x94	; 148
     52a:	86 bf       	out	0x36, r24	; 54
				//TWCR &= ~(1 << TWSTA);
				//TWCR |= (1 << TWINT) | (1 << TWSTO);
				
				//TW_WRITE;
				//TWSTART;
				Hlaska = 1;
     52c:	c1 e0       	ldi	r28, 0x01	; 1
     52e:	d0 e0       	ldi	r29, 0x00	; 0
			break;
     530:	0c c0       	rjmp	.+24     	; 0x54a <handleI2C_Receive+0xea>
			//--------------------- bus error---------------------------------
			case 0x00:
				//RS232_Transmit_Char(0x00);
				//TWRESET;
				//TWSTART;
				TWSTOP;
     532:	86 b7       	in	r24, 0x36	; 54
     534:	8f 70       	andi	r24, 0x0F	; 15
     536:	80 69       	ori	r24, 0x90	; 144
     538:	86 bf       	out	0x36, r24	; 54
	LED_RT_On();
	unsigned char SLA_R;
	SLA_R = ((Slave << 1) | TW_READ);
	
	//keep track of the modus (receiver or transmitter)
	int Hlaska=0;
     53a:	c0 e0       	ldi	r28, 0x00	; 0
     53c:	d0 e0       	ldi	r29, 0x00	; 0
			case 0x00:
				//RS232_Transmit_Char(0x00);
				//TWRESET;
				//TWSTART;
				TWSTOP;
			break;
     53e:	05 c0       	rjmp	.+10     	; 0x54a <handleI2C_Receive+0xea>
	LED_RT_On();
	unsigned char SLA_R;
	SLA_R = ((Slave << 1) | TW_READ);
	
	//keep track of the modus (receiver or transmitter)
	int Hlaska=0;
     540:	c0 e0       	ldi	r28, 0x00	; 0
     542:	d0 e0       	ldi	r29, 0x00	; 0
     544:	02 c0       	rjmp	.+4      	; 0x54a <handleI2C_Receive+0xea>
     546:	c0 e0       	ldi	r28, 0x00	; 0
     548:	d0 e0       	ldi	r29, 0x00	; 0
				//TWSTART;
				TWSTOP;
			break;
		}
	}
	LED_RT_Off();
     54a:	0e 94 1f 02 	call	0x43e	; 0x43e <LED_RT_Off>
	return Hlaska;
}
     54e:	ce 01       	movw	r24, r28
     550:	df 91       	pop	r29
     552:	cf 91       	pop	r28
     554:	08 95       	ret

00000556 <handleI2C_Transmit>:

int handleI2C_Transmit(unsigned char* Pole, unsigned char Slave)
{
     556:	1f 93       	push	r17
     558:	cf 93       	push	r28
     55a:	df 93       	push	r29
     55c:	ec 01       	movw	r28, r24
     55e:	16 2f       	mov	r17, r22
	LED_RT_On();
     560:	0e 94 1d 02 	call	0x43a	; 0x43a <LED_RT_On>
	SLA_W = ((Slave << 1) | TW_WRITE);
	//keep track of the modus (receiver or transmitter)

	int Hlaska=0;

	if(CHK(TWCR,TWINT)){
     564:	06 b6       	in	r0, 0x36	; 54
     566:	07 fe       	sbrs	r0, 7
     568:	62 c0       	rjmp	.+196    	; 0x62e <handleI2C_Transmit+0xd8>
		switch(TW_STATUS){
     56a:	41 b1       	in	r20, 0x01	; 1
     56c:	48 7f       	andi	r20, 0xF8	; 248
     56e:	50 e0       	ldi	r21, 0x00	; 0
     570:	49 34       	cpi	r20, 0x49	; 73
     572:	51 05       	cpc	r21, r1
     574:	08 f0       	brcs	.+2      	; 0x578 <handleI2C_Transmit+0x22>
     576:	5e c0       	rjmp	.+188    	; 0x634 <handleI2C_Transmit+0xde>
     578:	fa 01       	movw	r30, r20
     57a:	ed 57       	subi	r30, 0x7D	; 125
     57c:	ff 4f       	sbci	r31, 0xFF	; 255
     57e:	0c 94 c8 08 	jmp	0x1190	; 0x1190 <__tablejump2__>
				//RS232_Transmit_Char(0x10);
			case 0x08:
				
				//RS232_Transmit_Char(0x08);
				//reset buffer indices
				t_index =0;
     582:	10 92 74 00 	sts	0x0074, r1
				r_index =0;
     586:	10 92 75 00 	sts	0x0075, r1

int handleI2C_Transmit(unsigned char* Pole, unsigned char Slave)
{
	LED_RT_On();
	unsigned char SLA_W;
	SLA_W = ((Slave << 1) | TW_WRITE);
     58a:	11 0f       	add	r17, r17
				//RS232_Transmit_Char(0x08);
				//reset buffer indices
				t_index =0;
				r_index =0;
				//send SLA W or R depending on what mode we want.
				TWDR = SLA_W;
     58c:	13 b9       	out	0x03, r17	; 3
				TWACK;
     58e:	86 b7       	in	r24, 0x36	; 54
     590:	8f 70       	andi	r24, 0x0F	; 15
     592:	80 68       	ori	r24, 0x80	; 128
     594:	86 bf       	out	0x36, r24	; 54
	LED_RT_On();
	unsigned char SLA_W;
	SLA_W = ((Slave << 1) | TW_WRITE);
	//keep track of the modus (receiver or transmitter)

	int Hlaska=0;
     596:	c0 e0       	ldi	r28, 0x00	; 0
     598:	d0 e0       	ldi	r29, 0x00	; 0
				r_index =0;
				//send SLA W or R depending on what mode we want.
				TWDR = SLA_W;
				TWACK;
				
			break;
     59a:	4e c0       	rjmp	.+156    	; 0x638 <handleI2C_Transmit+0xe2>
			//--------------- Master transmitter mode-------------------------
			case 0x18: // SLA_W acked
				//RS232_Transmit_Char(0x18);
				//load first data
				//TWDR = tran[0];
				TWDR = Pole[t_index];
     59c:	80 91 74 00 	lds	r24, 0x0074
     5a0:	c8 0f       	add	r28, r24
     5a2:	d1 1d       	adc	r29, r1
     5a4:	88 81       	ld	r24, Y
     5a6:	83 b9       	out	0x03, r24	; 3
				t_index=1;
     5a8:	81 e0       	ldi	r24, 0x01	; 1
     5aa:	80 93 74 00 	sts	0x0074, r24
				TWACK;
     5ae:	86 b7       	in	r24, 0x36	; 54
     5b0:	8f 70       	andi	r24, 0x0F	; 15
     5b2:	80 68       	ori	r24, 0x80	; 128
     5b4:	86 bf       	out	0x36, r24	; 54
	LED_RT_On();
	unsigned char SLA_W;
	SLA_W = ((Slave << 1) | TW_WRITE);
	//keep track of the modus (receiver or transmitter)

	int Hlaska=0;
     5b6:	c0 e0       	ldi	r28, 0x00	; 0
     5b8:	d0 e0       	ldi	r29, 0x00	; 0
				//load first data
				//TWDR = tran[0];
				TWDR = Pole[t_index];
				t_index=1;
				TWACK;
			break;
     5ba:	3e c0       	rjmp	.+124    	; 0x638 <handleI2C_Transmit+0xe2>
			case 0x20:
				//Sem bude return napøíklad 2
				//RS232_Transmit_Char(0x20);
				//TWACK;
				/*TWCR |= (1 << TWSTA) | (1 << TWSTO);*/
				TWSTOP;
     5bc:	86 b7       	in	r24, 0x36	; 54
     5be:	8f 70       	andi	r24, 0x0F	; 15
     5c0:	80 69       	ori	r24, 0x90	; 144
     5c2:	86 bf       	out	0x36, r24	; 54
				Hlaska = 2;
     5c4:	c2 e0       	ldi	r28, 0x02	; 2
     5c6:	d0 e0       	ldi	r29, 0x00	; 0
			break;
     5c8:	37 c0       	rjmp	.+110    	; 0x638 <handleI2C_Transmit+0xe2>
			
			case 0x28: //data acked by addressed receiver
				//RS232_Transmit_Char(0x28);
				//load next byte if we're not at the end of the buffer
				if(t_index < BUFLEN_TRAN){
     5ca:	80 91 74 00 	lds	r24, 0x0074
     5ce:	80 31       	cpi	r24, 0x10	; 16
     5d0:	80 f4       	brcc	.+32     	; 0x5f2 <handleI2C_Transmit+0x9c>
					//TWDR =  tran[t_index];
					TWDR = Pole[t_index];
     5d2:	c8 0f       	add	r28, r24
     5d4:	d1 1d       	adc	r29, r1
     5d6:	88 81       	ld	r24, Y
     5d8:	83 b9       	out	0x03, r24	; 3
					t_index++;
     5da:	80 91 74 00 	lds	r24, 0x0074
     5de:	8f 5f       	subi	r24, 0xFF	; 255
     5e0:	80 93 74 00 	sts	0x0074, r24
					TWACK;
     5e4:	86 b7       	in	r24, 0x36	; 54
     5e6:	8f 70       	andi	r24, 0x0F	; 15
     5e8:	80 68       	ori	r24, 0x80	; 128
     5ea:	86 bf       	out	0x36, r24	; 54
	LED_RT_On();
	unsigned char SLA_W;
	SLA_W = ((Slave << 1) | TW_WRITE);
	//keep track of the modus (receiver or transmitter)

	int Hlaska=0;
     5ec:	c0 e0       	ldi	r28, 0x00	; 0
     5ee:	d0 e0       	ldi	r29, 0x00	; 0
				if(t_index < BUFLEN_TRAN){
					//TWDR =  tran[t_index];
					TWDR = Pole[t_index];
					t_index++;
					TWACK;
					break;
     5f0:	23 c0       	rjmp	.+70     	; 0x638 <handleI2C_Transmit+0xe2>
				}	
				else
				{
					Hlaska = 1;
					t_index=0;					
     5f2:	10 92 74 00 	sts	0x0074, r1
					TWSTOP;
     5f6:	86 b7       	in	r24, 0x36	; 54
     5f8:	8f 70       	andi	r24, 0x0F	; 15
     5fa:	80 69       	ori	r24, 0x90	; 144
     5fc:	86 bf       	out	0x36, r24	; 54
					TWACK;
					break;
				}	
				else
				{
					Hlaska = 1;
     5fe:	c1 e0       	ldi	r28, 0x01	; 1
     600:	d0 e0       	ldi	r29, 0x00	; 0
					t_index=0;					
					TWSTOP;
					break;
     602:	1a c0       	rjmp	.+52     	; 0x638 <handleI2C_Transmit+0xe2>
				//RS232_Transmit_Char(0x38);
				//data nacked, could be faulty buffer, could be dc, start over
			
			case 0x30:
				//RS232_Transmit_Char(0x30);
				TWSTOP;
     604:	86 b7       	in	r24, 0x36	; 54
     606:	8f 70       	andi	r24, 0x0F	; 15
     608:	80 69       	ori	r24, 0x90	; 144
     60a:	86 bf       	out	0x36, r24	; 54
				Hlaska = 2;
     60c:	c2 e0       	ldi	r28, 0x02	; 2
     60e:	d0 e0       	ldi	r29, 0x00	; 0
			break;
     610:	13 c0       	rjmp	.+38     	; 0x638 <handleI2C_Transmit+0xe2>
			
			case 0x48:
				//RS232_Transmit_Char(0x48);
				TWSTOP;
     612:	86 b7       	in	r24, 0x36	; 54
     614:	8f 70       	andi	r24, 0x0F	; 15
     616:	80 69       	ori	r24, 0x90	; 144
     618:	86 bf       	out	0x36, r24	; 54
	LED_RT_On();
	unsigned char SLA_W;
	SLA_W = ((Slave << 1) | TW_WRITE);
	//keep track of the modus (receiver or transmitter)

	int Hlaska=0;
     61a:	c0 e0       	ldi	r28, 0x00	; 0
     61c:	d0 e0       	ldi	r29, 0x00	; 0
			break;
			
			case 0x48:
				//RS232_Transmit_Char(0x48);
				TWSTOP;
			break;
     61e:	0c c0       	rjmp	.+24     	; 0x638 <handleI2C_Transmit+0xe2>
			
			//--------------------- bus error---------------------------------
			case 0x00:
				//RS232_Transmit_Char(0x00);
				TWSTOP;
     620:	86 b7       	in	r24, 0x36	; 54
     622:	8f 70       	andi	r24, 0x0F	; 15
     624:	80 69       	ori	r24, 0x90	; 144
     626:	86 bf       	out	0x36, r24	; 54
	LED_RT_On();
	unsigned char SLA_W;
	SLA_W = ((Slave << 1) | TW_WRITE);
	//keep track of the modus (receiver or transmitter)

	int Hlaska=0;
     628:	c0 e0       	ldi	r28, 0x00	; 0
     62a:	d0 e0       	ldi	r29, 0x00	; 0
			
			//--------------------- bus error---------------------------------
			case 0x00:
				//RS232_Transmit_Char(0x00);
				TWSTOP;
			break;
     62c:	05 c0       	rjmp	.+10     	; 0x638 <handleI2C_Transmit+0xe2>
	LED_RT_On();
	unsigned char SLA_W;
	SLA_W = ((Slave << 1) | TW_WRITE);
	//keep track of the modus (receiver or transmitter)

	int Hlaska=0;
     62e:	c0 e0       	ldi	r28, 0x00	; 0
     630:	d0 e0       	ldi	r29, 0x00	; 0
     632:	02 c0       	rjmp	.+4      	; 0x638 <handleI2C_Transmit+0xe2>
     634:	c0 e0       	ldi	r28, 0x00	; 0
     636:	d0 e0       	ldi	r29, 0x00	; 0
				//RS232_Transmit_Char(0x00);
				TWSTOP;
			break;
		}
	}
	LED_RT_Off();
     638:	0e 94 1f 02 	call	0x43e	; 0x43e <LED_RT_Off>
	return Hlaska;
	
}
     63c:	ce 01       	movw	r24, r28
     63e:	df 91       	pop	r29
     640:	cf 91       	pop	r28
     642:	1f 91       	pop	r17
     644:	08 95       	ret

00000646 <timer_init>:

  // * Timer 1 - system timer and 2× PWM
  // 14745600 / 256 / 576 = 100 Hz
  //   Xtal  /presca/ TOP
  
  OCR1A = 0;
     646:	1b bc       	out	0x2b, r1	; 43
     648:	1a bc       	out	0x2a, r1	; 42
  OCR1B = 0;
     64a:	19 bc       	out	0x29, r1	; 41
     64c:	18 bc       	out	0x28, r1	; 40
  ICR1 = 575; 
     64e:	8f e3       	ldi	r24, 0x3F	; 63
     650:	92 e0       	ldi	r25, 0x02	; 2
     652:	97 bd       	out	0x27, r25	; 39
     654:	86 bd       	out	0x26, r24	; 38
  TCCR1A = BV(WGM11) | BV(COM1A1) | BV(COM1B1); // Fast PWM
     656:	82 ea       	ldi	r24, 0xA2	; 162
     658:	8f bd       	out	0x2f, r24	; 47
  TCCR1B = BV(WGM12) | BV(WGM13) | 4; // Fast PWM + presca = 1024
     65a:	8c e1       	ldi	r24, 0x1C	; 28
     65c:	8e bd       	out	0x2e, r24	; 46
  TIMSK |= BV(TICIE1); // capt int enabled
     65e:	89 b7       	in	r24, 0x39	; 57
     660:	80 62       	ori	r24, 0x20	; 32
     662:	89 bf       	out	0x39, r24	; 57
     664:	08 95       	ret

00000666 <TB_Send>:
/******************************************************/
// private functions
/******************************************************/
void TB_Send(void)
{
  if (TB_Callback_TX != NULL) TB_Callback_TX();
     666:	e0 91 78 00 	lds	r30, 0x0078
     66a:	f0 91 79 00 	lds	r31, 0x0079
     66e:	30 97       	sbiw	r30, 0x00	; 0
     670:	09 f0       	breq	.+2      	; 0x674 <TB_Send+0xe>
     672:	09 95       	icall
     674:	08 95       	ret

00000676 <TB_calcSum>:
}


/******************************************************/
void TB_calcSum(void)
{
     676:	e7 eb       	ldi	r30, 0xB7	; 183
     678:	f0 e0       	ldi	r31, 0x00	; 0
     67a:	8f eb       	ldi	r24, 0xBF	; 191
     67c:	90 e0       	ldi	r25, 0x00	; 0
  byte i, sum;
  sum = 0;
     67e:	20 e0       	ldi	r18, 0x00	; 0
  for(i=0; i<8; i++) {
    sum += TB_bufOut[i];
     680:	31 91       	ld	r19, Z+
     682:	23 0f       	add	r18, r19
/******************************************************/
void TB_calcSum(void)
{
  byte i, sum;
  sum = 0;
  for(i=0; i<8; i++) {
     684:	e8 17       	cp	r30, r24
     686:	f9 07       	cpc	r31, r25
     688:	d9 f7       	brne	.-10     	; 0x680 <TB_calcSum+0xa>
    sum += TB_bufOut[i];
  }
  TB_bufOut[TB_BUF_SUM] = sum;
     68a:	20 93 bf 00 	sts	0x00BF, r18
     68e:	08 95       	ret

00000690 <TB_Init>:
/******************************************************/
// public functions
/******************************************************/
// initialize
void TB_Init(void * setting_in_eeprom)
{
     690:	cf 93       	push	r28
     692:	df 93       	push	r29
     694:	ec 01       	movw	r28, r24
  addr_setting_in_eeprom = setting_in_eeprom;
     696:	90 93 d1 00 	sts	0x00D1, r25
     69a:	80 93 d0 00 	sts	0x00D0, r24
  //                 DST,   SRC, size
  eeprom_read_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     69e:	45 e0       	ldi	r20, 0x05	; 5
     6a0:	50 e0       	ldi	r21, 0x00	; 0
     6a2:	bc 01       	movw	r22, r24
     6a4:	80 ec       	ldi	r24, 0xC0	; 192
     6a6:	90 e0       	ldi	r25, 0x00	; 0
     6a8:	0e 94 ce 08 	call	0x119c	; 0x119c <__eerd_block_m32>
  if (TB_gbparam.eemagic != 66) {
     6ac:	80 91 c0 00 	lds	r24, 0x00C0
     6b0:	82 34       	cpi	r24, 0x42	; 66
     6b2:	a9 f0       	breq	.+42     	; 0x6de <TB_Init+0x4e>
    // not valid data in eeprom
    TB_gbparam.eemagic = 66;
     6b4:	82 e4       	ldi	r24, 0x42	; 66
     6b6:	80 93 c0 00 	sts	0x00C0, r24
    TB_gbparam.baud = 4;
     6ba:	84 e0       	ldi	r24, 0x04	; 4
     6bc:	80 93 c1 00 	sts	0x00C1, r24
    TB_gbparam.address = 5;
     6c0:	85 e0       	ldi	r24, 0x05	; 5
     6c2:	80 93 c2 00 	sts	0x00C2, r24
    TB_gbparam.telegram_pause_time = 0;
     6c6:	10 92 c3 00 	sts	0x00C3, r1
    TB_gbparam.host_address = 2;
     6ca:	82 e0       	ldi	r24, 0x02	; 2
     6cc:	80 93 c4 00 	sts	0x00C4, r24
    // save default setting to eeprom
    eeprom_write_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     6d0:	45 e0       	ldi	r20, 0x05	; 5
     6d2:	50 e0       	ldi	r21, 0x00	; 0
     6d4:	be 01       	movw	r22, r28
     6d6:	80 ec       	ldi	r24, 0xC0	; 192
     6d8:	90 e0       	ldi	r25, 0x00	; 0
     6da:	0e 94 ef 08 	call	0x11de	; 0x11de <__eewr_block_m32>
  }
  // ted mame funkèni konfiguraci naètenou

  // zvolíme správnou komunikaèní rychlost:
  if (TB_Callback_setBaud != NULL) TB_Callback_setBaud(TB_gbparam.baud);
     6de:	e0 91 76 00 	lds	r30, 0x0076
     6e2:	f0 91 77 00 	lds	r31, 0x0077
     6e6:	30 97       	sbiw	r30, 0x00	; 0
     6e8:	19 f0       	breq	.+6      	; 0x6f0 <TB_Init+0x60>
     6ea:	80 91 c1 00 	lds	r24, 0x00C1
     6ee:	09 95       	icall

  // poznaèíme si adresy
  TB_AddrReply = TB_gbparam.host_address;
     6f0:	80 91 c4 00 	lds	r24, 0x00C4
     6f4:	80 93 d2 00 	sts	0x00D2, r24
  TB_AddrModule= TB_gbparam.address;
     6f8:	80 91 c2 00 	lds	r24, 0x00C2
     6fc:	80 93 c6 00 	sts	0x00C6, r24
}
     700:	df 91       	pop	r29
     702:	cf 91       	pop	r28
     704:	08 95       	ret

00000706 <TB_SendAck>:

/******************************************************/
// send response from module
void TB_SendAck(byte status, long int value)
{
  TB_bufOut[0] = TB_AddrReply;
     706:	90 91 d2 00 	lds	r25, 0x00D2
     70a:	90 93 b7 00 	sts	0x00B7, r25
  TB_bufOut[1] = TB_AddrModule;
     70e:	90 91 c6 00 	lds	r25, 0x00C6
     712:	90 93 b8 00 	sts	0x00B8, r25
  TB_bufOut[2] = status;
     716:	80 93 b9 00 	sts	0x00B9, r24
  TB_bufOut[3] = TB_bufIn[TB_BUF_COMMAND]; //command;
     71a:	80 91 c8 00 	lds	r24, 0x00C8
     71e:	80 93 ba 00 	sts	0x00BA, r24
  TB_bufOut[4] = value >> 24;
     722:	70 93 bb 00 	sts	0x00BB, r23
  TB_bufOut[5] = value >> 16;
     726:	60 93 bc 00 	sts	0x00BC, r22
  TB_bufOut[6] = value >> 8;
     72a:	50 93 bd 00 	sts	0x00BD, r21
  TB_bufOut[7] = value >> 0;
     72e:	40 93 be 00 	sts	0x00BE, r20
  TB_calcSum();
     732:	0e 94 3b 03 	call	0x676	; 0x676 <TB_calcSum>
  TB_Send();
     736:	0e 94 33 03 	call	0x666	; 0x666 <TB_Send>
     73a:	08 95       	ret

0000073c <TB_Read>:
{
  byte i;
  byte sum;

  // check address
  if (TB_bufIn[TB_BUF_ADDRESS] != TB_AddrModule) return 2;
     73c:	90 91 c7 00 	lds	r25, 0x00C7
     740:	80 91 c6 00 	lds	r24, 0x00C6
     744:	98 13       	cpse	r25, r24
     746:	16 c0       	rjmp	.+44     	; 0x774 <TB_Read+0x38>
     748:	e7 ec       	ldi	r30, 0xC7	; 199
     74a:	f0 e0       	ldi	r31, 0x00	; 0
     74c:	8f ec       	ldi	r24, 0xCF	; 207
     74e:	90 e0       	ldi	r25, 0x00	; 0
     750:	20 e0       	ldi	r18, 0x00	; 0
  
  // check SUM byte
  sum = 0;
  for( i=0; i<8; i++) {
    sum += TB_bufIn[i];
     752:	31 91       	ld	r19, Z+
     754:	23 0f       	add	r18, r19
  // check address
  if (TB_bufIn[TB_BUF_ADDRESS] != TB_AddrModule) return 2;
  
  // check SUM byte
  sum = 0;
  for( i=0; i<8; i++) {
     756:	e8 17       	cp	r30, r24
     758:	f9 07       	cpc	r31, r25
     75a:	d9 f7       	brne	.-10     	; 0x752 <TB_Read+0x16>
    sum += TB_bufIn[i];
  }
  if (sum != TB_bufIn[TB_BUF_SUM]) {
     75c:	80 91 cf 00 	lds	r24, 0x00CF
     760:	28 17       	cp	r18, r24
     762:	51 f0       	breq	.+20     	; 0x778 <TB_Read+0x3c>
    TB_SendAck(1, 0); // wrong checksum
     764:	40 e0       	ldi	r20, 0x00	; 0
     766:	50 e0       	ldi	r21, 0x00	; 0
     768:	ba 01       	movw	r22, r20
     76a:	81 e0       	ldi	r24, 0x01	; 1
     76c:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
    return 3; // bad checksum
     770:	83 e0       	ldi	r24, 0x03	; 3
     772:	08 95       	ret
{
  byte i;
  byte sum;

  // check address
  if (TB_bufIn[TB_BUF_ADDRESS] != TB_AddrModule) return 2;
     774:	82 e0       	ldi	r24, 0x02	; 2
     776:	08 95       	ret
    TB_SendAck(1, 0); // wrong checksum
    return 3; // bad checksum
  }

  // we have valid data in TB_bufIn
  return 0;
     778:	80 e0       	ldi	r24, 0x00	; 0
}
     77a:	08 95       	ret

0000077c <TB_Decode>:

/******************************************************/
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
     77c:	0f 93       	push	r16
     77e:	1f 93       	push	r17
     780:	cf 93       	push	r28
     782:	df 93       	push	r29
     784:	1f 92       	push	r1
     786:	cd b7       	in	r28, 0x3d	; 61
     788:	de b7       	in	r29, 0x3e	; 62
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     78a:	20 91 cb 00 	lds	r18, 0x00CB
             (((int32_t) TB_bufIn[5]) << 16) |
     78e:	60 91 cc 00 	lds	r22, 0x00CC
     792:	86 2f       	mov	r24, r22
     794:	90 e0       	ldi	r25, 0x00	; 0
     796:	a0 e0       	ldi	r26, 0x00	; 0
     798:	b0 e0       	ldi	r27, 0x00	; 0
     79a:	dc 01       	movw	r26, r24
     79c:	99 27       	eor	r25, r25
     79e:	88 27       	eor	r24, r24
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     7a0:	b2 2b       	or	r27, r18
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;
     7a2:	20 91 ce 00 	lds	r18, 0x00CE
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
             (((int32_t) TB_bufIn[5]) << 16) |
     7a6:	82 2b       	or	r24, r18
             (((int32_t) TB_bufIn[6]) <<  8) |
     7a8:	20 91 cd 00 	lds	r18, 0x00CD
     7ac:	bc 01       	movw	r22, r24
     7ae:	cd 01       	movw	r24, r26
     7b0:	72 2b       	or	r23, r18
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     7b2:	60 93 b3 00 	sts	0x00B3, r22
     7b6:	70 93 b4 00 	sts	0x00B4, r23
     7ba:	80 93 b5 00 	sts	0x00B5, r24
     7be:	90 93 b6 00 	sts	0x00B6, r25
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;

  switch (TB_bufIn[TB_BUF_COMMAND]) {
     7c2:	20 91 c8 00 	lds	r18, 0x00C8
     7c6:	2a 30       	cpi	r18, 0x0A	; 10
     7c8:	09 f4       	brne	.+2      	; 0x7cc <TB_Decode+0x50>
     7ca:	82 c2       	rjmp	.+1284   	; 0xcd0 <__stack+0x471>
     7cc:	88 f4       	brcc	.+34     	; 0x7f0 <TB_Decode+0x74>
     7ce:	24 30       	cpi	r18, 0x04	; 4
     7d0:	09 f4       	brne	.+2      	; 0x7d4 <TB_Decode+0x58>
     7d2:	f8 c2       	rjmp	.+1520   	; 0xdc4 <__stack+0x565>
     7d4:	28 f4       	brcc	.+10     	; 0x7e0 <TB_Decode+0x64>
     7d6:	21 30       	cpi	r18, 0x01	; 1
     7d8:	09 f1       	breq	.+66     	; 0x81c <TB_Decode+0xa0>
     7da:	22 30       	cpi	r18, 0x02	; 2
     7dc:	39 f1       	breq	.+78     	; 0x82c <TB_Decode+0xb0>
     7de:	ea c2       	rjmp	.+1492   	; 0xdb4 <__stack+0x555>
     7e0:	26 30       	cpi	r18, 0x06	; 6
     7e2:	09 f4       	brne	.+2      	; 0x7e6 <TB_Decode+0x6a>
     7e4:	74 c0       	rjmp	.+232    	; 0x8ce <__stack+0x6f>
     7e6:	50 f1       	brcs	.+84     	; 0x83c <TB_Decode+0xc0>
     7e8:	29 30       	cpi	r18, 0x09	; 9
     7ea:	09 f4       	brne	.+2      	; 0x7ee <TB_Decode+0x72>
     7ec:	cf c1       	rjmp	.+926    	; 0xb8c <__stack+0x32d>
     7ee:	e2 c2       	rjmp	.+1476   	; 0xdb4 <__stack+0x555>
     7f0:	2f 30       	cpi	r18, 0x0F	; 15
     7f2:	09 f4       	brne	.+2      	; 0x7f6 <TB_Decode+0x7a>
     7f4:	53 c1       	rjmp	.+678    	; 0xa9c <__stack+0x23d>
     7f6:	38 f4       	brcc	.+14     	; 0x806 <TB_Decode+0x8a>
     7f8:	2d 30       	cpi	r18, 0x0D	; 13
     7fa:	09 f4       	brne	.+2      	; 0x7fe <TB_Decode+0x82>
     7fc:	c5 c1       	rjmp	.+906    	; 0xb88 <__stack+0x329>
     7fe:	2e 30       	cpi	r18, 0x0E	; 14
     800:	09 f4       	brne	.+2      	; 0x804 <TB_Decode+0x88>
     802:	e7 c0       	rjmp	.+462    	; 0x9d2 <__stack+0x173>
     804:	d7 c2       	rjmp	.+1454   	; 0xdb4 <__stack+0x555>
     806:	28 38       	cpi	r18, 0x88	; 136
     808:	09 f4       	brne	.+2      	; 0x80c <TB_Decode+0x90>
     80a:	ab c2       	rjmp	.+1366   	; 0xd62 <__stack+0x503>
     80c:	2e 3f       	cpi	r18, 0xFE	; 254
     80e:	21 f0       	breq	.+8      	; 0x818 <TB_Decode+0x9c>
     810:	20 31       	cpi	r18, 0x10	; 16
     812:	09 f0       	breq	.+2      	; 0x816 <TB_Decode+0x9a>
     814:	cf c2       	rjmp	.+1438   	; 0xdb4 <__stack+0x555>
     816:	b6 c1       	rjmp	.+876    	; 0xb84 <__stack+0x325>
    case TB_CMD_DEBUG:
      return TB_CMD_DEBUG;
     818:	8e ef       	ldi	r24, 0xFE	; 254
     81a:	d9 c2       	rjmp	.+1458   	; 0xdce <__stack+0x56f>
      break;
    case TB_CMD_ROR:
      TB_SendAck(TB_ERR_OK, 0);
     81c:	40 e0       	ldi	r20, 0x00	; 0
     81e:	50 e0       	ldi	r21, 0x00	; 0
     820:	ba 01       	movw	r22, r20
     822:	84 e6       	ldi	r24, 0x64	; 100
     824:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      return TB_CMD_ROR;
     828:	81 e0       	ldi	r24, 0x01	; 1
     82a:	d1 c2       	rjmp	.+1442   	; 0xdce <__stack+0x56f>
      break;
    case TB_CMD_ROL:
      TB_SendAck(TB_ERR_OK, 0);
     82c:	40 e0       	ldi	r20, 0x00	; 0
     82e:	50 e0       	ldi	r21, 0x00	; 0
     830:	ba 01       	movw	r22, r20
     832:	84 e6       	ldi	r24, 0x64	; 100
     834:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      return TB_CMD_ROL;
     838:	82 e0       	ldi	r24, 0x02	; 2
     83a:	c9 c2       	rjmp	.+1426   	; 0xdce <__stack+0x56f>
      break;
    case TB_CMD_MVP:
      return TB_CMD_MVP;
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     83c:	20 91 ca 00 	lds	r18, 0x00CA
     840:	22 23       	and	r18, r18
     842:	41 f0       	breq	.+16     	; 0x854 <TB_Decode+0xd8>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     844:	40 e0       	ldi	r20, 0x00	; 0
     846:	50 e0       	ldi	r21, 0x00	; 0
     848:	ba 01       	movw	r22, r20
     84a:	84 e0       	ldi	r24, 0x04	; 4
     84c:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     850:	80 e0       	ldi	r24, 0x00	; 0
     852:	bd c2       	rjmp	.+1402   	; 0xdce <__stack+0x56f>
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     854:	20 91 c9 00 	lds	r18, 0x00C9
     858:	26 30       	cpi	r18, 0x06	; 6
     85a:	e9 f0       	breq	.+58     	; 0x896 <__stack+0x37>
     85c:	28 f4       	brcc	.+10     	; 0x868 <__stack+0x9>
     85e:	24 30       	cpi	r18, 0x04	; 4
     860:	41 f0       	breq	.+16     	; 0x872 <__stack+0x13>
     862:	25 30       	cpi	r18, 0x05	; 5
     864:	79 f0       	breq	.+30     	; 0x884 <__stack+0x25>
     866:	2b c0       	rjmp	.+86     	; 0x8be <__stack+0x5f>
     868:	27 30       	cpi	r18, 0x07	; 7
     86a:	f1 f0       	breq	.+60     	; 0x8a8 <__stack+0x49>
     86c:	2c 38       	cpi	r18, 0x8C	; 140
     86e:	29 f1       	breq	.+74     	; 0x8ba <__stack+0x5b>
     870:	26 c0       	rjmp	.+76     	; 0x8be <__stack+0x5f>
          case TB_PARAM_SPEED:
            TB_param.speed = TB_Value;
     872:	60 93 9e 00 	sts	0x009E, r22
     876:	70 93 9f 00 	sts	0x009F, r23
     87a:	80 93 a0 00 	sts	0x00A0, r24
     87e:	90 93 a1 00 	sts	0x00A1, r25
            break;
     882:	1d c0       	rjmp	.+58     	; 0x8be <__stack+0x5f>
          case TB_PARAM_ACCELERATION:
            TB_param.acceleration = TB_Value;
     884:	60 93 a2 00 	sts	0x00A2, r22
     888:	70 93 a3 00 	sts	0x00A3, r23
     88c:	80 93 a4 00 	sts	0x00A4, r24
     890:	90 93 a5 00 	sts	0x00A5, r25
            break;
     894:	14 c0       	rjmp	.+40     	; 0x8be <__stack+0x5f>
          case TB_PARAM_CURRENT_RUN:
            TB_param.current = TB_Value;
     896:	60 93 a6 00 	sts	0x00A6, r22
     89a:	70 93 a7 00 	sts	0x00A7, r23
     89e:	80 93 a8 00 	sts	0x00A8, r24
     8a2:	90 93 a9 00 	sts	0x00A9, r25
            break;
     8a6:	0b c0       	rjmp	.+22     	; 0x8be <__stack+0x5f>
          case TB_PARAM_CURRENT_HOLD:
            TB_param.current_hold = TB_Value;
     8a8:	60 93 aa 00 	sts	0x00AA, r22
     8ac:	70 93 ab 00 	sts	0x00AB, r23
     8b0:	80 93 ac 00 	sts	0x00AC, r24
     8b4:	90 93 ad 00 	sts	0x00AD, r25
            break;
     8b8:	02 c0       	rjmp	.+4      	; 0x8be <__stack+0x5f>
          case TB_PARAM_RESOLUTION:
            TB_param.resolution = TB_Value;
     8ba:	60 93 ae 00 	sts	0x00AE, r22

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     8be:	40 e0       	ldi	r20, 0x00	; 0
     8c0:	50 e0       	ldi	r21, 0x00	; 0
     8c2:	ba 01       	movw	r22, r20
     8c4:	84 e6       	ldi	r24, 0x64	; 100
     8c6:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     8ca:	80 e0       	ldi	r24, 0x00	; 0
     8cc:	80 c2       	rjmp	.+1280   	; 0xdce <__stack+0x56f>
        }
        TB_SendAckOK();
      }
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     8ce:	80 91 ca 00 	lds	r24, 0x00CA
     8d2:	88 23       	and	r24, r24
     8d4:	41 f0       	breq	.+16     	; 0x8e6 <__stack+0x87>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     8d6:	40 e0       	ldi	r20, 0x00	; 0
     8d8:	50 e0       	ldi	r21, 0x00	; 0
     8da:	ba 01       	movw	r22, r20
     8dc:	84 e0       	ldi	r24, 0x04	; 4
     8de:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     8e2:	80 e0       	ldi	r24, 0x00	; 0
     8e4:	74 c2       	rjmp	.+1256   	; 0xdce <__stack+0x56f>
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     8e6:	80 91 c9 00 	lds	r24, 0x00C9
     8ea:	86 30       	cpi	r24, 0x06	; 6
     8ec:	61 f1       	breq	.+88     	; 0x946 <__stack+0xe7>
     8ee:	38 f4       	brcc	.+14     	; 0x8fe <__stack+0x9f>
     8f0:	84 30       	cpi	r24, 0x04	; 4
     8f2:	09 f4       	brne	.+2      	; 0x8f6 <__stack+0x97>
     8f4:	42 c0       	rjmp	.+132    	; 0x97a <__stack+0x11b>
     8f6:	d0 f4       	brcc	.+52     	; 0x92c <__stack+0xcd>
     8f8:	81 30       	cpi	r24, 0x01	; 1
     8fa:	59 f0       	breq	.+22     	; 0x912 <__stack+0xb3>
     8fc:	62 c0       	rjmp	.+196    	; 0x9c2 <__stack+0x163>
     8fe:	8c 38       	cpi	r24, 0x8C	; 140
     900:	09 f4       	brne	.+2      	; 0x904 <__stack+0xa5>
     902:	48 c0       	rjmp	.+144    	; 0x994 <__stack+0x135>
     904:	84 3c       	cpi	r24, 0xC4	; 196
     906:	09 f4       	brne	.+2      	; 0x90a <__stack+0xab>
     908:	4f c0       	rjmp	.+158    	; 0x9a8 <__stack+0x149>
     90a:	87 30       	cpi	r24, 0x07	; 7
     90c:	09 f0       	breq	.+2      	; 0x910 <__stack+0xb1>
     90e:	59 c0       	rjmp	.+178    	; 0x9c2 <__stack+0x163>
     910:	27 c0       	rjmp	.+78     	; 0x960 <__stack+0x101>
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
     912:	40 91 9a 00 	lds	r20, 0x009A
     916:	50 91 9b 00 	lds	r21, 0x009B
     91a:	60 91 9c 00 	lds	r22, 0x009C
     91e:	70 91 9d 00 	lds	r23, 0x009D
     922:	84 e6       	ldi	r24, 0x64	; 100
     924:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     928:	80 e0       	ldi	r24, 0x00	; 0
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
            break;
     92a:	51 c2       	rjmp	.+1186   	; 0xdce <__stack+0x56f>
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
     92c:	40 91 a2 00 	lds	r20, 0x00A2
     930:	50 91 a3 00 	lds	r21, 0x00A3
     934:	60 91 a4 00 	lds	r22, 0x00A4
     938:	70 91 a5 00 	lds	r23, 0x00A5
     93c:	84 e6       	ldi	r24, 0x64	; 100
     93e:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     942:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
            break;
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
            break;
     944:	44 c2       	rjmp	.+1160   	; 0xdce <__stack+0x56f>
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
     946:	40 91 a6 00 	lds	r20, 0x00A6
     94a:	50 91 a7 00 	lds	r21, 0x00A7
     94e:	60 91 a8 00 	lds	r22, 0x00A8
     952:	70 91 a9 00 	lds	r23, 0x00A9
     956:	84 e6       	ldi	r24, 0x64	; 100
     958:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     95c:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
            break;
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
            break;
     95e:	37 c2       	rjmp	.+1134   	; 0xdce <__stack+0x56f>
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
     960:	40 91 aa 00 	lds	r20, 0x00AA
     964:	50 91 ab 00 	lds	r21, 0x00AB
     968:	60 91 ac 00 	lds	r22, 0x00AC
     96c:	70 91 ad 00 	lds	r23, 0x00AD
     970:	84 e6       	ldi	r24, 0x64	; 100
     972:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     976:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
            break;
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
            break;
     978:	2a c2       	rjmp	.+1108   	; 0xdce <__stack+0x56f>
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
     97a:	40 91 9e 00 	lds	r20, 0x009E
     97e:	50 91 9f 00 	lds	r21, 0x009F
     982:	60 91 a0 00 	lds	r22, 0x00A0
     986:	70 91 a1 00 	lds	r23, 0x00A1
     98a:	84 e6       	ldi	r24, 0x64	; 100
     98c:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     990:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
            break;
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
            break;
     992:	1d c2       	rjmp	.+1082   	; 0xdce <__stack+0x56f>
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
     994:	40 91 ae 00 	lds	r20, 0x00AE
     998:	50 e0       	ldi	r21, 0x00	; 0
     99a:	60 e0       	ldi	r22, 0x00	; 0
     99c:	70 e0       	ldi	r23, 0x00	; 0
     99e:	84 e6       	ldi	r24, 0x64	; 100
     9a0:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     9a4:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
            break;
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
            break;
     9a6:	13 c2       	rjmp	.+1062   	; 0xdce <__stack+0x56f>
          case TB_PARAM_RFS_DISTANCE:
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
     9a8:	40 91 af 00 	lds	r20, 0x00AF
     9ac:	50 91 b0 00 	lds	r21, 0x00B0
     9b0:	60 91 b1 00 	lds	r22, 0x00B1
     9b4:	70 91 b2 00 	lds	r23, 0x00B2
     9b8:	84 e6       	ldi	r24, 0x64	; 100
     9ba:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     9be:	80 e0       	ldi	r24, 0x00	; 0
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
            break;
          case TB_PARAM_RFS_DISTANCE:
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
            break;
     9c0:	06 c2       	rjmp	.+1036   	; 0xdce <__stack+0x56f>
// doplnit nastavitelné parametry
          default:
            TB_SendAck(TB_ERR_VALUE, 0);
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	ba 01       	movw	r22, r20
     9c8:	84 e0       	ldi	r24, 0x04	; 4
     9ca:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     9ce:	80 e0       	ldi	r24, 0x00	; 0
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
            break;
// doplnit nastavitelné parametry
          default:
            TB_SendAck(TB_ERR_VALUE, 0);
            break;
     9d0:	fe c1       	rjmp	.+1020   	; 0xdce <__stack+0x56f>
        }
      }
      break;
    case TB_CMD_SIO:
		switch (TB_bufIn[TB_BUF_MOTOR])
     9d2:	20 91 ca 00 	lds	r18, 0x00CA
     9d6:	21 30       	cpi	r18, 0x01	; 1
     9d8:	09 f4       	brne	.+2      	; 0x9dc <__stack+0x17d>
     9da:	f6 c1       	rjmp	.+1004   	; 0xdc8 <__stack+0x569>
     9dc:	18 f0       	brcs	.+6      	; 0x9e4 <__stack+0x185>
     9de:	22 30       	cpi	r18, 0x02	; 2
     9e0:	49 f0       	breq	.+18     	; 0x9f4 <__stack+0x195>
     9e2:	54 c0       	rjmp	.+168    	; 0xa8c <__stack+0x22d>
		{
	        case 0:
				#ifdef TB_SIO_BANK_0_IMPLEMENTED
					return TB_CMD_SIO;
				#else
					TB_SendAck(TB_ERR_TYPE, 0); // invalid value
     9e4:	40 e0       	ldi	r20, 0x00	; 0
     9e6:	50 e0       	ldi	r21, 0x00	; 0
     9e8:	ba 01       	movw	r22, r20
     9ea:	83 e0       	ldi	r24, 0x03	; 3
     9ec:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     9f0:	8e e0       	ldi	r24, 0x0E	; 14
				#ifdef TB_SIO_BANK_0_IMPLEMENTED
					return TB_CMD_SIO;
				#else
					TB_SendAck(TB_ERR_TYPE, 0); // invalid value
				#endif
				break;
     9f2:	ed c1       	rjmp	.+986    	; 0xdce <__stack+0x56f>
				#else
					TB_SendAck(TB_ERR_TYPE, 0); // invalid value
				#endif
				break;
			case 2:
				switch (TB_bufIn[TB_BUF_TYPE])
     9f4:	20 91 c9 00 	lds	r18, 0x00C9
     9f8:	21 30       	cpi	r18, 0x01	; 1
     9fa:	c1 f0       	breq	.+48     	; 0xa2c <__stack+0x1cd>
     9fc:	18 f0       	brcs	.+6      	; 0xa04 <__stack+0x1a5>
     9fe:	22 30       	cpi	r18, 0x02	; 2
     a00:	49 f1       	breq	.+82     	; 0xa54 <__stack+0x1f5>
     a02:	3c c0       	rjmp	.+120    	; 0xa7c <__stack+0x21d>
				{
					case 0:
						TB_out.b0 = (TB_Value != 0);
     a04:	21 e0       	ldi	r18, 0x01	; 1
     a06:	67 2b       	or	r22, r23
     a08:	68 2b       	or	r22, r24
     a0a:	69 2b       	or	r22, r25
     a0c:	09 f4       	brne	.+2      	; 0xa10 <__stack+0x1b1>
     a0e:	20 e0       	ldi	r18, 0x00	; 0
     a10:	80 91 95 00 	lds	r24, 0x0095
     a14:	20 fb       	bst	r18, 0
     a16:	80 f9       	bld	r24, 0
     a18:	80 93 95 00 	sts	0x0095, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     a1c:	40 e0       	ldi	r20, 0x00	; 0
     a1e:	50 e0       	ldi	r21, 0x00	; 0
     a20:	ba 01       	movw	r22, r20
     a22:	84 e6       	ldi	r24, 0x64	; 100
     a24:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     a28:	8e e0       	ldi	r24, 0x0E	; 14
     a2a:	d1 c1       	rjmp	.+930    	; 0xdce <__stack+0x56f>
					case 0:
						TB_out.b0 = (TB_Value != 0);
						TB_SendAckOK();
						break;
					case 1:
						TB_out.b1 = (TB_Value != 0);
     a2c:	21 e0       	ldi	r18, 0x01	; 1
     a2e:	67 2b       	or	r22, r23
     a30:	68 2b       	or	r22, r24
     a32:	69 2b       	or	r22, r25
     a34:	09 f4       	brne	.+2      	; 0xa38 <__stack+0x1d9>
     a36:	20 e0       	ldi	r18, 0x00	; 0
     a38:	80 91 95 00 	lds	r24, 0x0095
     a3c:	20 fb       	bst	r18, 0
     a3e:	81 f9       	bld	r24, 1
     a40:	80 93 95 00 	sts	0x0095, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     a44:	40 e0       	ldi	r20, 0x00	; 0
     a46:	50 e0       	ldi	r21, 0x00	; 0
     a48:	ba 01       	movw	r22, r20
     a4a:	84 e6       	ldi	r24, 0x64	; 100
     a4c:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     a50:	8e e0       	ldi	r24, 0x0E	; 14
     a52:	bd c1       	rjmp	.+890    	; 0xdce <__stack+0x56f>
					case 1:
						TB_out.b1 = (TB_Value != 0);
						TB_SendAckOK();
						break;
					case 2:
						TB_out.b2 = (TB_Value != 0);
     a54:	21 e0       	ldi	r18, 0x01	; 1
     a56:	67 2b       	or	r22, r23
     a58:	68 2b       	or	r22, r24
     a5a:	69 2b       	or	r22, r25
     a5c:	09 f4       	brne	.+2      	; 0xa60 <__stack+0x201>
     a5e:	20 e0       	ldi	r18, 0x00	; 0
     a60:	80 91 95 00 	lds	r24, 0x0095
     a64:	20 fb       	bst	r18, 0
     a66:	82 f9       	bld	r24, 2
     a68:	80 93 95 00 	sts	0x0095, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     a6c:	40 e0       	ldi	r20, 0x00	; 0
     a6e:	50 e0       	ldi	r21, 0x00	; 0
     a70:	ba 01       	movw	r22, r20
     a72:	84 e6       	ldi	r24, 0x64	; 100
     a74:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     a78:	8e e0       	ldi	r24, 0x0E	; 14
     a7a:	a9 c1       	rjmp	.+850    	; 0xdce <__stack+0x56f>
					case 2:
						TB_out.b2 = (TB_Value != 0);
						TB_SendAckOK();
						break;
					default:
						TB_SendAck(TB_ERR_TYPE, 0); // invalid value
     a7c:	40 e0       	ldi	r20, 0x00	; 0
     a7e:	50 e0       	ldi	r21, 0x00	; 0
     a80:	ba 01       	movw	r22, r20
     a82:	83 e0       	ldi	r24, 0x03	; 3
     a84:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
		}
		return TB_CMD_SIO;
     a88:	8e e0       	ldi	r24, 0x0E	; 14
						TB_out.b2 = (TB_Value != 0);
						TB_SendAckOK();
						break;
					default:
						TB_SendAck(TB_ERR_TYPE, 0); // invalid value
					break;
     a8a:	a1 c1       	rjmp	.+834    	; 0xdce <__stack+0x56f>
				}
				break;
			default:
				TB_SendAck(TB_ERR_TYPE, 0); // invalid value
     a8c:	40 e0       	ldi	r20, 0x00	; 0
     a8e:	50 e0       	ldi	r21, 0x00	; 0
     a90:	ba 01       	movw	r22, r20
     a92:	83 e0       	ldi	r24, 0x03	; 3
     a94:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
		}
		return TB_CMD_SIO;
     a98:	8e e0       	ldi	r24, 0x0E	; 14
     a9a:	99 c1       	rjmp	.+818    	; 0xdce <__stack+0x56f>
		break;
    case TB_CMD_GIO:
		switch (TB_bufIn[TB_BUF_MOTOR])
     a9c:	80 91 ca 00 	lds	r24, 0x00CA
     aa0:	81 30       	cpi	r24, 0x01	; 1
     aa2:	29 f0       	breq	.+10     	; 0xaae <__stack+0x24f>
     aa4:	30 f0       	brcs	.+12     	; 0xab2 <__stack+0x253>
     aa6:	82 30       	cpi	r24, 0x02	; 2
     aa8:	09 f4       	brne	.+2      	; 0xaac <__stack+0x24d>
     aaa:	46 c0       	rjmp	.+140    	; 0xb38 <__stack+0x2d9>
     aac:	8f c1       	rjmp	.+798    	; 0xdcc <__stack+0x56d>
						break;
				}
				break;
			case 1: // analog inputs (2)
				//TB_SendAck(TB_ERR_VALUE, 0); // invalid value
				return TB_CMD_GIO;
     aae:	8f e0       	ldi	r24, 0x0F	; 15
     ab0:	8e c1       	rjmp	.+796    	; 0xdce <__stack+0x56f>
		break;
    case TB_CMD_GIO:
		switch (TB_bufIn[TB_BUF_MOTOR])
		{
			case 0: // inputs (4)
				switch (TB_bufIn[TB_BUF_TYPE])
     ab2:	80 91 c9 00 	lds	r24, 0x00C9
     ab6:	81 30       	cpi	r24, 0x01	; 1
     ab8:	89 f0       	breq	.+34     	; 0xadc <__stack+0x27d>
     aba:	28 f0       	brcs	.+10     	; 0xac6 <__stack+0x267>
     abc:	82 30       	cpi	r24, 0x02	; 2
     abe:	d1 f0       	breq	.+52     	; 0xaf4 <__stack+0x295>
     ac0:	83 30       	cpi	r24, 0x03	; 3
     ac2:	29 f1       	breq	.+74     	; 0xb0e <__stack+0x2af>
     ac4:	31 c0       	rjmp	.+98     	; 0xb28 <__stack+0x2c9>
				{
					case 0:
						TB_SendAck(TB_ERR_OK, TB_inp.b0);
     ac6:	40 91 c5 00 	lds	r20, 0x00C5
     aca:	41 70       	andi	r20, 0x01	; 1
     acc:	50 e0       	ldi	r21, 0x00	; 0
     ace:	60 e0       	ldi	r22, 0x00	; 0
     ad0:	70 e0       	ldi	r23, 0x00	; 0
     ad2:	84 e6       	ldi	r24, 0x64	; 100
     ad4:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ad8:	80 e0       	ldi	r24, 0x00	; 0
			case 0: // inputs (4)
				switch (TB_bufIn[TB_BUF_TYPE])
				{
					case 0:
						TB_SendAck(TB_ERR_OK, TB_inp.b0);
						break;
     ada:	79 c1       	rjmp	.+754    	; 0xdce <__stack+0x56f>
		            case 1:
						TB_SendAck(TB_ERR_OK, TB_inp.b1);
     adc:	40 91 c5 00 	lds	r20, 0x00C5
     ae0:	46 95       	lsr	r20
     ae2:	41 70       	andi	r20, 0x01	; 1
     ae4:	50 e0       	ldi	r21, 0x00	; 0
     ae6:	60 e0       	ldi	r22, 0x00	; 0
     ae8:	70 e0       	ldi	r23, 0x00	; 0
     aea:	84 e6       	ldi	r24, 0x64	; 100
     aec:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     af0:	80 e0       	ldi	r24, 0x00	; 0
					case 0:
						TB_SendAck(TB_ERR_OK, TB_inp.b0);
						break;
		            case 1:
						TB_SendAck(TB_ERR_OK, TB_inp.b1);
						break;
     af2:	6d c1       	rjmp	.+730    	; 0xdce <__stack+0x56f>
					case 2:
						TB_SendAck(TB_ERR_OK, TB_inp.b2);
     af4:	40 91 c5 00 	lds	r20, 0x00C5
     af8:	42 fb       	bst	r20, 2
     afa:	44 27       	eor	r20, r20
     afc:	40 f9       	bld	r20, 0
     afe:	50 e0       	ldi	r21, 0x00	; 0
     b00:	60 e0       	ldi	r22, 0x00	; 0
     b02:	70 e0       	ldi	r23, 0x00	; 0
     b04:	84 e6       	ldi	r24, 0x64	; 100
     b06:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b0a:	80 e0       	ldi	r24, 0x00	; 0
		            case 1:
						TB_SendAck(TB_ERR_OK, TB_inp.b1);
						break;
					case 2:
						TB_SendAck(TB_ERR_OK, TB_inp.b2);
						break;
     b0c:	60 c1       	rjmp	.+704    	; 0xdce <__stack+0x56f>
					case 3:
						TB_SendAck(TB_ERR_OK, TB_inp.b3);
     b0e:	40 91 c5 00 	lds	r20, 0x00C5
     b12:	43 fb       	bst	r20, 3
     b14:	44 27       	eor	r20, r20
     b16:	40 f9       	bld	r20, 0
     b18:	50 e0       	ldi	r21, 0x00	; 0
     b1a:	60 e0       	ldi	r22, 0x00	; 0
     b1c:	70 e0       	ldi	r23, 0x00	; 0
     b1e:	84 e6       	ldi	r24, 0x64	; 100
     b20:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b24:	80 e0       	ldi	r24, 0x00	; 0
					case 2:
						TB_SendAck(TB_ERR_OK, TB_inp.b2);
						break;
					case 3:
						TB_SendAck(TB_ERR_OK, TB_inp.b3);
						break;
     b26:	53 c1       	rjmp	.+678    	; 0xdce <__stack+0x56f>
					default:
						TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     b28:	40 e0       	ldi	r20, 0x00	; 0
     b2a:	50 e0       	ldi	r21, 0x00	; 0
     b2c:	ba 01       	movw	r22, r20
     b2e:	84 e0       	ldi	r24, 0x04	; 4
     b30:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b34:	80 e0       	ldi	r24, 0x00	; 0
					case 3:
						TB_SendAck(TB_ERR_OK, TB_inp.b3);
						break;
					default:
						TB_SendAck(TB_ERR_VALUE, 0); // invalid value
						break;
     b36:	4b c1       	rjmp	.+662    	; 0xdce <__stack+0x56f>
			case 1: // analog inputs (2)
				//TB_SendAck(TB_ERR_VALUE, 0); // invalid value
				return TB_CMD_GIO;
				break;
			case 2: // outputs (2);
				switch (TB_bufIn[TB_BUF_TYPE])
     b38:	80 91 c9 00 	lds	r24, 0x00C9
     b3c:	88 23       	and	r24, r24
     b3e:	19 f0       	breq	.+6      	; 0xb46 <__stack+0x2e7>
     b40:	81 30       	cpi	r24, 0x01	; 1
     b42:	61 f0       	breq	.+24     	; 0xb5c <__stack+0x2fd>
     b44:	17 c0       	rjmp	.+46     	; 0xb74 <__stack+0x315>
				{
					case 0:
						TB_SendAck(TB_ERR_OK, TB_out.b0);
     b46:	40 91 95 00 	lds	r20, 0x0095
     b4a:	41 70       	andi	r20, 0x01	; 1
     b4c:	50 e0       	ldi	r21, 0x00	; 0
     b4e:	60 e0       	ldi	r22, 0x00	; 0
     b50:	70 e0       	ldi	r23, 0x00	; 0
     b52:	84 e6       	ldi	r24, 0x64	; 100
     b54:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b58:	80 e0       	ldi	r24, 0x00	; 0
			case 2: // outputs (2);
				switch (TB_bufIn[TB_BUF_TYPE])
				{
					case 0:
						TB_SendAck(TB_ERR_OK, TB_out.b0);
						break;
     b5a:	39 c1       	rjmp	.+626    	; 0xdce <__stack+0x56f>
					case 1:
						TB_SendAck(TB_ERR_OK, TB_out.b1);
     b5c:	40 91 95 00 	lds	r20, 0x0095
     b60:	46 95       	lsr	r20
     b62:	41 70       	andi	r20, 0x01	; 1
     b64:	50 e0       	ldi	r21, 0x00	; 0
     b66:	60 e0       	ldi	r22, 0x00	; 0
     b68:	70 e0       	ldi	r23, 0x00	; 0
     b6a:	84 e6       	ldi	r24, 0x64	; 100
     b6c:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b70:	80 e0       	ldi	r24, 0x00	; 0
					case 0:
						TB_SendAck(TB_ERR_OK, TB_out.b0);
						break;
					case 1:
						TB_SendAck(TB_ERR_OK, TB_out.b1);
						break;
     b72:	2d c1       	rjmp	.+602    	; 0xdce <__stack+0x56f>
					default:
						TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     b74:	40 e0       	ldi	r20, 0x00	; 0
     b76:	50 e0       	ldi	r21, 0x00	; 0
     b78:	ba 01       	movw	r22, r20
     b7a:	84 e0       	ldi	r24, 0x04	; 4
     b7c:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b80:	80 e0       	ldi	r24, 0x00	; 0
					case 1:
						TB_SendAck(TB_ERR_OK, TB_out.b1);
						break;
					default:
						TB_SendAck(TB_ERR_VALUE, 0); // invalid value
						break;
     b82:	25 c1       	rjmp	.+586    	; 0xdce <__stack+0x56f>
				break;
			default:
				TB_SendAck(TB_ERR_VALUE, TB_bufIn[TB_BUF_MOTOR]); // invalid value
				break;
		}*/
		return TB_CMD_VENTIL;
     b84:	80 e1       	ldi	r24, 0x10	; 16
     b86:	23 c1       	rjmp	.+582    	; 0xdce <__stack+0x56f>
		break;
    case TB_CMD_RFS:
		return TB_CMD_RFS;
     b88:	8d e0       	ldi	r24, 0x0D	; 13
     b8a:	21 c1       	rjmp	.+578    	; 0xdce <__stack+0x56f>
		break;
    case TB_CMD_SGP:
		if (TB_bufIn[TB_BUF_MOTOR] != 0)
     b8c:	20 91 ca 00 	lds	r18, 0x00CA
     b90:	22 23       	and	r18, r18
     b92:	41 f0       	breq	.+16     	; 0xba4 <__stack+0x345>
		{
			TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     b94:	40 e0       	ldi	r20, 0x00	; 0
     b96:	50 e0       	ldi	r21, 0x00	; 0
     b98:	ba 01       	movw	r22, r20
     b9a:	84 e0       	ldi	r24, 0x04	; 4
     b9c:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ba0:	80 e0       	ldi	r24, 0x00	; 0
     ba2:	15 c1       	rjmp	.+554    	; 0xdce <__stack+0x56f>
		{
			TB_SendAck(TB_ERR_VALUE, 0); // invalid value
		}
		else
		{
			switch (TB_bufIn[TB_BUF_TYPE])
     ba4:	20 91 c9 00 	lds	r18, 0x00C9
     ba8:	21 34       	cpi	r18, 0x41	; 65
     baa:	51 f1       	breq	.+84     	; 0xc00 <__stack+0x3a1>
     bac:	18 f4       	brcc	.+6      	; 0xbb4 <__stack+0x355>
     bae:	20 34       	cpi	r18, 0x40	; 64
     bb0:	41 f0       	breq	.+16     	; 0xbc2 <__stack+0x363>
     bb2:	86 c0       	rjmp	.+268    	; 0xcc0 <__stack+0x461>
     bb4:	22 34       	cpi	r18, 0x42	; 66
     bb6:	09 f4       	brne	.+2      	; 0xbba <__stack+0x35b>
     bb8:	43 c0       	rjmp	.+134    	; 0xc40 <__stack+0x3e1>
     bba:	2c 34       	cpi	r18, 0x4C	; 76
     bbc:	09 f4       	brne	.+2      	; 0xbc0 <__stack+0x361>
     bbe:	60 c0       	rjmp	.+192    	; 0xc80 <__stack+0x421>
     bc0:	7f c0       	rjmp	.+254    	; 0xcc0 <__stack+0x461>
			{
				case TB_GBPARAM_EEMAGIC:
					if (TB_Value != TB_gbparam.eemagic)
     bc2:	00 91 c0 00 	lds	r16, 0x00C0
     bc6:	10 e0       	ldi	r17, 0x00	; 0
     bc8:	20 e0       	ldi	r18, 0x00	; 0
     bca:	30 e0       	ldi	r19, 0x00	; 0
     bcc:	60 17       	cp	r22, r16
     bce:	71 07       	cpc	r23, r17
     bd0:	82 07       	cpc	r24, r18
     bd2:	93 07       	cpc	r25, r19
     bd4:	69 f0       	breq	.+26     	; 0xbf0 <__stack+0x391>
					{
						TB_gbparam.eemagic = TB_Value;
     bd6:	60 93 c0 00 	sts	0x00C0, r22
						b = (void *) &(TB_gbparam.eemagic) - (void *) &(TB_gbparam);
     bda:	19 82       	std	Y+1, r1	; 0x01
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.eemagic);
     bdc:	49 81       	ldd	r20, Y+1	; 0x01
     bde:	20 91 d0 00 	lds	r18, 0x00D0
     be2:	30 91 d1 00 	lds	r19, 0x00D1
     be6:	c9 01       	movw	r24, r18
     be8:	84 0f       	add	r24, r20
     bea:	91 1d       	adc	r25, r1
     bec:	0e 94 de 08 	call	0x11bc	; 0x11bc <__eeupd_byte_m32>
					}
					TB_SendAck(TB_ERR_OK, 0);
     bf0:	40 e0       	ldi	r20, 0x00	; 0
     bf2:	50 e0       	ldi	r21, 0x00	; 0
     bf4:	ba 01       	movw	r22, r20
     bf6:	84 e6       	ldi	r24, 0x64	; 100
     bf8:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     bfc:	80 e0       	ldi	r24, 0x00	; 0
						TB_gbparam.eemagic = TB_Value;
						b = (void *) &(TB_gbparam.eemagic) - (void *) &(TB_gbparam);
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.eemagic);
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
     bfe:	e7 c0       	rjmp	.+462    	; 0xdce <__stack+0x56f>
				case TB_GBPARAM_BAUD:
					if (TB_Value != TB_gbparam.baud)
     c00:	00 91 c1 00 	lds	r16, 0x00C1
     c04:	10 e0       	ldi	r17, 0x00	; 0
     c06:	20 e0       	ldi	r18, 0x00	; 0
     c08:	30 e0       	ldi	r19, 0x00	; 0
     c0a:	60 17       	cp	r22, r16
     c0c:	71 07       	cpc	r23, r17
     c0e:	82 07       	cpc	r24, r18
     c10:	93 07       	cpc	r25, r19
     c12:	71 f0       	breq	.+28     	; 0xc30 <__stack+0x3d1>
					{
						TB_gbparam.baud = TB_Value;
     c14:	60 93 c1 00 	sts	0x00C1, r22
						b = (void *) &(TB_gbparam.baud) - (void *) &(TB_gbparam);
     c18:	21 e0       	ldi	r18, 0x01	; 1
     c1a:	29 83       	std	Y+1, r18	; 0x01
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.baud);
     c1c:	49 81       	ldd	r20, Y+1	; 0x01
     c1e:	20 91 d0 00 	lds	r18, 0x00D0
     c22:	30 91 d1 00 	lds	r19, 0x00D1
     c26:	c9 01       	movw	r24, r18
     c28:	84 0f       	add	r24, r20
     c2a:	91 1d       	adc	r25, r1
     c2c:	0e 94 de 08 	call	0x11bc	; 0x11bc <__eeupd_byte_m32>
					}
					TB_SendAck(TB_ERR_OK, 0);
     c30:	40 e0       	ldi	r20, 0x00	; 0
     c32:	50 e0       	ldi	r21, 0x00	; 0
     c34:	ba 01       	movw	r22, r20
     c36:	84 e6       	ldi	r24, 0x64	; 100
     c38:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c3c:	80 e0       	ldi	r24, 0x00	; 0
						TB_gbparam.baud = TB_Value;
						b = (void *) &(TB_gbparam.baud) - (void *) &(TB_gbparam);
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.baud);
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
     c3e:	c7 c0       	rjmp	.+398    	; 0xdce <__stack+0x56f>
				case TB_GBPARAM_ADDRESS:
					if (TB_Value != TB_gbparam.address)
     c40:	00 91 c2 00 	lds	r16, 0x00C2
     c44:	10 e0       	ldi	r17, 0x00	; 0
     c46:	20 e0       	ldi	r18, 0x00	; 0
     c48:	30 e0       	ldi	r19, 0x00	; 0
     c4a:	60 17       	cp	r22, r16
     c4c:	71 07       	cpc	r23, r17
     c4e:	82 07       	cpc	r24, r18
     c50:	93 07       	cpc	r25, r19
     c52:	71 f0       	breq	.+28     	; 0xc70 <__stack+0x411>
					{
						TB_gbparam.address = TB_Value;
     c54:	60 93 c2 00 	sts	0x00C2, r22
				        b = (void *) &(TB_gbparam.address) - (void *) &(TB_gbparam);
     c58:	22 e0       	ldi	r18, 0x02	; 2
     c5a:	29 83       	std	Y+1, r18	; 0x01
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.address);
     c5c:	49 81       	ldd	r20, Y+1	; 0x01
     c5e:	20 91 d0 00 	lds	r18, 0x00D0
     c62:	30 91 d1 00 	lds	r19, 0x00D1
     c66:	c9 01       	movw	r24, r18
     c68:	84 0f       	add	r24, r20
     c6a:	91 1d       	adc	r25, r1
     c6c:	0e 94 de 08 	call	0x11bc	; 0x11bc <__eeupd_byte_m32>
					}
					TB_SendAck(TB_ERR_OK, 0);
     c70:	40 e0       	ldi	r20, 0x00	; 0
     c72:	50 e0       	ldi	r21, 0x00	; 0
     c74:	ba 01       	movw	r22, r20
     c76:	84 e6       	ldi	r24, 0x64	; 100
     c78:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c7c:	80 e0       	ldi	r24, 0x00	; 0
						TB_gbparam.address = TB_Value;
				        b = (void *) &(TB_gbparam.address) - (void *) &(TB_gbparam);
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.address);
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
     c7e:	a7 c0       	rjmp	.+334    	; 0xdce <__stack+0x56f>
				case TB_GBPARAM_HOST_ADDR:
					if (TB_Value != TB_gbparam.host_address)
     c80:	00 91 c4 00 	lds	r16, 0x00C4
     c84:	10 e0       	ldi	r17, 0x00	; 0
     c86:	20 e0       	ldi	r18, 0x00	; 0
     c88:	30 e0       	ldi	r19, 0x00	; 0
     c8a:	60 17       	cp	r22, r16
     c8c:	71 07       	cpc	r23, r17
     c8e:	82 07       	cpc	r24, r18
     c90:	93 07       	cpc	r25, r19
     c92:	71 f0       	breq	.+28     	; 0xcb0 <__stack+0x451>
					{
						TB_gbparam.host_address = TB_Value;
     c94:	60 93 c4 00 	sts	0x00C4, r22
						b = (void *) &(TB_gbparam.host_address) - (void *) &(TB_gbparam);
     c98:	24 e0       	ldi	r18, 0x04	; 4
     c9a:	29 83       	std	Y+1, r18	; 0x01
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.host_address);
     c9c:	49 81       	ldd	r20, Y+1	; 0x01
     c9e:	20 91 d0 00 	lds	r18, 0x00D0
     ca2:	30 91 d1 00 	lds	r19, 0x00D1
     ca6:	c9 01       	movw	r24, r18
     ca8:	84 0f       	add	r24, r20
     caa:	91 1d       	adc	r25, r1
     cac:	0e 94 de 08 	call	0x11bc	; 0x11bc <__eeupd_byte_m32>
					}
					TB_SendAck(TB_ERR_OK, 0);
     cb0:	40 e0       	ldi	r20, 0x00	; 0
     cb2:	50 e0       	ldi	r21, 0x00	; 0
     cb4:	ba 01       	movw	r22, r20
     cb6:	84 e6       	ldi	r24, 0x64	; 100
     cb8:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     cbc:	80 e0       	ldi	r24, 0x00	; 0
						TB_gbparam.host_address = TB_Value;
						b = (void *) &(TB_gbparam.host_address) - (void *) &(TB_gbparam);
						eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.host_address);
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
     cbe:	87 c0       	rjmp	.+270    	; 0xdce <__stack+0x56f>
				default:
					TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     cc0:	40 e0       	ldi	r20, 0x00	; 0
     cc2:	50 e0       	ldi	r21, 0x00	; 0
     cc4:	ba 01       	movw	r22, r20
     cc6:	84 e0       	ldi	r24, 0x04	; 4
     cc8:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ccc:	80 e0       	ldi	r24, 0x00	; 0
					}
					TB_SendAck(TB_ERR_OK, 0);
					break;
				default:
					TB_SendAck(TB_ERR_VALUE, 0); // invalid value
					break;
     cce:	7f c0       	rjmp	.+254    	; 0xdce <__stack+0x56f>
			}
      }
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     cd0:	80 91 ca 00 	lds	r24, 0x00CA
     cd4:	88 23       	and	r24, r24
     cd6:	41 f0       	breq	.+16     	; 0xce8 <__stack+0x489>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     cd8:	40 e0       	ldi	r20, 0x00	; 0
     cda:	50 e0       	ldi	r21, 0x00	; 0
     cdc:	ba 01       	movw	r22, r20
     cde:	84 e0       	ldi	r24, 0x04	; 4
     ce0:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ce4:	80 e0       	ldi	r24, 0x00	; 0
     ce6:	73 c0       	rjmp	.+230    	; 0xdce <__stack+0x56f>
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     ce8:	80 91 c9 00 	lds	r24, 0x00C9
     cec:	81 34       	cpi	r24, 0x41	; 65
     cee:	49 f0       	breq	.+18     	; 0xd02 <__stack+0x4a3>
     cf0:	18 f4       	brcc	.+6      	; 0xcf8 <__stack+0x499>
     cf2:	80 34       	cpi	r24, 0x40	; 64
     cf4:	21 f1       	breq	.+72     	; 0xd3e <__stack+0x4df>
     cf6:	2d c0       	rjmp	.+90     	; 0xd52 <__stack+0x4f3>
     cf8:	82 34       	cpi	r24, 0x42	; 66
     cfa:	69 f0       	breq	.+26     	; 0xd16 <__stack+0x4b7>
     cfc:	8c 34       	cpi	r24, 0x4C	; 76
     cfe:	a9 f0       	breq	.+42     	; 0xd2a <__stack+0x4cb>
     d00:	28 c0       	rjmp	.+80     	; 0xd52 <__stack+0x4f3>
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
     d02:	40 91 c1 00 	lds	r20, 0x00C1
     d06:	50 e0       	ldi	r21, 0x00	; 0
     d08:	60 e0       	ldi	r22, 0x00	; 0
     d0a:	70 e0       	ldi	r23, 0x00	; 0
     d0c:	84 e6       	ldi	r24, 0x64	; 100
     d0e:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     d12:	80 e0       	ldi	r24, 0x00	; 0
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
            break;
     d14:	5c c0       	rjmp	.+184    	; 0xdce <__stack+0x56f>
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
     d16:	40 91 c2 00 	lds	r20, 0x00C2
     d1a:	50 e0       	ldi	r21, 0x00	; 0
     d1c:	60 e0       	ldi	r22, 0x00	; 0
     d1e:	70 e0       	ldi	r23, 0x00	; 0
     d20:	84 e6       	ldi	r24, 0x64	; 100
     d22:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     d26:	80 e0       	ldi	r24, 0x00	; 0
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
            break;
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
            break;
     d28:	52 c0       	rjmp	.+164    	; 0xdce <__stack+0x56f>
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
     d2a:	40 91 c4 00 	lds	r20, 0x00C4
     d2e:	50 e0       	ldi	r21, 0x00	; 0
     d30:	60 e0       	ldi	r22, 0x00	; 0
     d32:	70 e0       	ldi	r23, 0x00	; 0
     d34:	84 e6       	ldi	r24, 0x64	; 100
     d36:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     d3a:	80 e0       	ldi	r24, 0x00	; 0
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
            break;
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
            break;
     d3c:	48 c0       	rjmp	.+144    	; 0xdce <__stack+0x56f>
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
     d3e:	40 91 c0 00 	lds	r20, 0x00C0
     d42:	50 e0       	ldi	r21, 0x00	; 0
     d44:	60 e0       	ldi	r22, 0x00	; 0
     d46:	70 e0       	ldi	r23, 0x00	; 0
     d48:	84 e6       	ldi	r24, 0x64	; 100
     d4a:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     d4e:	80 e0       	ldi	r24, 0x00	; 0
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
            break;
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
            break;
     d50:	3e c0       	rjmp	.+124    	; 0xdce <__stack+0x56f>
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     d52:	40 e0       	ldi	r20, 0x00	; 0
     d54:	50 e0       	ldi	r21, 0x00	; 0
     d56:	ba 01       	movw	r22, r20
     d58:	84 e0       	ldi	r24, 0x04	; 4
     d5a:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     d5e:	80 e0       	ldi	r24, 0x00	; 0
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
            break;
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
            break;
     d60:	36 c0       	rjmp	.+108    	; 0xdce <__stack+0x56f>
        }
      }
      break;
    case 136: // get module version
      if (TB_bufIn[TB_BUF_TYPE] == 0) {
     d62:	80 91 c9 00 	lds	r24, 0x00C9
     d66:	81 11       	cpse	r24, r1
     d68:	1c c0       	rjmp	.+56     	; 0xda2 <__stack+0x543>
        // text mode
        TB_bufOut[0] = TB_AddrReply;
     d6a:	80 91 d2 00 	lds	r24, 0x00D2
     d6e:	80 93 b7 00 	sts	0x00B7, r24
        TB_bufOut[1] = '1';
     d72:	81 e3       	ldi	r24, 0x31	; 49
     d74:	80 93 b8 00 	sts	0x00B8, r24
        TB_bufOut[2] = '0';
     d78:	90 e3       	ldi	r25, 0x30	; 48
     d7a:	90 93 b9 00 	sts	0x00B9, r25
        TB_bufOut[3] = '2';
     d7e:	22 e3       	ldi	r18, 0x32	; 50
     d80:	20 93 ba 00 	sts	0x00BA, r18
        TB_bufOut[4] = '1';
     d84:	80 93 bb 00 	sts	0x00BB, r24
        TB_bufOut[5] = 'V';
     d88:	36 e5       	ldi	r19, 0x56	; 86
     d8a:	30 93 bc 00 	sts	0x00BC, r19
        TB_bufOut[6] = '1';
     d8e:	80 93 bd 00 	sts	0x00BD, r24
        TB_bufOut[7] = '2';
     d92:	20 93 be 00 	sts	0x00BE, r18
        TB_bufOut[8] = '0';
     d96:	90 93 bf 00 	sts	0x00BF, r25
        TB_Send();
     d9a:	0e 94 33 03 	call	0x666	; 0x666 <TB_Send>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     d9e:	80 e0       	ldi	r24, 0x00	; 0
     da0:	16 c0       	rjmp	.+44     	; 0xdce <__stack+0x56f>
        TB_bufOut[7] = '2';
        TB_bufOut[8] = '0';
        TB_Send();
       } else {
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
     da2:	40 e4       	ldi	r20, 0x40	; 64
     da4:	50 e3       	ldi	r21, 0x30	; 48
     da6:	60 e2       	ldi	r22, 0x20	; 32
     da8:	70 e1       	ldi	r23, 0x10	; 16
     daa:	84 e6       	ldi	r24, 0x64	; 100
     dac:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     db0:	80 e0       	ldi	r24, 0x00	; 0
     db2:	0d c0       	rjmp	.+26     	; 0xdce <__stack+0x56f>
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
      };
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
     db4:	40 e0       	ldi	r20, 0x00	; 0
     db6:	50 e0       	ldi	r21, 0x00	; 0
     db8:	ba 01       	movw	r22, r20
     dba:	82 e0       	ldi	r24, 0x02	; 2
     dbc:	0e 94 83 03 	call	0x706	; 0x706 <TB_SendAck>
      return 0;
     dc0:	80 e0       	ldi	r24, 0x00	; 0
     dc2:	05 c0       	rjmp	.+10     	; 0xdce <__stack+0x56f>
    case TB_CMD_ROL:
      TB_SendAck(TB_ERR_OK, 0);
      return TB_CMD_ROL;
      break;
    case TB_CMD_MVP:
      return TB_CMD_MVP;
     dc4:	84 e0       	ldi	r24, 0x04	; 4
     dc6:	03 c0       	rjmp	.+6      	; 0xdce <__stack+0x56f>
					TB_SendAck(TB_ERR_TYPE, 0); // invalid value
				#endif
				break;
			case 1:
				#ifdef TB_SIO_BANK_1_IMPLEMENTED
					return TB_CMD_SIO;
     dc8:	8e e0       	ldi	r24, 0x0E	; 14
     dca:	01 c0       	rjmp	.+2      	; 0xdce <__stack+0x56f>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     dcc:	80 e0       	ldi	r24, 0x00	; 0
}
     dce:	0f 90       	pop	r0
     dd0:	df 91       	pop	r29
     dd2:	cf 91       	pop	r28
     dd4:	1f 91       	pop	r17
     dd6:	0f 91       	pop	r16
     dd8:	08 95       	ret

00000dda <uart_get_char>:
  return 9;
}

inline byte uart_rx_empty(void)
{
  return (uart0_buf_rx_ptr_e == uart0_buf_rx_ptr_b);
     dda:	90 91 83 00 	lds	r25, 0x0083
     dde:	80 91 84 00 	lds	r24, 0x0084
  // read     -> b++, read *b
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;
  
  if (uart_rx_empty()) return 0;
     de2:	98 17       	cp	r25, r24
     de4:	61 f0       	breq	.+24     	; 0xdfe <uart_get_char+0x24>

  ptr = (uart0_buf_rx_ptr_b+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     de6:	90 91 84 00 	lds	r25, 0x0084
     dea:	9f 5f       	subi	r25, 0xFF	; 255
     dec:	9f 70       	andi	r25, 0x0F	; 15
  res = uart0_buf_rx[ptr];
     dee:	e9 2f       	mov	r30, r25
     df0:	f0 e0       	ldi	r31, 0x00	; 0
     df2:	e4 59       	subi	r30, 0x94	; 148
     df4:	fe 4f       	sbci	r31, 0xFE	; 254
     df6:	80 81       	ld	r24, Z
  uart0_buf_rx_ptr_b = ptr;
     df8:	90 93 84 00 	sts	0x0084, r25
  return res;
     dfc:	08 95       	ret
  // read     -> b++, read *b
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;
  
  if (uart_rx_empty()) return 0;
     dfe:	80 e0       	ldi	r24, 0x00	; 0
  ptr = (uart0_buf_rx_ptr_b+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
  res = uart0_buf_rx[ptr];
  uart0_buf_rx_ptr_b = ptr;
  return res;
  
}
     e00:	08 95       	ret

00000e02 <uart_receive_char>:
{
  // write    -> e++, write *e
  // interrupt safe -> write *(e+1); e++
  byte ptr;

  ptr = (uart0_buf_rx_ptr_e+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     e02:	90 91 83 00 	lds	r25, 0x0083
     e06:	9f 5f       	subi	r25, 0xFF	; 255
     e08:	9f 70       	andi	r25, 0x0F	; 15
  uart0_buf_rx[ptr] = dat;
     e0a:	e9 2f       	mov	r30, r25
     e0c:	f0 e0       	ldi	r31, 0x00	; 0
     e0e:	e4 59       	subi	r30, 0x94	; 148
     e10:	fe 4f       	sbci	r31, 0xFE	; 254
     e12:	80 83       	st	Z, r24
  uart0_buf_rx_ptr_e = ptr;
     e14:	90 93 83 00 	sts	0x0083, r25
     e18:	08 95       	ret

00000e1a <uart_send_char>:
char uart_send_char(void)
{
  byte ptr;
  byte res;

  ptr = uart0_buf_tx_ptr;
     e1a:	90 91 82 00 	lds	r25, 0x0082
  res = uart0_buf_tx[ptr];
     e1e:	e9 2f       	mov	r30, r25
     e20:	f0 e0       	ldi	r31, 0x00	; 0
     e22:	ed 52       	subi	r30, 0x2D	; 45
     e24:	ff 4f       	sbci	r31, 0xFF	; 255
     e26:	80 81       	ld	r24, Z
  uart0_buf_tx_ptr = ptr+1;
     e28:	9f 5f       	subi	r25, 0xFF	; 255
     e2a:	90 93 82 00 	sts	0x0082, r25
  return res;
}
     e2e:	08 95       	ret

00000e30 <uart_send>:
/******************************************************/
// start sending TX buffer
/******************************************************/
void uart_send(void)
{
  if (uart0_flags.txing == false) {
     e30:	80 91 7b 00 	lds	r24, 0x007B
     e34:	80 fd       	sbrc	r24, 0
     e36:	0b c0       	rjmp	.+22     	; 0xe4e <uart_send+0x1e>
    // is some data in buffer ?
    uart0_flags.txing = true;
     e38:	80 91 7b 00 	lds	r24, 0x007B
     e3c:	81 60       	ori	r24, 0x01	; 1
     e3e:	80 93 7b 00 	sts	0x007B, r24
    //uart0_tx_timeout = UART0_TX_TIMEOUT;
    UART0_TX_ENA;  // tx mode
     e42:	92 9a       	sbi	0x12, 2	; 18
    uart0_buf_tx_ptr = 0; // send first byte from buffer
     e44:	10 92 82 00 	sts	0x0082, r1
    UART0_PROC_UDR = uart_send_char();
     e48:	0e 94 0d 07 	call	0xe1a	; 0xe1a <uart_send_char>
     e4c:	8c b9       	out	0x0c, r24	; 12
     e4e:	08 95       	ret

00000e50 <uart_interrupt_rx>:
/******************************************************/
// Enable/disable interrupts
/******************************************************/
void uart_interrupt_rx(byte enable)
{
  if (enable)
     e50:	88 23       	and	r24, r24
     e52:	11 f0       	breq	.+4      	; 0xe58 <uart_interrupt_rx+0x8>
    UART0_PROC_UCSRB |= BV(UART0_PROC_RXCIE);
     e54:	57 9a       	sbi	0x0a, 7	; 10
     e56:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_RXCIE);
     e58:	57 98       	cbi	0x0a, 7	; 10
     e5a:	08 95       	ret

00000e5c <uart_interrupt_tx>:
}

void uart_interrupt_tx(byte enable)
{
  if (enable)
     e5c:	88 23       	and	r24, r24
     e5e:	11 f0       	breq	.+4      	; 0xe64 <uart_interrupt_tx+0x8>
    UART0_PROC_UCSRB |= BV(UART0_PROC_TXCIE);
     e60:	56 9a       	sbi	0x0a, 6	; 10
     e62:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_TXCIE);
     e64:	56 98       	cbi	0x0a, 6	; 10
     e66:	08 95       	ret

00000e68 <__vector_13>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_RX_vect)
{
     e68:	1f 92       	push	r1
     e6a:	0f 92       	push	r0
     e6c:	0f b6       	in	r0, 0x3f	; 63
     e6e:	0f 92       	push	r0
     e70:	11 24       	eor	r1, r1
     e72:	2f 93       	push	r18
     e74:	3f 93       	push	r19
     e76:	4f 93       	push	r20
     e78:	5f 93       	push	r21
     e7a:	6f 93       	push	r22
     e7c:	7f 93       	push	r23
     e7e:	8f 93       	push	r24
     e80:	9f 93       	push	r25
     e82:	af 93       	push	r26
     e84:	bf 93       	push	r27
     e86:	ef 93       	push	r30
     e88:	ff 93       	push	r31
  byte tmpDat;
  byte tmpStatus;
  
  uart0_rx_timeout = UART0_TIMEOUT;
     e8a:	85 e0       	ldi	r24, 0x05	; 5
     e8c:	80 93 7d 00 	sts	0x007D, r24
  tmpStatus = UART0_PROC_UCSRA;
     e90:	8b b1       	in	r24, 0x0b	; 11
  uart0_status |= tmpStatus;
     e92:	90 91 7c 00 	lds	r25, 0x007C
     e96:	89 2b       	or	r24, r25
     e98:	80 93 7c 00 	sts	0x007C, r24
  tmpDat = UART0_PROC_UDR;
     e9c:	8c b1       	in	r24, 0x0c	; 12
  uart_receive_char(tmpDat);
     e9e:	0e 94 01 07 	call	0xe02	; 0xe02 <uart_receive_char>
}
     ea2:	ff 91       	pop	r31
     ea4:	ef 91       	pop	r30
     ea6:	bf 91       	pop	r27
     ea8:	af 91       	pop	r26
     eaa:	9f 91       	pop	r25
     eac:	8f 91       	pop	r24
     eae:	7f 91       	pop	r23
     eb0:	6f 91       	pop	r22
     eb2:	5f 91       	pop	r21
     eb4:	4f 91       	pop	r20
     eb6:	3f 91       	pop	r19
     eb8:	2f 91       	pop	r18
     eba:	0f 90       	pop	r0
     ebc:	0f be       	out	0x3f, r0	; 63
     ebe:	0f 90       	pop	r0
     ec0:	1f 90       	pop	r1
     ec2:	18 95       	reti

00000ec4 <__vector_15>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_TX_vect)
{
     ec4:	1f 92       	push	r1
     ec6:	0f 92       	push	r0
     ec8:	0f b6       	in	r0, 0x3f	; 63
     eca:	0f 92       	push	r0
     ecc:	11 24       	eor	r1, r1
     ece:	2f 93       	push	r18
     ed0:	3f 93       	push	r19
     ed2:	4f 93       	push	r20
     ed4:	5f 93       	push	r21
     ed6:	6f 93       	push	r22
     ed8:	7f 93       	push	r23
     eda:	8f 93       	push	r24
     edc:	9f 93       	push	r25
     ede:	af 93       	push	r26
     ee0:	bf 93       	push	r27
     ee2:	ef 93       	push	r30
     ee4:	ff 93       	push	r31
  byte tmpDat;

  // ???
  if (uart0_flags.txing == false) return;
     ee6:	80 91 7b 00 	lds	r24, 0x007B
     eea:	80 ff       	sbrs	r24, 0
     eec:	0e c0       	rjmp	.+28     	; 0xf0a <__vector_15+0x46>

  // is next data in buffer?
  if (uart0_buf_tx_ptr > 8) {
     eee:	80 91 82 00 	lds	r24, 0x0082
     ef2:	89 30       	cpi	r24, 0x09	; 9
     ef4:	38 f0       	brcs	.+14     	; 0xf04 <__vector_15+0x40>
    // whole buffer was sended
    uart0_flags.txing = FALSE;
     ef6:	80 91 7b 00 	lds	r24, 0x007B
     efa:	8e 7f       	andi	r24, 0xFE	; 254
     efc:	80 93 7b 00 	sts	0x007B, r24
    // if whole packed was send, wait for response
    //uart0_flags.wait_tx = TRUE;
    UART0_TX_DIS;   // rx mode
     f00:	92 98       	cbi	0x12, 2	; 18
    return;
     f02:	03 c0       	rjmp	.+6      	; 0xf0a <__vector_15+0x46>
  } else {
    // send next byte
    tmpDat = uart_send_char();
     f04:	0e 94 0d 07 	call	0xe1a	; 0xe1a <uart_send_char>
    UART0_PROC_UDR = tmpDat;
     f08:	8c b9       	out	0x0c, r24	; 12
  }
}
     f0a:	ff 91       	pop	r31
     f0c:	ef 91       	pop	r30
     f0e:	bf 91       	pop	r27
     f10:	af 91       	pop	r26
     f12:	9f 91       	pop	r25
     f14:	8f 91       	pop	r24
     f16:	7f 91       	pop	r23
     f18:	6f 91       	pop	r22
     f1a:	5f 91       	pop	r21
     f1c:	4f 91       	pop	r20
     f1e:	3f 91       	pop	r19
     f20:	2f 91       	pop	r18
     f22:	0f 90       	pop	r0
     f24:	0f be       	out	0x3f, r0	; 63
     f26:	0f 90       	pop	r0
     f28:	1f 90       	pop	r1
     f2a:	18 95       	reti

00000f2c <uart0_init>:
// Initialization
void uart0_init(void)
{
  // UART port

  UART0_PROC_UBRRL = (F_CPU / (16UL * UART0_DEFAULT_BAUD)) - 1;
     f2c:	87 e0       	ldi	r24, 0x07	; 7
     f2e:	89 b9       	out	0x09, r24	; 9

  UART0_PROC_UCSRB |= BV(UART0_PROC_TXEN) | BV(UART0_PROC_RXEN); /* tx/rx enable */
     f30:	8a b1       	in	r24, 0x0a	; 10
     f32:	88 61       	ori	r24, 0x18	; 24
     f34:	8a b9       	out	0x0a, r24	; 10

  uart_interrupt_rx(true);
     f36:	81 e0       	ldi	r24, 0x01	; 1
     f38:	0e 94 28 07 	call	0xe50	; 0xe50 <uart_interrupt_rx>
  uart_interrupt_tx(true);
     f3c:	81 e0       	ldi	r24, 0x01	; 1
     f3e:	0e 94 2e 07 	call	0xe5c	; 0xe5c <uart_interrupt_tx>
  uart0_status = 0;
     f42:	10 92 7c 00 	sts	0x007C, r1
     f46:	08 95       	ret

00000f48 <uart0_process>:
}

//----------------------------------------------------------
// process internal logic
void uart0_process(void)
{
     f48:	bf 92       	push	r11
     f4a:	cf 92       	push	r12
     f4c:	df 92       	push	r13
     f4e:	ef 92       	push	r14
     f50:	ff 92       	push	r15
     f52:	0f 93       	push	r16
     f54:	1f 93       	push	r17
     f56:	cf 93       	push	r28
     f58:	df 93       	push	r29
  return ((uart0_buf_pac_rx_ptr_e - uart0_buf_pac_rx_ptr_b) & UART0_BUFFER_PACKET_SIZE_MAX);
}

inline byte uart_pac_tx_empty(void)
{
  return (uart0_buf_pac_tx_ptr_e == uart0_buf_pac_tx_ptr_b);
     f5a:	90 91 80 00 	lds	r25, 0x0080
     f5e:	80 91 81 00 	lds	r24, 0x0081
  byte iptr;
  byte sum;
  byte *ptr;

  // pøedává zpravy na odvysílání z paketového do lineárního bufferu
  if (!uart_pac_tx_empty()) {
     f62:	98 17       	cp	r25, r24
     f64:	49 f1       	breq	.+82     	; 0xfb8 <uart0_process+0x70>
    // jsou data k odesláni ?
    if ((!uart0_flags.txing)) {
     f66:	80 91 7b 00 	lds	r24, 0x007B
     f6a:	80 fd       	sbrc	r24, 0
     f6c:	25 c0       	rjmp	.+74     	; 0xfb8 <uart0_process+0x70>
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     f6e:	50 91 81 00 	lds	r21, 0x0081
     f72:	5f 5f       	subi	r21, 0xFF	; 255
     f74:	5f 70       	andi	r21, 0x0F	; 15
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
     f76:	85 2f       	mov	r24, r21
     f78:	90 e0       	ldi	r25, 0x00	; 0
     f7a:	9c 01       	movw	r18, r24
     f7c:	22 0f       	add	r18, r18
     f7e:	33 1f       	adc	r19, r19
     f80:	22 0f       	add	r18, r18
     f82:	33 1f       	adc	r19, r19
     f84:	22 0f       	add	r18, r18
     f86:	33 1f       	adc	r19, r19
     f88:	82 0f       	add	r24, r18
     f8a:	93 1f       	adc	r25, r19
     f8c:	84 58       	subi	r24, 0x84	; 132
     f8e:	9e 4f       	sbci	r25, 0xFE	; 254
     f90:	9c 01       	movw	r18, r24
     f92:	27 5f       	subi	r18, 0xF7	; 247
     f94:	3f 4f       	sbci	r19, 0xFF	; 255
     f96:	fc 01       	movw	r30, r24
     f98:	df 01       	movw	r26, r30
     f9a:	a8 1b       	sub	r26, r24
     f9c:	b9 0b       	sbc	r27, r25
      for (i=0; i<9; i++) {
        uart0_buf_tx[i] = *ptr;
     f9e:	41 91       	ld	r20, Z+
     fa0:	ad 52       	subi	r26, 0x2D	; 45
     fa2:	bf 4f       	sbci	r27, 0xFF	; 255
     fa4:	4c 93       	st	X, r20
    if ((!uart0_flags.txing)) {
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
      for (i=0; i<9; i++) {
     fa6:	e2 17       	cp	r30, r18
     fa8:	f3 07       	cpc	r31, r19
     faa:	b1 f7       	brne	.-20     	; 0xf98 <uart0_process+0x50>
        uart0_buf_tx[i] = *ptr;
        ptr++;
      }
      uart0_buf_pac_tx_ptr_b = iptr;
     fac:	50 93 81 00 	sts	0x0081, r21
      uart0_buf_tx_ptr = 0;
     fb0:	10 92 82 00 	sts	0x0082, r1
      uart_send();
     fb4:	0e 94 18 07 	call	0xe30	; 0xe30 <uart_send>
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
     fb8:	80 91 7b 00 	lds	r24, 0x007B
     fbc:	83 fd       	sbrc	r24, 3
     fbe:	4b c0       	rjmp	.+150    	; 0x1056 <uart0_process+0x10e>
/******************************************************/
// Useful functions
/******************************************************/
inline byte uart_rx_size(void)
{
  return ((uart0_buf_rx_ptr_e - uart0_buf_rx_ptr_b) & UART0_BUFFER_LINEAR_SIZE_MAX);
     fc0:	80 91 83 00 	lds	r24, 0x0083
     fc4:	90 91 84 00 	lds	r25, 0x0084
     fc8:	89 1b       	sub	r24, r25
     fca:	8f 70       	andi	r24, 0x0F	; 15
      uart_send();
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
     fcc:	89 30       	cpi	r24, 0x09	; 9
     fce:	08 f4       	brcc	.+2      	; 0xfd2 <uart0_process+0x8a>
     fd0:	42 c0       	rjmp	.+132    	; 0x1056 <uart0_process+0x10e>
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?


    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     fd2:	b0 90 7e 00 	lds	r11, 0x007E
     fd6:	81 e0       	ldi	r24, 0x01	; 1
     fd8:	8b 0d       	add	r24, r11
     fda:	8f 70       	andi	r24, 0x0F	; 15
     fdc:	b8 2e       	mov	r11, r24
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);
     fde:	e8 2e       	mov	r14, r24
     fe0:	f1 2c       	mov	r15, r1
     fe2:	f7 01       	movw	r30, r14
     fe4:	ee 0f       	add	r30, r30
     fe6:	ff 1f       	adc	r31, r31
     fe8:	ee 0f       	add	r30, r30
     fea:	ff 1f       	adc	r31, r31
     fec:	ee 0f       	add	r30, r30
     fee:	ff 1f       	adc	r31, r31
     ff0:	ee 0d       	add	r30, r14
     ff2:	ff 1d       	adc	r31, r15
     ff4:	cf 01       	movw	r24, r30
     ff6:	84 52       	subi	r24, 0x24	; 36
     ff8:	9f 4f       	sbci	r25, 0xFF	; 255
     ffa:	6c 01       	movw	r12, r24
     ffc:	8c 01       	movw	r16, r24
     ffe:	07 5f       	subi	r16, 0xF7	; 247
    1000:	1f 4f       	sbci	r17, 0xFF	; 255
    1002:	ec 01       	movw	r28, r24

    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
      *ptr = uart_get_char();
    1004:	0e 94 ed 06 	call	0xdda	; 0xdda <uart_get_char>
    1008:	89 93       	st	Y+, r24
    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);

    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
    100a:	c0 17       	cp	r28, r16
    100c:	d1 07       	cpc	r29, r17
    100e:	d1 f7       	brne	.-12     	; 0x1004 <uart0_process+0xbc>
    1010:	f6 01       	movw	r30, r12
    1012:	90 e0       	ldi	r25, 0x00	; 0
    1014:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
      sum += uart0_buf_pac_rx[iptr].b[i];
    1016:	21 91       	ld	r18, Z+
    1018:	92 0f       	add	r25, r18
      //uart0_buf_pac_rx[0].b[i] = uart_get_char(); 
    }
    
    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
    101a:	8f 5f       	subi	r24, 0xFF	; 255
    101c:	88 30       	cpi	r24, 0x08	; 8
    101e:	d9 f7       	brne	.-10     	; 0x1016 <uart0_process+0xce>
      sum += uart0_buf_pac_rx[iptr].b[i];
    }
    if (sum == uart0_buf_pac_rx[iptr].b[8]) {
    1020:	f7 01       	movw	r30, r14
    1022:	ee 0f       	add	r30, r30
    1024:	ff 1f       	adc	r31, r31
    1026:	ee 0f       	add	r30, r30
    1028:	ff 1f       	adc	r31, r31
    102a:	ee 0f       	add	r30, r30
    102c:	ff 1f       	adc	r31, r31
    102e:	ee 0d       	add	r30, r14
    1030:	ff 1d       	adc	r31, r15
    1032:	e4 52       	subi	r30, 0x24	; 36
    1034:	ff 4f       	sbci	r31, 0xFF	; 255
    1036:	80 85       	ldd	r24, Z+8	; 0x08
    1038:	98 13       	cpse	r25, r24
    103a:	08 c0       	rjmp	.+16     	; 0x104c <uart0_process+0x104>
      // souèet v poøádku
      uart0_flags.data_received = TRUE; 
    103c:	80 91 7b 00 	lds	r24, 0x007B
    1040:	88 60       	ori	r24, 0x08	; 8
    1042:	80 93 7b 00 	sts	0x007B, r24
      uart0_buf_pac_rx_ptr_e = iptr;
    1046:	b0 92 7e 00 	sts	0x007E, r11
    104a:	05 c0       	rjmp	.+10     	; 0x1056 <uart0_process+0x10e>

     } else {
      uart0_flags.data_receive_error = TRUE;
    104c:	80 91 7b 00 	lds	r24, 0x007B
    1050:	80 61       	ori	r24, 0x10	; 16
    1052:	80 93 7b 00 	sts	0x007B, r24
    }
  }

}
    1056:	df 91       	pop	r29
    1058:	cf 91       	pop	r28
    105a:	1f 91       	pop	r17
    105c:	0f 91       	pop	r16
    105e:	ff 90       	pop	r15
    1060:	ef 90       	pop	r14
    1062:	df 90       	pop	r13
    1064:	cf 90       	pop	r12
    1066:	bf 90       	pop	r11
    1068:	08 95       	ret

0000106a <uart0_ISR_timer>:
void uart0_ISR_timer(void)
{
  static byte uart0_rx_timeout_flag = 0;
  
  // smazání náhodnì pøijatých dat
  if (uart0_rx_timeout > 0) {
    106a:	80 91 7d 00 	lds	r24, 0x007D
    106e:	88 23       	and	r24, r24
    1070:	41 f0       	breq	.+16     	; 0x1082 <uart0_ISR_timer+0x18>
    uart0_rx_timeout--;
    1072:	80 91 7d 00 	lds	r24, 0x007D
    1076:	81 50       	subi	r24, 0x01	; 1
    1078:	80 93 7d 00 	sts	0x007D, r24
    uart0_rx_timeout_flag = false;
    107c:	10 92 7a 00 	sts	0x007A, r1
    1080:	08 95       	ret
    } else {
    if (!uart0_rx_timeout_flag) {
    1082:	80 91 7a 00 	lds	r24, 0x007A
    1086:	81 11       	cpse	r24, r1
    1088:	07 c0       	rjmp	.+14     	; 0x1098 <uart0_ISR_timer+0x2e>
      uart0_buf_rx_ptr_b = uart0_buf_rx_ptr_e;
    108a:	80 91 83 00 	lds	r24, 0x0083
    108e:	80 93 84 00 	sts	0x0084, r24
      uart0_rx_timeout_flag = true;
    1092:	81 e0       	ldi	r24, 0x01	; 1
    1094:	80 93 7a 00 	sts	0x007A, r24
    1098:	08 95       	ret

0000109a <uart0_get_data_begin>:
// must be called uart0_get_data_end() at end of handling data
byte * uart0_get_data_begin(void)
{
  byte iptr;
  
  iptr = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    109a:	80 91 7f 00 	lds	r24, 0x007F
    109e:	8f 5f       	subi	r24, 0xFF	; 255
    10a0:	8f 70       	andi	r24, 0x0F	; 15
  return (byte *) &uart0_buf_pac_rx[iptr].b[0];
    10a2:	90 e0       	ldi	r25, 0x00	; 0
    10a4:	9c 01       	movw	r18, r24
    10a6:	22 0f       	add	r18, r18
    10a8:	33 1f       	adc	r19, r19
    10aa:	22 0f       	add	r18, r18
    10ac:	33 1f       	adc	r19, r19
    10ae:	22 0f       	add	r18, r18
    10b0:	33 1f       	adc	r19, r19
    10b2:	82 0f       	add	r24, r18
    10b4:	93 1f       	adc	r25, r19
}
    10b6:	84 52       	subi	r24, 0x24	; 36
    10b8:	9f 4f       	sbci	r25, 0xFF	; 255
    10ba:	08 95       	ret

000010bc <uart0_get_data_end>:
// must be called after uart0_get_data_begin()
byte uart0_get_data_end(void)
{
  byte i;
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    10bc:	80 91 7f 00 	lds	r24, 0x007F
    10c0:	8f 5f       	subi	r24, 0xFF	; 255
    10c2:	8f 70       	andi	r24, 0x0F	; 15
  uart0_buf_pac_rx_ptr_b = i;
    10c4:	80 93 7f 00 	sts	0x007F, r24
  return (uart0_buf_pac_rx_ptr_e == uart0_buf_pac_rx_ptr_b);
}

inline byte uart_pac_rx_size(void)
{
  return ((uart0_buf_pac_rx_ptr_e - uart0_buf_pac_rx_ptr_b) & UART0_BUFFER_PACKET_SIZE_MAX);
    10c8:	80 91 7e 00 	lds	r24, 0x007E
    10cc:	90 91 7f 00 	lds	r25, 0x007F
    10d0:	89 1b       	sub	r24, r25
    10d2:	8f 70       	andi	r24, 0x0F	; 15
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
  uart0_buf_pac_rx_ptr_b = i;
  
  i = uart_pac_rx_size();
  if (i == 0) {
    10d4:	29 f4       	brne	.+10     	; 0x10e0 <uart0_get_data_end+0x24>
    uart0_flags.data_received = FALSE;
    10d6:	90 91 7b 00 	lds	r25, 0x007B
    10da:	97 7f       	andi	r25, 0xF7	; 247
    10dc:	90 93 7b 00 	sts	0x007B, r25
  }
  return i;
}
    10e0:	08 95       	ret

000010e2 <uart0_put_data>:


//----------------------------------------------------------
// send packet pointed by dataptr
void uart0_put_data(byte * dataptr)
{
    10e2:	fc 01       	movw	r30, r24
  byte i;
  byte iptr;
  byte sum;

  iptr = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    10e4:	50 91 80 00 	lds	r21, 0x0080
    10e8:	5f 5f       	subi	r21, 0xFF	; 255
    10ea:	5f 70       	andi	r21, 0x0F	; 15

  sum = 0;
  // copy data with sum
  for(i=0; i<8; i++) {
    uart0_buf_pac_tx[iptr].b[i] = *dataptr;
    10ec:	85 2f       	mov	r24, r21
    10ee:	90 e0       	ldi	r25, 0x00	; 0
    10f0:	dc 01       	movw	r26, r24
    10f2:	aa 0f       	add	r26, r26
    10f4:	bb 1f       	adc	r27, r27
    10f6:	aa 0f       	add	r26, r26
    10f8:	bb 1f       	adc	r27, r27
    10fa:	aa 0f       	add	r26, r26
    10fc:	bb 1f       	adc	r27, r27
    10fe:	a8 0f       	add	r26, r24
    1100:	b9 1f       	adc	r27, r25
    1102:	a4 58       	subi	r26, 0x84	; 132
    1104:	be 4f       	sbci	r27, 0xFE	; 254
  byte iptr;
  byte sum;

  iptr = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
    1106:	30 e0       	ldi	r19, 0x00	; 0
  // copy data with sum
  for(i=0; i<8; i++) {
    1108:	20 e0       	ldi	r18, 0x00	; 0
    uart0_buf_pac_tx[iptr].b[i] = *dataptr;
    110a:	40 81       	ld	r20, Z
    110c:	4d 93       	st	X+, r20
    sum += *dataptr;
    110e:	41 91       	ld	r20, Z+
    1110:	34 0f       	add	r19, r20

  iptr = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data with sum
  for(i=0; i<8; i++) {
    1112:	2f 5f       	subi	r18, 0xFF	; 255
    1114:	28 30       	cpi	r18, 0x08	; 8
    1116:	c9 f7       	brne	.-14     	; 0x110a <uart0_put_data+0x28>
    uart0_buf_pac_tx[iptr].b[i] = *dataptr;
    sum += *dataptr;
    dataptr++;
  }
  uart0_buf_pac_tx[iptr].n.sum = sum; // save calculated sum
    1118:	fc 01       	movw	r30, r24
    111a:	ee 0f       	add	r30, r30
    111c:	ff 1f       	adc	r31, r31
    111e:	ee 0f       	add	r30, r30
    1120:	ff 1f       	adc	r31, r31
    1122:	ee 0f       	add	r30, r30
    1124:	ff 1f       	adc	r31, r31
    1126:	8e 0f       	add	r24, r30
    1128:	9f 1f       	adc	r25, r31
    112a:	fc 01       	movw	r30, r24
    112c:	e4 58       	subi	r30, 0x84	; 132
    112e:	fe 4f       	sbci	r31, 0xFE	; 254
    1130:	30 87       	std	Z+8, r19	; 0x08

  uart0_buf_pac_tx_ptr_e = iptr;
    1132:	50 93 80 00 	sts	0x0080, r21
    1136:	08 95       	ret

00001138 <uart0_set_baud>:
// Set from default baud rates
#define MACRO_BAUDRATE(BAUDRATE) (UART0_PROC_UBRRL = (F_CPU / (16UL * BAUDRATE)) - 1)
void uart0_set_baud(byte baud)
{
  // UART port
  switch (baud) {
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	8b 30       	cpi	r24, 0x0B	; 11
    113c:	91 05       	cpc	r25, r1
    113e:	28 f5       	brcc	.+74     	; 0x118a <uart0_set_baud+0x52>
    1140:	fc 01       	movw	r30, r24
    1142:	e4 53       	subi	r30, 0x34	; 52
    1144:	ff 4f       	sbci	r31, 0xFF	; 255
    1146:	0c 94 c8 08 	jmp	0x1190	; 0x1190 <__tablejump2__>
    case 0:  
      MACRO_BAUDRATE(9600);
    114a:	8f e5       	ldi	r24, 0x5F	; 95
    114c:	89 b9       	out	0x09, r24	; 9
      break;
    114e:	08 95       	ret
    case 1:  
      MACRO_BAUDRATE(14400);
    1150:	8f e3       	ldi	r24, 0x3F	; 63
    1152:	89 b9       	out	0x09, r24	; 9
      break;
    1154:	08 95       	ret
    case 2:  
      MACRO_BAUDRATE(19200);
    1156:	8f e2       	ldi	r24, 0x2F	; 47
    1158:	89 b9       	out	0x09, r24	; 9
      break;
    115a:	08 95       	ret
    case 3:  
      MACRO_BAUDRATE(28800);
    115c:	8f e1       	ldi	r24, 0x1F	; 31
    115e:	89 b9       	out	0x09, r24	; 9
      break;
    1160:	08 95       	ret
    case 4:  
      MACRO_BAUDRATE(38400);
    1162:	87 e1       	ldi	r24, 0x17	; 23
    1164:	89 b9       	out	0x09, r24	; 9
      break;
    1166:	08 95       	ret
    case 5:  
      MACRO_BAUDRATE(57600);
    1168:	8f e0       	ldi	r24, 0x0F	; 15
    116a:	89 b9       	out	0x09, r24	; 9
      break;
    116c:	08 95       	ret
    case 6:  
      MACRO_BAUDRATE(76800);
    116e:	8b e0       	ldi	r24, 0x0B	; 11
    1170:	89 b9       	out	0x09, r24	; 9
      break;
    1172:	08 95       	ret
    case 7:  
      MACRO_BAUDRATE(115200);
    1174:	87 e0       	ldi	r24, 0x07	; 7
    1176:	89 b9       	out	0x09, r24	; 9
      break;
    1178:	08 95       	ret
    case 8:  
      MACRO_BAUDRATE(230400);
    117a:	83 e0       	ldi	r24, 0x03	; 3
    117c:	89 b9       	out	0x09, r24	; 9
      break;
    117e:	08 95       	ret
    case 9:  
      MACRO_BAUDRATE(250000);
    1180:	82 e0       	ldi	r24, 0x02	; 2
    1182:	89 b9       	out	0x09, r24	; 9
      break;
    1184:	08 95       	ret
    case 10:  
      MACRO_BAUDRATE(500000);
    1186:	19 b8       	out	0x09, r1	; 9
      break;
    1188:	08 95       	ret
    default:  
      MACRO_BAUDRATE(19200);
    118a:	8f e2       	ldi	r24, 0x2F	; 47
    118c:	89 b9       	out	0x09, r24	; 9
    118e:	08 95       	ret

00001190 <__tablejump2__>:
    1190:	ee 0f       	add	r30, r30
    1192:	ff 1f       	adc	r31, r31

00001194 <__tablejump__>:
    1194:	05 90       	lpm	r0, Z+
    1196:	f4 91       	lpm	r31, Z
    1198:	e0 2d       	mov	r30, r0
    119a:	09 94       	ijmp

0000119c <__eerd_block_m32>:
    119c:	dc 01       	movw	r26, r24
    119e:	cb 01       	movw	r24, r22

000011a0 <__eerd_blraw_m32>:
    11a0:	fc 01       	movw	r30, r24
    11a2:	e1 99       	sbic	0x1c, 1	; 28
    11a4:	fe cf       	rjmp	.-4      	; 0x11a2 <__eerd_blraw_m32+0x2>
    11a6:	06 c0       	rjmp	.+12     	; 0x11b4 <__eerd_blraw_m32+0x14>
    11a8:	ff bb       	out	0x1f, r31	; 31
    11aa:	ee bb       	out	0x1e, r30	; 30
    11ac:	e0 9a       	sbi	0x1c, 0	; 28
    11ae:	31 96       	adiw	r30, 0x01	; 1
    11b0:	0d b2       	in	r0, 0x1d	; 29
    11b2:	0d 92       	st	X+, r0
    11b4:	41 50       	subi	r20, 0x01	; 1
    11b6:	50 40       	sbci	r21, 0x00	; 0
    11b8:	b8 f7       	brcc	.-18     	; 0x11a8 <__eerd_blraw_m32+0x8>
    11ba:	08 95       	ret

000011bc <__eeupd_byte_m32>:
    11bc:	26 2f       	mov	r18, r22

000011be <__eeupd_r18_m32>:
    11be:	e1 99       	sbic	0x1c, 1	; 28
    11c0:	fe cf       	rjmp	.-4      	; 0x11be <__eeupd_r18_m32>
    11c2:	9f bb       	out	0x1f, r25	; 31
    11c4:	8e bb       	out	0x1e, r24	; 30
    11c6:	e0 9a       	sbi	0x1c, 0	; 28
    11c8:	01 97       	sbiw	r24, 0x01	; 1
    11ca:	0d b2       	in	r0, 0x1d	; 29
    11cc:	02 16       	cp	r0, r18
    11ce:	31 f0       	breq	.+12     	; 0x11dc <__eeupd_r18_m32+0x1e>
    11d0:	2d bb       	out	0x1d, r18	; 29
    11d2:	0f b6       	in	r0, 0x3f	; 63
    11d4:	f8 94       	cli
    11d6:	e2 9a       	sbi	0x1c, 2	; 28
    11d8:	e1 9a       	sbi	0x1c, 1	; 28
    11da:	0f be       	out	0x3f, r0	; 63
    11dc:	08 95       	ret

000011de <__eewr_block_m32>:
    11de:	dc 01       	movw	r26, r24
    11e0:	cb 01       	movw	r24, r22
    11e2:	03 c0       	rjmp	.+6      	; 0x11ea <__eewr_block_m32+0xc>
    11e4:	2d 91       	ld	r18, X+
    11e6:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <__eewr_r18_m32>
    11ea:	41 50       	subi	r20, 0x01	; 1
    11ec:	50 40       	sbci	r21, 0x00	; 0
    11ee:	d0 f7       	brcc	.-12     	; 0x11e4 <__eewr_block_m32+0x6>
    11f0:	08 95       	ret

000011f2 <__eewr_byte_m32>:
    11f2:	26 2f       	mov	r18, r22

000011f4 <__eewr_r18_m32>:
    11f4:	e1 99       	sbic	0x1c, 1	; 28
    11f6:	fe cf       	rjmp	.-4      	; 0x11f4 <__eewr_r18_m32>
    11f8:	9f bb       	out	0x1f, r25	; 31
    11fa:	8e bb       	out	0x1e, r24	; 30
    11fc:	2d bb       	out	0x1d, r18	; 29
    11fe:	0f b6       	in	r0, 0x3f	; 63
    1200:	f8 94       	cli
    1202:	e2 9a       	sbi	0x1c, 2	; 28
    1204:	e1 9a       	sbi	0x1c, 1	; 28
    1206:	0f be       	out	0x3f, r0	; 63
    1208:	01 96       	adiw	r24, 0x01	; 1
    120a:	08 95       	ret

0000120c <_exit>:
    120c:	f8 94       	cli

0000120e <__stop_program>:
    120e:	ff cf       	rjmp	.-2      	; 0x120e <__stop_program>
