* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Jan 29 2020 19:18:47

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  111
    LUTs:                 204
    RAMs:                 0
    IOBs:                 16
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 204/7680
        Combinational Logic Cells: 93       out of   7680      1.21094%
        Sequential Logic Cells:    111      out of   7680      1.44531%
        Logic Tiles:               39       out of   960       4.0625%
    Registers: 
        Logic Registers:           111      out of   7680      1.44531%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                1        out of   63        1.5873%
        Output Pins:               15       out of   63        23.8095%
        InOut Pins:                0        out of   63        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 2        out of   18        11.1111%
    Bank 1: 4        out of   15        26.6667%
    Bank 0: 8        out of   17        47.0588%
    Bank 2: 2        out of   13        15.3846%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name
    ----------  ---------  -----------  -------  -------  -----------                   -----------
    B2          Input      SB_LVCMOS    No       3        Simple Input                  CLK     

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name
    ----------  ---------  -----------  -------  -------  -----------                   -----------
    A3          Output     SB_LVCMOS    No       0        Simple Output                 USBPU   
    A6          Output     SB_LVCMOS    No       0        Simple Output                 INHA    
    A7          Output     SB_LVCMOS    No       0        Simple Output                 INHB    
    A8          Output     SB_LVCMOS    No       0        Simple Output                 INHC    
    A9          Output     SB_LVCMOS    Yes      1        Output Tristatable by Enable  SDA     
    B3          Output     SB_LVCMOS    No       0        Simple Output                 LED     
    B6          Output     SB_LVCMOS    No       0        Simple Output                 INLA    
    B7          Output     SB_LVCMOS    No       0        Simple Output                 INLB    
    B8          Output     SB_LVCMOS    No       0        Simple Output                 INLC    
    C9          Output     SB_LVCMOS    Yes      1        Output Tristatable by Enable  SCL     
    D8          Output     SB_LVCMOS    No       1        Simple Output                 CS      
    E2          Output     SB_LVCMOS    No       3        Simple Output                 NEOPXL  
    G9          Output     SB_LVCMOS    No       1        Simple Output                 CS_CLK  
    H1          Output     SB_LVCMOS    No       2        Simple Output                 DE      
    J1          Output     SB_LVCMOS    No       2        Simple Output                 TX      

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    3              3                   87      CLK_N  


Router Summary:
---------------
    Status:  Successful
    Runtime: 10 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     1397 out of 146184      0.955645%
                          Span 4      111 out of  29696      0.373788%
                         Span 12       13 out of   5632      0.230824%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect       33 out of   6720      0.491071%

