<<<<<<< HEAD
start_full_compilation:s:00:01:25
start_analysis_synthesis:s:00:00:51-start_full_compilation
start_analysis_elaboration:s-start_full_compilation
start_fitter:s:00:00:24-start_full_compilation
start_assembler:s:00:00:03-start_full_compilation
start_timing_analyzer:s:00:00:07-start_full_compilation
=======
start_full_compilation:s:00:02:02
start_analysis_synthesis:s:00:01:11-start_full_compilation
start_analysis_elaboration:s-start_full_compilation
start_fitter:s:00:00:36-start_full_compilation
start_assembler:s:00:00:05-start_full_compilation
start_timing_analyzer:s:00:00:10-start_full_compilation
>>>>>>> parent of b166a0d... sdram @133MHz verified pass
