# Verilog Toolchain (Frontend â†’ IR â†’ Synth â†’ Sim â†’ DPI/UVM â†’ Coverage/SVA)

A compact, modular, endâ€‘toâ€‘end Verilog toolchain implemented in modern C++.  
The system parses a synthesizable subset of Verilog, elaborates it, lowers it to an RTL IR, synthesizes it into a gateâ€‘level netlist, simulates it with an eventâ€‘driven kernel, supports DPI/UVMâ€‘style interaction, and provides coverage + SVA checking.

This project is structured into **six phases**, each building on the previous one.

---

## âœ¨ Features

### **Phase 1 â€” Frontend**
- Lexer (tokenizer)
- Recursiveâ€‘descent parser
- AST construction
- Symbol table
- Elaboration engine

### **Phase 2 â€” RTL IR**
- RTL expression tree
- Continuous assigns
- Always blocks (blocking & nonâ€‘blocking)
- Instance lowering
- Deepâ€‘copyable IR nodes

### **Phase 3 â€” Eventâ€‘Driven Simulator**
- 4â€‘state logic (`0,1,X,Z`)
- Deltaâ€‘cycle scheduler
- NBA region
- VCD waveform dumping
- Signal database

### **Phase 4 â€” Synthesis**
- RTL â†’ gateâ€‘level lowering
- AND/OR/XOR/NOT/BUF mapping
- Netlist IR
- Synth driver

### **Phase 5 â€” DPI + UVMâ€‘Lite**
- Câ€‘ABI DPI shim
- Sequencer + driver + environment
- DUT interaction via DPI
- UVMâ€‘style stimulus/response loop

### **Phase 6 â€” Coverage + SVA + CLI**
- Coverpoints + bins
- SVA property engine
- Commandâ€‘line tool (`svtool`)
- Full pipeline execution
- VCD output

---

## ğŸ“ Directory Structure



---

## ğŸ”§ Build Instructions

### **1. Configure**
```bash
mkdir build
cd build
cmake ..
make -j

## Run All test
ctest

#Run Toolchain
svtool <verilog-file>
./svtool ../verilog/and_or_mux.v

## This performs:

1. Lexing
2. Parsing
3. Elaboration
4. RTL IR generation
5. Synthesis
6. Simulation (10 time units)
7. Coverage sampling
8. SVA property checking
9. VCD waveform dump â†’ wave.vcd