{"Source Block": ["serv/rtl/serv_mpram.v@28:38@HdlIdDef", "   input wire [4:0] i_rs2_raddr,\n   output wire \t    o_rs2);\n\n`include \"serv_params.vh\"\n\n   wire [8:0] \t    waddr;\n\n   reg [4:0] \t     wdata0;\n   reg [5:0] \t     wdata1;\n\n   wire [3:0] \t     wdata;\n"], "Clone Blocks": [["serv/rtl/serv_mpram.v@31:41", "`include \"serv_params.vh\"\n\n   wire [8:0] \t    waddr;\n\n   reg [4:0] \t     wdata0;\n   reg [5:0] \t     wdata1;\n\n   wire [3:0] \t     wdata;\n\n   wire \t     wen;\n   reg [1:0] \t     wen_r;\n"], ["serv/rtl/serv_mpram.v@33:43", "   wire [8:0] \t    waddr;\n\n   reg [4:0] \t     wdata0;\n   reg [5:0] \t     wdata1;\n\n   wire [3:0] \t     wdata;\n\n   wire \t     wen;\n   reg [1:0] \t     wen_r;\n\n   reg [3:0] \t     wcnt_lo;\n"], ["serv/rtl/serv_mpram.v@30:40", "\n`include \"serv_params.vh\"\n\n   wire [8:0] \t    waddr;\n\n   reg [4:0] \t     wdata0;\n   reg [5:0] \t     wdata1;\n\n   wire [3:0] \t     wdata;\n\n   wire \t     wen;\n"], ["serv/rtl/serv_mpram.v@35:45", "   reg [4:0] \t     wdata0;\n   reg [5:0] \t     wdata1;\n\n   wire [3:0] \t     wdata;\n\n   wire \t     wen;\n   reg [1:0] \t     wen_r;\n\n   reg [3:0] \t     wcnt_lo;\n   reg [2:0] \t     wcnt_hi;\n   reg \t\t     wgo_r;\n"]], "Diff Content": {"Delete": [[33, "   wire [8:0] \t    waddr;\n"]], "Add": [[33, "   /*\n"], [33, "    ********** Write side ***********\n"], [33, "    */\n"]]}}