

================================================================
== Vivado HLS Report for 'AXIM2Mat'
================================================================
* Date:           Sat Jun 20 16:50:22 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Vivado_Sobel_v3
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.140 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      132| 20.000 ns | 1.320 us |    2|  132|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+-----------+----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------+-----------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_Array2Mat_fu_120  |Array2Mat  |        1|      131| 10.000 ns | 1.310 us |    1|  131|   none  |
        +----------------------+-----------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     179|    207|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     78|    -|
|Register         |        -|      -|      15|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     194|    287|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-----+-----+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------+-----------+---------+-------+-----+-----+-----+
    |grp_Array2Mat_fu_120  |Array2Mat  |        0|      0|  179|  207|    0|
    +----------------------+-----------+---------+-------+-----+-----+-----+
    |Total                 |           |        0|      0|  179|  207|    0|
    +----------------------+-----------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |ap_done                  |   9|          2|    1|          2|
    |img_cols_V_blk_n         |   9|          2|    1|          2|
    |img_cols_V_out_blk_n     |   9|          2|    1|          2|
    |img_data_stream_V_write  |   9|          2|    1|          2|
    |img_rows_V_blk_n         |   9|          2|    1|          2|
    |img_rows_V_out_blk_n     |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  78|         17|    8|         17|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  2|   0|    2|          0|
    |ap_done_reg                        |  1|   0|    1|          0|
    |grp_Array2Mat_fu_120_ap_start_reg  |  1|   0|    1|          0|
    |img_cols_V_read_reg_137            |  5|   0|    5|          0|
    |img_rows_V_read_reg_132            |  5|   0|    5|          0|
    |start_once_reg                     |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 15|   0|   15|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|start_out                 | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|start_write               | out |    1| ap_ctrl_hs |      AXIM2Mat     | return value |
|fb_address0               | out |    7|  ap_memory |         fb        |     array    |
|fb_ce0                    | out |    1|  ap_memory |         fb        |     array    |
|fb_q0                     |  in |    8|  ap_memory |         fb        |     array    |
|img_rows_V_dout           |  in |    5|   ap_fifo  |     img_rows_V    |    pointer   |
|img_rows_V_empty_n        |  in |    1|   ap_fifo  |     img_rows_V    |    pointer   |
|img_rows_V_read           | out |    1|   ap_fifo  |     img_rows_V    |    pointer   |
|img_cols_V_dout           |  in |    5|   ap_fifo  |     img_cols_V    |    pointer   |
|img_cols_V_empty_n        |  in |    1|   ap_fifo  |     img_cols_V    |    pointer   |
|img_cols_V_read           | out |    1|   ap_fifo  |     img_cols_V    |    pointer   |
|img_data_stream_V_din     | out |    8|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_full_n  |  in |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_write   | out |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|img_rows_V_out_din        | out |    5|   ap_fifo  |   img_rows_V_out  |    pointer   |
|img_rows_V_out_full_n     |  in |    1|   ap_fifo  |   img_rows_V_out  |    pointer   |
|img_rows_V_out_write      | out |    1|   ap_fifo  |   img_rows_V_out  |    pointer   |
|img_cols_V_out_din        | out |    5|   ap_fifo  |   img_cols_V_out  |    pointer   |
|img_cols_V_out_full_n     |  in |    1|   ap_fifo  |   img_cols_V_out  |    pointer   |
|img_cols_V_out_write      | out |    1|   ap_fifo  |   img_cols_V_out  |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

