{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 13:24:39 2010 " "Info: Processing started: Tue May 25 13:24:39 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 register textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[14\] memory textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a8~porta_datain_reg0 3.802 ns " "Info: Slack time is 3.802 ns for clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" between source register \"textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[14\]\" and destination memory \"textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a8~porta_datain_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.480 ns + Largest register memory " "Info: + Largest register to memory requirement is 7.480 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.915 ns + " "Info: + Setup relationship between source and destination is 8.915 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.915 ns " "Info: + Latch edge is 8.915 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Destination clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.110 ns + Largest " "Info: + Largest clock skew is -1.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 destination 2.086 ns + Shortest memory " "Info: + Shortest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to destination memory is 2.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 670 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 670; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.569 ns) 2.086 ns textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a8~porta_datain_reg0 2 MEM M4K_X39_Y31 1 " "Info: 2: + IC(1.517 ns) + CELL(0.569 ns) = 2.086 ns; Loc. = M4K_X39_Y31; Fanout = 1; MEM Node = 'textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a8~porta_datain_reg0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.086 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a8~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_cgm1.tdf" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 301 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 27.28 % ) " "Info: Total cell delay = 0.569 ns ( 27.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.517 ns ( 72.72 % ) " "Info: Total interconnect delay = 1.517 ns ( 72.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.086 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a8~porta_datain_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.086 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a8~porta_datain_reg0 {} } { 0.000ns 1.517ns } { 0.000ns 0.569ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.196 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 3.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 152 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 152; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.560 ns) 3.196 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[14\] 2 REG LC_X33_Y26_N2 4 " "Info: 2: + IC(1.876 ns) + CELL(0.560 ns) = 3.196 ns; Loc. = LC_X33_Y26_N2; Fanout = 4; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[14\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.436 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[14] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.30 % ) " "Info: Total cell delay = 1.320 ns ( 41.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.876 ns ( 58.70 % ) " "Info: Total interconnect delay = 1.876 ns ( 58.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.196 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[14] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.196 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[14] {} } { 0.000ns 0.000ns 1.876ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.086 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a8~porta_datain_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.086 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a8~porta_datain_reg0 {} } { 0.000ns 1.517ns } { 0.000ns 0.569ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.196 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[14] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.196 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[14] {} } { 0.000ns 0.000ns 1.876ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.149 ns - " "Info: - Micro setup delay of destination is 0.149 ns" {  } { { "db/altsyncram_cgm1.tdf" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 301 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.086 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a8~porta_datain_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.086 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a8~porta_datain_reg0 {} } { 0.000ns 1.517ns } { 0.000ns 0.569ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.196 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[14] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.196 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[14] {} } { 0.000ns 0.000ns 1.876ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.678 ns - Longest register memory " "Info: - Longest register to memory delay is 3.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[14\] 1 REG LC_X33_Y26_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X33_Y26_N2; Fanout = 4; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[14\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[14] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.213 ns) 1.616 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|data\[8\]~0 2 COMB LC_X35_Y27_N0 8 " "Info: 2: + IC(1.403 ns) + CELL(0.213 ns) = 1.616 ns; Loc. = LC_X35_Y27_N0; Fanout = 8; COMB Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|data\[8\]~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.616 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[14] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|data[8]~0 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.271 ns) 3.678 ns textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a8~porta_datain_reg0 3 MEM M4K_X39_Y31 1 " "Info: 3: + IC(1.791 ns) + CELL(0.271 ns) = 3.678 ns; Loc. = M4K_X39_Y31; Fanout = 1; MEM Node = 'textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a8~porta_datain_reg0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.062 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|data[8]~0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a8~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_cgm1.tdf" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 301 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.484 ns ( 13.16 % ) " "Info: Total cell delay = 0.484 ns ( 13.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.194 ns ( 86.84 % ) " "Info: Total interconnect delay = 3.194 ns ( 86.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.678 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[14] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|data[8]~0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a8~porta_datain_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.678 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[14] {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|data[8]~0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a8~porta_datain_reg0 {} } { 0.000ns 1.403ns 1.791ns } { 0.000ns 0.213ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.086 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a8~porta_datain_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.086 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a8~porta_datain_reg0 {} } { 0.000ns 1.517ns } { 0.000ns 0.569ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.196 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[14] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.196 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[14] {} } { 0.000ns 0.000ns 1.876ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.678 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[14] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|data[8]~0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a8~porta_datain_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.678 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[14] {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|data[8]~0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a8~porta_datain_reg0 {} } { 0.000ns 1.403ns 1.791ns } { 0.000ns 0.213ns 0.271ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sys_clk register textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack register textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 1.453 ns " "Info: Slack time is 1.453 ns for clock \"sys_clk\" between source register \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack\" and destination register \"textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.985 ns + Largest register register " "Info: + Largest register to register requirement is 1.985 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.086 ns + " "Info: + Setup relationship between source and destination is 1.086 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.001 ns " "Info: + Latch edge is 10.001 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 8.915 ns " "Info: - Launch edge is 8.915 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Source clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.085 ns + Largest " "Info: + Largest clock skew is 1.085 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.192 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 3.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 152 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 152; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.560 ns) 3.192 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 2 REG LC_X33_Y27_N2 1 " "Info: 2: + IC(1.872 ns) + CELL(0.560 ns) = 3.192 ns; Loc. = LC_X33_Y27_N2; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.432 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.35 % ) " "Info: Total cell delay = 1.320 ns ( 41.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.872 ns ( 58.65 % ) " "Info: Total interconnect delay = 1.872 ns ( 58.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.192 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.192 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 source 2.107 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to source register is 2.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 670 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 670; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.560 ns) 2.107 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack 2 REG LC_X33_Y27_N1 1 " "Info: 2: + IC(1.547 ns) + CELL(0.560 ns) = 2.107 ns; Loc. = LC_X33_Y27_N1; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 26.58 % ) " "Info: Total cell delay = 0.560 ns ( 26.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.547 ns ( 73.42 % ) " "Info: Total interconnect delay = 1.547 ns ( 73.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.547ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.192 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.192 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.547ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.192 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.192 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.547ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.532 ns - Longest register register " "Info: - Longest register to register delay is 0.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack 1 REG LC_X33_Y27_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X33_Y27_N1; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.090 ns) 0.532 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 2 REG LC_X33_Y27_N2 1 " "Info: 2: + IC(0.442 ns) + CELL(0.090 ns) = 0.532 ns; Loc. = LC_X33_Y27_N2; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.532 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.090 ns ( 16.92 % ) " "Info: Total cell delay = 0.090 ns ( 16.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.442 ns ( 83.08 % ) " "Info: Total interconnect delay = 0.442 ns ( 83.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.532 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.532 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.442ns } { 0.000ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.192 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.192 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.872ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.547ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.532 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.532 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.442ns } { 0.000ns 0.090ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 register textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SCROLL register textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SCROLL 739 ps " "Info: Minimum slack time is 739 ps for clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" between source register \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SCROLL\" and destination register \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SCROLL\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.663 ns + Shortest register register " "Info: + Shortest register to register delay is 0.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SCROLL 1 REG LC_X33_Y27_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X33_Y27_N0; Fanout = 2; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SCROLL'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.235 ns) 0.663 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SCROLL 2 REG LC_X33_Y27_N0 2 " "Info: 2: + IC(0.428 ns) + CELL(0.235 ns) = 0.663 ns; Loc. = LC_X33_Y27_N0; Fanout = 2; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SCROLL'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.663 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.235 ns ( 35.44 % ) " "Info: Total cell delay = 0.235 ns ( 35.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.428 ns ( 64.56 % ) " "Info: Total interconnect delay = 0.428 ns ( 64.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.663 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.663 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL {} } { 0.000ns 0.428ns } { 0.000ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.086 ns " "Info: + Latch edge is -1.086 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Destination clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.086 ns " "Info: - Launch edge is -1.086 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Source clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 destination 2.107 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to destination register is 2.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 670 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 670; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.560 ns) 2.107 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SCROLL 2 REG LC_X33_Y27_N0 2 " "Info: 2: + IC(1.547 ns) + CELL(0.560 ns) = 2.107 ns; Loc. = LC_X33_Y27_N0; Fanout = 2; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SCROLL'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 26.58 % ) " "Info: Total cell delay = 0.560 ns ( 26.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.547 ns ( 73.42 % ) " "Info: Total interconnect delay = 1.547 ns ( 73.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL {} } { 0.000ns 1.547ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 source 2.107 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to source register is 2.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 670 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 670; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.560 ns) 2.107 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SCROLL 2 REG LC_X33_Y27_N0 2 " "Info: 2: + IC(1.547 ns) + CELL(0.560 ns) = 2.107 ns; Loc. = LC_X33_Y27_N0; Fanout = 2; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SCROLL'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 26.58 % ) " "Info: Total cell delay = 0.560 ns ( 26.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.547 ns ( 73.42 % ) " "Info: Total interconnect delay = 1.547 ns ( 73.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL {} } { 0.000ns 1.547ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL {} } { 0.000ns 1.547ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL {} } { 0.000ns 1.547ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.663 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.663 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL {} } { 0.000ns 0.428ns } { 0.000ns 0.235ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.107 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SCROLL {} } { 0.000ns 1.547ns } { 0.000ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sys_clk register debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] register debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\] 605 ps " "Info: Minimum slack time is 605 ps for clock \"sys_clk\" between source register \"debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]\" and destination register \"debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.529 ns + Shortest register register " "Info: + Shortest register to register delay is 0.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] 1 REG LC_X76_Y46_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X76_Y46_N7; Fanout = 1; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.090 ns) 0.529 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\] 2 REG LC_X76_Y46_N4 10 " "Info: 2: + IC(0.439 ns) + CELL(0.090 ns) = 0.529 ns; Loc. = LC_X76_Y46_N4; Fanout = 10; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.529 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.090 ns ( 17.01 % ) " "Info: Total cell delay = 0.090 ns ( 17.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.439 ns ( 82.99 % ) " "Info: Total interconnect delay = 0.439 ns ( 82.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.529 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.529 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.439ns } { 0.000ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.144 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 3.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 152 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 152; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.824 ns) + CELL(0.560 ns) 3.144 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\] 2 REG LC_X76_Y46_N4 10 " "Info: 2: + IC(1.824 ns) + CELL(0.560 ns) = 3.144 ns; Loc. = LC_X76_Y46_N4; Fanout = 10; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.384 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.98 % ) " "Info: Total cell delay = 1.320 ns ( 41.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.824 ns ( 58.02 % ) " "Info: Total interconnect delay = 1.824 ns ( 58.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.144 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.144 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.000ns 1.824ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.144 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to source register is 3.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 152 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 152; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.824 ns) + CELL(0.560 ns) 3.144 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] 2 REG LC_X76_Y46_N7 1 " "Info: 2: + IC(1.824 ns) + CELL(0.560 ns) = 3.144 ns; Loc. = LC_X76_Y46_N7; Fanout = 1; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.384 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.98 % ) " "Info: Total cell delay = 1.320 ns ( 41.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.824 ns ( 58.02 % ) " "Info: Total interconnect delay = 1.824 ns ( 58.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.144 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.144 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.824ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.144 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.144 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.000ns 1.824ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.144 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.144 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.824ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/libs/sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/libs/sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.144 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.144 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.000ns 1.824ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.144 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.144 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.824ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.529 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.529 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.439ns } { 0.000ns 0.090ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.144 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.144 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.000ns 1.824ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.144 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.144 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.824ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_clk_sync\[1\] ps2_clk sys_clk 4.453 ns register " "Info: tsu for register \"ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_clk_sync\[1\]\" (data pin = \"ps2_clk\", clock pin = \"sys_clk\") is 4.453 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.586 ns + Longest pin register " "Info: + Longest pin to register delay is 7.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2_clk 1 PIN PIN_Y26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_Y26; Fanout = 1; PIN Node = 'ps2_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps2_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.295 ns) 1.295 ns ps2_clk~0 2 COMB IOC_X79_Y4_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(1.295 ns) = 1.295 ns; Loc. = IOC_X79_Y4_N3; Fanout = 1; COMB Node = 'ps2_clk~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.295 ns" { ps2_clk ps2_clk~0 } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.056 ns) + CELL(0.235 ns) 7.586 ns ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_clk_sync\[1\] 3 REG LC_X73_Y45_N5 1 " "Info: 3: + IC(6.056 ns) + CELL(0.235 ns) = 7.586 ns; Loc. = LC_X73_Y45_N5; Fanout = 1; REG Node = 'ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_clk_sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.291 ns" { ps2_clk~0 ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_clk_sync[1] } "NODE_NAME" } } { "../src/ip/ps2/src/ps2_transceiver_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" 357 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.530 ns ( 20.17 % ) " "Info: Total cell delay = 1.530 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.056 ns ( 79.83 % ) " "Info: Total interconnect delay = 6.056 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.586 ns" { ps2_clk ps2_clk~0 ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_clk_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "7.586 ns" { ps2_clk {} ps2_clk~0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_clk_sync[1] {} } { 0.000ns 0.000ns 6.056ns } { 0.000ns 1.295ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "../src/ip/ps2/src/ps2_transceiver_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" 357 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.143 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 3.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 152 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 152; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.560 ns) 3.143 ns ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_clk_sync\[1\] 2 REG LC_X73_Y45_N5 1 " "Info: 2: + IC(1.823 ns) + CELL(0.560 ns) = 3.143 ns; Loc. = LC_X73_Y45_N5; Fanout = 1; REG Node = 'ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_clk_sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.383 ns" { sys_clk ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_clk_sync[1] } "NODE_NAME" } } { "../src/ip/ps2/src/ps2_transceiver_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" 357 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.00 % ) " "Info: Total cell delay = 1.320 ns ( 42.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 58.00 % ) " "Info: Total interconnect delay = 1.823 ns ( 58.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.143 ns" { sys_clk ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_clk_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.143 ns" { sys_clk {} sys_clk~out0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_clk_sync[1] {} } { 0.000ns 0.000ns 1.823ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.586 ns" { ps2_clk ps2_clk~0 ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_clk_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "7.586 ns" { ps2_clk {} ps2_clk~0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_clk_sync[1] {} } { 0.000ns 0.000ns 6.056ns } { 0.000ns 1.295ns 0.235ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.143 ns" { sys_clk ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_clk_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.143 ns" { sys_clk {} sys_clk~out0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_clk_sync[1] {} } { 0.000ns 0.000ns 1.823ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk r\[2\] textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a15~portb_address_reg0 12.186 ns memory " "Info: tco from clock \"sys_clk\" to destination pin \"r\[2\]\" through memory \"textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a15~portb_address_reg0\" is 12.186 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "sys_clk pll:pll_vga_clk\|altpll:altpll_component\|_clk0 -1.086 ns + " "Info: + Offset between input clock \"sys_clk\" and output clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is -1.086 ns" {  } { { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 source 2.192 ns + Longest memory " "Info: + Longest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to source memory is 2.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 670 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 670; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.568 ns) 2.192 ns textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a15~portb_address_reg0 2 MEM M4K_X39_Y24 1 " "Info: 2: + IC(1.624 ns) + CELL(0.568 ns) = 2.192 ns; Loc. = M4K_X39_Y24; Fanout = 1; MEM Node = 'textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a15~portb_address_reg0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.192 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_cgm1.tdf" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 532 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.568 ns ( 25.91 % ) " "Info: Total cell delay = 0.568 ns ( 25.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.624 ns ( 74.09 % ) " "Info: Total interconnect delay = 1.624 ns ( 74.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.192 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.192 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 {} } { 0.000ns 1.624ns } { 0.000ns 0.568ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.467 ns + " "Info: + Micro clock to output delay of source is 0.467 ns" {  } { { "db/altsyncram_cgm1.tdf" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 532 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.613 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a15~portb_address_reg0 1 MEM M4K_X39_Y24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X39_Y24; Fanout = 1; MEM Node = 'textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a15~portb_address_reg0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_cgm1.tdf" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 532 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.496 ns) 3.496 ns textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a15 2 MEM M4K_X39_Y24 2 " "Info: 2: + IC(0.000 ns) + CELL(3.496 ns) = 3.496 ns; Loc. = M4K_X39_Y24; Fanout = 2; MEM Node = 'textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\|altsyncram:ram_rtl_0\|altsyncram_cgm1:auto_generated\|ram_block1a15'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.496 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15 } "NODE_NAME" } } { "db/altsyncram_cgm1.tdf" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/final_stratix/db/altsyncram_cgm1.tdf" 532 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.213 ns) 5.094 ns textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|Selector33 3 COMB LC_X38_Y27_N5 1 " "Info: 3: + IC(1.385 ns) + CELL(0.213 ns) = 5.094 ns; Loc. = LC_X38_Y27_N5; Fanout = 1; COMB Node = 'textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|Selector33'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.598 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector33 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.024 ns) + CELL(2.495 ns) 10.613 ns r\[2\] 4 PIN PIN_T7 0 " "Info: 4: + IC(3.024 ns) + CELL(2.495 ns) = 10.613 ns; Loc. = PIN_T7; Fanout = 0; PIN Node = 'r\[2\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.519 ns" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector33 r[2] } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.204 ns ( 58.46 % ) " "Info: Total cell delay = 6.204 ns ( 58.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.409 ns ( 41.54 % ) " "Info: Total interconnect delay = 4.409 ns ( 41.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.613 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector33 r[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "10.613 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector33 {} r[2] {} } { 0.000ns 0.000ns 1.385ns 3.024ns } { 0.000ns 3.496ns 0.213ns 2.495ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.192 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.192 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 {} } { 0.000ns 1.624ns } { 0.000ns 0.568ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.613 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector33 r[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "10.613 ns" { textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15~portb_address_reg0 {} textmode_vga:textmode_vga_inst|video_memory:video_memory_inst|altsyncram:ram_rtl_0|altsyncram_cgm1:auto_generated|ram_block1a15 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector33 {} r[2] {} } { 0.000ns 0.000ns 1.385ns 3.024ns } { 0.000ns 3.496ns 0.213ns 2.495ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\] ps2_data sys_clk -2.371 ns register " "Info: th for register \"ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\]\" (data pin = \"ps2_data\", clock pin = \"sys_clk\") is -2.371 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.143 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 3.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 152 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 152; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.560 ns) 3.143 ns ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\] 2 REG LC_X72_Y45_N1 1 " "Info: 2: + IC(1.823 ns) + CELL(0.560 ns) = 3.143 ns; Loc. = LC_X72_Y45_N1; Fanout = 1; REG Node = 'ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.383 ns" { sys_clk ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "../src/ip/ps2/src/ps2_transceiver_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" 357 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.00 % ) " "Info: Total cell delay = 1.320 ns ( 42.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 58.00 % ) " "Info: Total interconnect delay = 1.823 ns ( 58.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.143 ns" { sys_clk ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.143 ns" { sys_clk {} sys_clk~out0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] {} } { 0.000ns 0.000ns 1.823ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/ip/ps2/src/ps2_transceiver_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" 357 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.614 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2_data 1 PIN PIN_E21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E21; Fanout = 1; PIN Node = 'ps2_data'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps2_data } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns ps2_data~0 2 COMB IOC_X70_Y47_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = IOC_X70_Y47_N2; Fanout = 1; COMB Node = 'ps2_data~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.141 ns" { ps2_data ps2_data~0 } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.238 ns) + CELL(0.235 ns) 5.614 ns ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\] 3 REG LC_X72_Y45_N1 1 " "Info: 3: + IC(4.238 ns) + CELL(0.235 ns) = 5.614 ns; Loc. = LC_X72_Y45_N1; Fanout = 1; REG Node = 'ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.473 ns" { ps2_data~0 ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "../src/ip/ps2/src/ps2_transceiver_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" 357 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 24.51 % ) " "Info: Total cell delay = 1.376 ns ( 24.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.238 ns ( 75.49 % ) " "Info: Total interconnect delay = 4.238 ns ( 75.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.614 ns" { ps2_data ps2_data~0 ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "5.614 ns" { ps2_data {} ps2_data~0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] {} } { 0.000ns 0.000ns 4.238ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.143 ns" { sys_clk ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.143 ns" { sys_clk {} sys_clk~out0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] {} } { 0.000ns 0.000ns 1.823ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.614 ns" { ps2_data ps2_data~0 ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "5.614 ns" { ps2_data {} ps2_data~0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] {} } { 0.000ns 0.000ns 4.238ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 13:24:41 2010 " "Info: Processing ended: Tue May 25 13:24:41 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
