#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Apr 16 15:35:00 2018
# Process ID: 6596
# Current directory: C:/TEMP/3610_4/TP4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1156 C:\TEMP\3610_4\TP4\TP4.xpr
# Log file: C:/TEMP/3610_4/TP4/vivado.log
# Journal file: C:/TEMP/3610_4/TP4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TEMP/3610_4/TP4/TP4.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/TEMP/3610_4/1728325_1728235/ip_repo/AVNET_ZED_HDMI/constraints/zedboard_hdmi_display.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/TEMP/adam/INF3610-Lab4/1798345_1798492/SobelLab4'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/TEMP/adam/INF3610-Lab4/1798345_1798492/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/TEMP/adam/INF3610-Lab4/1798345_1798492/SobelLab4'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/TEMP/adam/INF3610-Lab4/1798345_1798492/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Logiciels/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_cc_0' generated file not found 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_v_cresample_0_1
design_1_sobel_filter_0_4
design_1_zed_hdmi_out_0_1

open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 911.020 ; gain = 149.566
update_compile_order -fileset sources_1
set_property  ip_repo_paths  c:/TEMP/adam/INF3610-Lab4/1798345_1798492/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/TEMP/adam/INF3610-Lab4/1798345_1798492/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/TEMP/3610_4/1798345_1798492/SobelLab4 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1798345_1798492/SobelLab4'.
set_property  ip_repo_paths  {c:/TEMP/3610_4/1798345_1798492/SobelLab4 C:/TEMP/3610_4/1798345_1798492/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1798345_1798492/SobelLab4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1798345_1798492/ip_repo'.
open_bd_design {C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - zed_hdmi_iic_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_76M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
Adding cell -- polymtl.ca:hls:sobel_filter:1.0 - sobel_filter_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- polymtl.ca:hls:CrappyButFreeChromaResampler:1.0 - v_cresample_0
Adding cell -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - vcc
Adding cell -- avnet:zedboard:zed_hdmi_out:2.0 - zed_hdmi_out_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.938 ; gain = 50.414
report_ip_status -name ip_status 
upgrade_ip -vlnv polymtl.ca:hls:sobel_filter:1.0 [get_ips  design_1_sobel_filter_0_4] -log ip_upgrade.log
Upgrading 'C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_sobel_filter_0_4 to use current project options
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/TEMP/3610_4/TP4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_sobel_filter_0_4] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_cresample_0 video_out-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_cresample_0 video_out-TDATA sub-fields: integer(16:0)
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_cresample_0 video_out-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_cresample_0 video_out-TDATA sub-fields: integer(16:0)
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'sobel_filter_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'sobel_filter_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_arlock'(1) to net 'sobel_filter_0_m_axi_gmem2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to net 'sobel_filter_0_m_axi_gmem2_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_76M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_cresample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_rgb2ycrcb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/vcc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/zed_hdmi_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sobel_filter_0 .
Exporting to file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hdl/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 6f7ed8a6fd2beb0b; cache size = 31.830 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 80ddb39b6259fa6c; cache size = 31.830 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 15fb0edcd880b34a; cache size = 31.830 MB.
[Mon Apr 16 15:37:54 2018] Launched design_1_sobel_filter_0_4_synth_1, synth_1...
Run output will be captured here:
design_1_sobel_filter_0_4_synth_1: C:/TEMP/3610_4/TP4/TP4.runs/design_1_sobel_filter_0_4_synth_1/runme.log
synth_1: C:/TEMP/3610_4/TP4/TP4.runs/synth_1/runme.log
[Mon Apr 16 15:37:54 2018] Launched impl_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 1283.781 ; gain = 210.461
file mkdir C:/TEMP/3610_4/1728325_1728235/ip_repo/AVNET_ZED_HDMI/constraints
add_files -fileset constrs_1 -norecurse C:/TEMP/3610_4/1798345_1798492/ip_repo/AVNET_ZED_HDMI/constraints/zedboard_hdmi_display.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr 16 15:46:13 2018] Launched synth_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/synth_1/runme.log
[Mon Apr 16 15:46:13 2018] Launched impl_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/impl_1/runme.log
update_files -from_files C:/TEMP/3610_4/1798345_1798492/ip_repo/AVNET_ZED_HDMI/constraints/zedboard_hdmi_display.xdc -to_files C:/TEMP/3610_4/1728325_1728235/ip_repo/AVNET_ZED_HDMI/constraints/zedboard_hdmi_display.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/TEMP/3610_4/1728325_1728235/ip_repo/AVNET_ZED_HDMI/constraints/zedboard_hdmi_display.xdc' with file 'C:/TEMP/3610_4/1798345_1798492/ip_repo/AVNET_ZED_HDMI/constraints/zedboard_hdmi_display.xdc'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr 16 15:46:39 2018] Launched synth_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/synth_1/runme.log
[Mon Apr 16 15:46:39 2018] Launched impl_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/impl_1/runme.log
file copy -force C:/TEMP/3610_4/TP4/TP4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf

file copy -force C:/TEMP/3610_4/TP4/TP4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/TEMP/3610_4/TP4/TP4.sdk -hwspec C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/TEMP/3610_4/TP4/TP4.sdk -hwspec C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
open_bd_design {C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1798345_1798492/SobelLab4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1798345_1798492/ip_repo'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1798345_1798492/SobelLab4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1798345_1798492/ip_repo'.
create_bd_cell -type ip -vlnv polymtl.ca:hls:sobel_filter:1.0 sobel_filter_1
delete_bd_objs [get_bd_cells sobel_filter_1]
upgrade_ip -vlnv polymtl.ca:hls:sobel_filter:1.0 [get_ips  design_1_sobel_filter_0_4] -log ip_upgrade.log
Upgrading 'C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_sobel_filter_0_4 to use current project options
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/TEMP/3610_4/TP4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_sobel_filter_0_4] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_cresample_0 video_out-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_cresample_0 video_out-TDATA sub-fields: integer(16:0)
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_cresample_0 video_out-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_cresample_0 video_out-TDATA sub-fields: integer(16:0)
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'sobel_filter_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'sobel_filter_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_arlock'(1) to net 'sobel_filter_0_m_axi_gmem2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to net 'sobel_filter_0_m_axi_gmem2_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_76M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_cresample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_rgb2ycrcb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/vcc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/zed_hdmi_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sobel_filter_0 .
Exporting to file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hdl/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 6f7ed8a6fd2beb0b; cache size = 35.259 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 80ddb39b6259fa6c; cache size = 35.259 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 15fb0edcd880b34a; cache size = 35.259 MB.
[Mon Apr 16 16:21:58 2018] Launched design_1_sobel_filter_0_4_synth_1, synth_1...
Run output will be captured here:
design_1_sobel_filter_0_4_synth_1: C:/TEMP/3610_4/TP4/TP4.runs/design_1_sobel_filter_0_4_synth_1/runme.log
synth_1: C:/TEMP/3610_4/TP4/TP4.runs/synth_1/runme.log
[Mon Apr 16 16:21:58 2018] Launched impl_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1434.504 ; gain = 66.391
file copy -force C:/TEMP/3610_4/TP4/TP4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf

file mkdir C:/TEMP/3610_4/TP4/TP4.sdk
file copy -force C:/TEMP/3610_4/TP4/TP4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/TEMP/3610_4/TP4/TP4.sdk -hwspec C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/TEMP/3610_4/TP4/TP4.sdk -hwspec C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/TEMP/3610_4/1798345_1798492/SobelLab4/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1798345_1798492/SobelLab4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1798345_1798492/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv polymtl.ca:hls:sobel_filter:1.0 [get_ips  design_1_sobel_filter_0_4] -log ip_upgrade.log
Upgrading 'C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_sobel_filter_0_4 to use current project options
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/TEMP/3610_4/TP4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_sobel_filter_0_4] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_cresample_0 video_out-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_cresample_0 video_out-TDATA sub-fields: integer(16:0)
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_cresample_0 video_out-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_cresample_0 video_out-TDATA sub-fields: integer(16:0)
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'sobel_filter_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'sobel_filter_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_arlock'(1) to net 'sobel_filter_0_m_axi_gmem2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to net 'sobel_filter_0_m_axi_gmem2_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_76M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_cresample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_rgb2ycrcb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/vcc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/zed_hdmi_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sobel_filter_0 .
Exporting to file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hdl/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 6f7ed8a6fd2beb0b; cache size = 38.230 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 80ddb39b6259fa6c; cache size = 38.230 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 15fb0edcd880b34a; cache size = 38.230 MB.
[Mon Apr 16 16:53:16 2018] Launched design_1_sobel_filter_0_4_synth_1, synth_1...
Run output will be captured here:
design_1_sobel_filter_0_4_synth_1: C:/TEMP/3610_4/TP4/TP4.runs/design_1_sobel_filter_0_4_synth_1/runme.log
synth_1: C:/TEMP/3610_4/TP4/TP4.runs/synth_1/runme.log
[Mon Apr 16 16:53:17 2018] Launched impl_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1550.059 ; gain = 91.844
file copy -force C:/TEMP/3610_4/TP4/TP4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf

WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/TEMP/3610_4/1798345_1798492/SobelLab4/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1798345_1798492/SobelLab4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1798345_1798492/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv polymtl.ca:hls:sobel_filter:1.0 [get_ips  design_1_sobel_filter_0_4] -log ip_upgrade.log
Upgrading 'C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_sobel_filter_0_4 to use current project options
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/TEMP/3610_4/TP4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_sobel_filter_0_4] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_cresample_0 video_out-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_cresample_0 video_out-TDATA sub-fields: integer(16:0)
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_cresample_0 video_out-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_cresample_0 video_out-TDATA sub-fields: integer(16:0)
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'sobel_filter_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'sobel_filter_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_arlock'(1) to net 'sobel_filter_0_m_axi_gmem2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to net 'sobel_filter_0_m_axi_gmem2_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_76M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_cresample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_rgb2ycrcb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/vcc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/zed_hdmi_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sobel_filter_0 .
Exporting to file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hdl/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 6f7ed8a6fd2beb0b; cache size = 41.437 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 80ddb39b6259fa6c; cache size = 41.437 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 15fb0edcd880b34a; cache size = 41.437 MB.
[Mon Apr 16 17:20:31 2018] Launched design_1_sobel_filter_0_4_synth_1, synth_1...
Run output will be captured here:
design_1_sobel_filter_0_4_synth_1: C:/TEMP/3610_4/TP4/TP4.runs/design_1_sobel_filter_0_4_synth_1/runme.log
synth_1: C:/TEMP/3610_4/TP4/TP4.runs/synth_1/runme.log
[Mon Apr 16 17:20:31 2018] Launched impl_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1668.578 ; gain = 108.574
file copy -force C:/TEMP/3610_4/TP4/TP4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf

WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/TEMP/3610_4/1798345_1798492/SobelLab4/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1798345_1798492/SobelLab4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/3610_4/1798345_1798492/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv polymtl.ca:hls:sobel_filter:1.0 [get_ips  design_1_sobel_filter_0_4] -log ip_upgrade.log
Upgrading 'C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_sobel_filter_0_4 to use current project options
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/TEMP/3610_4/TP4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_sobel_filter_0_4] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /zed_hdmi_display/axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_cresample_0 video_out-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_cresample_0 video_out-TDATA sub-fields: integer(16:0)
WARNING: [xilinx.com:ip:v_axi4s_vid_out:4.0-307] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Bus sub-field mismatch. /zed_hdmi_display/v_axi4s_vid_out_0 field count: 2. /zed_hdmi_display/v_cresample_0 video_out-TDATA field count: 1.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-316] /zed_hdmi_display/v_axi4s_vid_out_0 video_in-TDATA: Sub-fields: rows_0_cols_0_Y(8:0), rows_0_cols_0_UV(16:8). /zed_hdmi_display/v_cresample_0 video_out-TDATA sub-fields: integer(16:0)
Wrote  : <C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'sobel_filter_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'sobel_filter_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_arlock'(1) to net 'sobel_filter_0_m_axi_gmem2_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to net 'sobel_filter_0_m_axi_gmem2_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_76M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_cresample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_rgb2ycrcb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/vcc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/zed_hdmi_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sobel_filter_0 .
Exporting to file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hdl/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Block Design Tcl file c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0_bd.tcl
Generated Hardware Definition File c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hdl/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 6f7ed8a6fd2beb0b; cache size = 45.886 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 80ddb39b6259fa6c; cache size = 45.886 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 15fb0edcd880b34a; cache size = 45.886 MB.
[Mon Apr 16 17:38:50 2018] Launched design_1_sobel_filter_0_4_synth_1, synth_1...
Run output will be captured here:
design_1_sobel_filter_0_4_synth_1: C:/TEMP/3610_4/TP4/TP4.runs/design_1_sobel_filter_0_4_synth_1/runme.log
synth_1: C:/TEMP/3610_4/TP4/TP4.runs/synth_1/runme.log
[Mon Apr 16 17:38:50 2018] Launched impl_1...
Run output will be captured here: C:/TEMP/3610_4/TP4/TP4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1802.598 ; gain = 117.781
file copy -force C:/TEMP/3610_4/TP4/TP4.runs/impl_1/design_1_wrapper.sysdef C:/TEMP/3610_4/TP4/TP4.sdk/design_1_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 16 18:06:06 2018...
