Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov  3 15:23:57 2024
| Host         : Miles-G14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RO_PUF_timing_summary_routed.rpt -pb RO_PUF_timing_summary_routed.pb -rpx RO_PUF_timing_summary_routed.rpx -warn_on_violation
| Design       : RO_PUF
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
TIMING-16  Warning           Large setup violation           936         
TIMING-18  Warning           Missing input or output delay   24          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29)
5. checking no_input_delay (7)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display_driver/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29)
-------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 27 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.469    -2038.818                   1943                 6364        0.052        0.000                      0                 6364        4.500        0.000                       0                  2905  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.469    -2038.818                   1943                 6045        0.052        0.000                      0                 6045        4.500        0.000                       0                  2905  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.253        0.000                      0                  319        1.004        0.000                      0                  319  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1943  Failing Endpoints,  Worst Slack       -6.469ns,  Total Violation    -2038.817ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.469ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.409ns  (logic 6.389ns (38.935%)  route 10.020ns (61.065%))
  Logic Levels:           22  (CARRY4=10 LUT3=1 LUT4=1 LUT5=5 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.567     5.088    sha128_inst/sha256_comp/CLK
    SLICE_X44Y6          FDRE                                         r  sha128_inst/sha256_comp/W_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.419     5.507 r  sha128_inst/sha256_comp/W_reg[4][4]/Q
                         net (fo=3, routed)           1.435     6.942    sha128_inst/sha256_comp/W_reg[4]_4[4]
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.299     7.241 r  sha128_inst/sha256_comp/W[0][3]_i_198/O
                         net (fo=1, routed)           0.000     7.241    sha128_inst/sha256_comp/W[0][3]_i_198_n_0
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     7.453 r  sha128_inst/sha256_comp/W_reg[0][3]_i_85/O
                         net (fo=2, routed)           1.499     8.953    sha128_inst/sha256_comp/W_reg[0][3]_i_85_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.252 r  sha128_inst/sha256_comp/W[0][7]_i_42/O
                         net (fo=1, routed)           0.000     9.252    sha128_inst/sha256_comp/W[0][7]_i_42_n_0
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     9.490 r  sha128_inst/sha256_comp/W_reg[0][7]_i_26/O
                         net (fo=2, routed)           0.978    10.468    sha128_inst/sha256_comp/W[0]__0[4]
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.298    10.766 r  sha128_inst/sha256_comp/W[0][7]_i_14/O
                         net (fo=3, routed)           0.727    11.493    sha128_inst/sha256_comp/W[0][7]_i_14_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124    11.617 r  sha128_inst/sha256_comp/W[0][7]_i_4/O
                         net (fo=1, routed)           1.109    12.725    sha128_inst/sha256_comp/W[0][7]_i_4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.129 r  sha128_inst/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.129    sha128_inst/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.246 r  sha128_inst/sha256_comp/W_reg[0][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.246    sha128_inst/sha256_comp/W_reg[0][11]_i_2_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.363 r  sha128_inst/sha256_comp/W_reg[0][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.363    sha128_inst/sha256_comp/W_reg[0][15]_i_5_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.602 r  sha128_inst/sha256_comp/W_reg[0][19]_i_2/O[2]
                         net (fo=1, routed)           0.849    14.451    sha128_inst/sha256_comp/schedule0[18]
    SLICE_X46Y24         LUT5 (Prop_lut5_I2_O)        0.301    14.752 r  sha128_inst/sha256_comp/W[0][18]_i_1/O
                         net (fo=67, routed)          0.497    15.249    sha128_inst/sha256_comp/W[18]
    SLICE_X44Y24         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  sha128_inst/sha256_comp/a[27]_i_33/O
                         net (fo=1, routed)           0.369    15.743    sha128_inst/sha256_comp/a[27]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.128 r  sha128_inst/sha256_comp/a_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    16.137    sha128_inst/sha256_comp/a_reg[27]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.471 r  sha128_inst/sha256_comp/a_reg[31]_i_48/O[1]
                         net (fo=2, routed)           0.644    17.114    sha128_inst/sha256_comp/a_reg[31]_i_48_n_6
    SLICE_X42Y25         LUT5 (Prop_lut5_I0_O)        0.303    17.417 r  sha128_inst/sha256_comp/a[27]_i_21/O
                         net (fo=2, routed)           0.506    17.923    sha128_inst/sha256_comp/a[27]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.321 r  sha128_inst/sha256_comp/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.321    sha128_inst/sha256_comp/a_reg[27]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.655 r  sha128_inst/sha256_comp/a_reg[31]_i_16/O[1]
                         net (fo=3, routed)           0.338    18.993    sha128_inst/sha256_comp/p_1_in[25]
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.303    19.296 r  sha128_inst/sha256_comp/a[27]_i_4/O
                         net (fo=2, routed)           0.621    19.917    sha128_inst/sha256_comp/a[27]_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.041 r  sha128_inst/sha256_comp/a[27]_i_8/O
                         net (fo=1, routed)           0.000    20.041    sha128_inst/sha256_comp/a[27]_i_8_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.439 r  sha128_inst/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.439    sha128_inst/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.752 r  sha128_inst/sha256_comp/a_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.440    21.192    sha128_inst/sha256_comp/in14[31]
    SLICE_X37Y27         LUT4 (Prop_lut4_I2_O)        0.306    21.498 r  sha128_inst/sha256_comp/a[31]_i_3/O
                         net (fo=1, routed)           0.000    21.498    sha128_inst/sha256_comp/a[31]_i_3_n_0
    SLICE_X37Y27         FDSE                                         r  sha128_inst/sha256_comp/a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.431    14.772    sha128_inst/sha256_comp/CLK
    SLICE_X37Y27         FDSE                                         r  sha128_inst/sha256_comp/a_reg[31]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X37Y27         FDSE (Setup_fdse_C_D)        0.032    15.029    sha128_inst/sha256_comp/a_reg[31]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -21.498    
  -------------------------------------------------------------------
                         slack                                 -6.469    

Slack (VIOLATED) :        -6.448ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.390ns  (logic 6.265ns (38.224%)  route 10.125ns (61.776%))
  Logic Levels:           20  (CARRY4=9 LUT4=1 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.567     5.088    sha128_inst/sha256_comp/CLK
    SLICE_X44Y6          FDRE                                         r  sha128_inst/sha256_comp/W_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.419     5.507 r  sha128_inst/sha256_comp/W_reg[4][4]/Q
                         net (fo=3, routed)           1.435     6.942    sha128_inst/sha256_comp/W_reg[4]_4[4]
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.299     7.241 r  sha128_inst/sha256_comp/W[0][3]_i_198/O
                         net (fo=1, routed)           0.000     7.241    sha128_inst/sha256_comp/W[0][3]_i_198_n_0
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     7.453 r  sha128_inst/sha256_comp/W_reg[0][3]_i_85/O
                         net (fo=2, routed)           1.499     8.953    sha128_inst/sha256_comp/W_reg[0][3]_i_85_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.252 r  sha128_inst/sha256_comp/W[0][7]_i_42/O
                         net (fo=1, routed)           0.000     9.252    sha128_inst/sha256_comp/W[0][7]_i_42_n_0
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     9.490 r  sha128_inst/sha256_comp/W_reg[0][7]_i_26/O
                         net (fo=2, routed)           0.978    10.468    sha128_inst/sha256_comp/W[0]__0[4]
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.298    10.766 r  sha128_inst/sha256_comp/W[0][7]_i_14/O
                         net (fo=3, routed)           0.727    11.493    sha128_inst/sha256_comp/W[0][7]_i_14_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124    11.617 r  sha128_inst/sha256_comp/W[0][7]_i_4/O
                         net (fo=1, routed)           1.109    12.725    sha128_inst/sha256_comp/W[0][7]_i_4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.129 r  sha128_inst/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.129    sha128_inst/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.452 r  sha128_inst/sha256_comp/W_reg[0][11]_i_2/O[1]
                         net (fo=2, routed)           0.421    13.873    sha128_inst/sha256_comp/schedule0[9]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.306    14.179 r  sha128_inst/sha256_comp/W[0][9]_i_1/O
                         net (fo=66, routed)          1.006    15.185    sha128_inst/sha256_comp/W[9]
    SLICE_X41Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.309 r  sha128_inst/sha256_comp/a[19]_i_38/O
                         net (fo=1, routed)           0.000    15.309    sha128_inst/sha256_comp/a[19]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.707 r  sha128_inst/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.707    sha128_inst/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  sha128_inst/sha256_comp/a_reg[23]_i_31/O[1]
                         net (fo=3, routed)           0.536    16.577    sha128_inst/sha256_comp/a_reg[23]_i_31_n_6
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.303    16.880 r  sha128_inst/sha256_comp/a[19]_i_21/O
                         net (fo=1, routed)           0.514    17.393    sha128_inst/sha256_comp/a[19]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.791 r  sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.791    sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.125 r  sha128_inst/sha256_comp/a_reg[23]_i_15/O[1]
                         net (fo=3, routed)           0.542    18.668    sha128_inst/sha256_comp/p_1_in[17]
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.303    18.971 r  sha128_inst/sha256_comp/a[19]_i_4/O
                         net (fo=2, routed)           0.721    19.692    sha128_inst/sha256_comp/a[19]_i_4_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.090 r  sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.009    20.099    sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.213    sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.547 r  sha128_inst/sha256_comp/a_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.628    21.176    sha128_inst/sha256_comp/in14[25]
    SLICE_X39Y29         LUT4 (Prop_lut4_I2_O)        0.303    21.479 r  sha128_inst/sha256_comp/a[25]_i_1/O
                         net (fo=1, routed)           0.000    21.479    sha128_inst/sha256_comp/a[25]_i_1_n_0
    SLICE_X39Y29         FDSE                                         r  sha128_inst/sha256_comp/a_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.434    14.775    sha128_inst/sha256_comp/CLK
    SLICE_X39Y29         FDSE                                         r  sha128_inst/sha256_comp/a_reg[25]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y29         FDSE (Setup_fdse_C_D)        0.031    15.031    sha128_inst/sha256_comp/a_reg[25]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -21.479    
  -------------------------------------------------------------------
                         slack                                 -6.448    

Slack (VIOLATED) :        -6.392ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.334ns  (logic 6.407ns (39.224%)  route 9.927ns (60.776%))
  Logic Levels:           22  (CARRY4=10 LUT3=1 LUT4=1 LUT5=5 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.567     5.088    sha128_inst/sha256_comp/CLK
    SLICE_X44Y6          FDRE                                         r  sha128_inst/sha256_comp/W_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.419     5.507 r  sha128_inst/sha256_comp/W_reg[4][4]/Q
                         net (fo=3, routed)           1.435     6.942    sha128_inst/sha256_comp/W_reg[4]_4[4]
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.299     7.241 r  sha128_inst/sha256_comp/W[0][3]_i_198/O
                         net (fo=1, routed)           0.000     7.241    sha128_inst/sha256_comp/W[0][3]_i_198_n_0
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     7.453 r  sha128_inst/sha256_comp/W_reg[0][3]_i_85/O
                         net (fo=2, routed)           1.499     8.953    sha128_inst/sha256_comp/W_reg[0][3]_i_85_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.252 r  sha128_inst/sha256_comp/W[0][7]_i_42/O
                         net (fo=1, routed)           0.000     9.252    sha128_inst/sha256_comp/W[0][7]_i_42_n_0
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     9.490 r  sha128_inst/sha256_comp/W_reg[0][7]_i_26/O
                         net (fo=2, routed)           0.978    10.468    sha128_inst/sha256_comp/W[0]__0[4]
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.298    10.766 r  sha128_inst/sha256_comp/W[0][7]_i_14/O
                         net (fo=3, routed)           0.727    11.493    sha128_inst/sha256_comp/W[0][7]_i_14_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124    11.617 r  sha128_inst/sha256_comp/W[0][7]_i_4/O
                         net (fo=1, routed)           1.109    12.725    sha128_inst/sha256_comp/W[0][7]_i_4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.129 r  sha128_inst/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.129    sha128_inst/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.246 r  sha128_inst/sha256_comp/W_reg[0][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.246    sha128_inst/sha256_comp/W_reg[0][11]_i_2_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.363 r  sha128_inst/sha256_comp/W_reg[0][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.363    sha128_inst/sha256_comp/W_reg[0][15]_i_5_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.602 r  sha128_inst/sha256_comp/W_reg[0][19]_i_2/O[2]
                         net (fo=1, routed)           0.849    14.451    sha128_inst/sha256_comp/schedule0[18]
    SLICE_X46Y24         LUT5 (Prop_lut5_I2_O)        0.301    14.752 r  sha128_inst/sha256_comp/W[0][18]_i_1/O
                         net (fo=67, routed)          0.497    15.249    sha128_inst/sha256_comp/W[18]
    SLICE_X44Y24         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  sha128_inst/sha256_comp/a[27]_i_33/O
                         net (fo=1, routed)           0.369    15.743    sha128_inst/sha256_comp/a[27]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.128 r  sha128_inst/sha256_comp/a_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    16.137    sha128_inst/sha256_comp/a_reg[27]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.471 r  sha128_inst/sha256_comp/a_reg[31]_i_48/O[1]
                         net (fo=2, routed)           0.644    17.114    sha128_inst/sha256_comp/a_reg[31]_i_48_n_6
    SLICE_X42Y25         LUT5 (Prop_lut5_I0_O)        0.303    17.417 r  sha128_inst/sha256_comp/a[27]_i_21/O
                         net (fo=2, routed)           0.506    17.923    sha128_inst/sha256_comp/a[27]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.321 r  sha128_inst/sha256_comp/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.321    sha128_inst/sha256_comp/a_reg[27]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.655 r  sha128_inst/sha256_comp/a_reg[31]_i_16/O[1]
                         net (fo=3, routed)           0.338    18.993    sha128_inst/sha256_comp/p_1_in[25]
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.303    19.296 r  sha128_inst/sha256_comp/a[27]_i_4/O
                         net (fo=2, routed)           0.621    19.917    sha128_inst/sha256_comp/a[27]_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.041 r  sha128_inst/sha256_comp/a[27]_i_8/O
                         net (fo=1, routed)           0.000    20.041    sha128_inst/sha256_comp/a[27]_i_8_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.439 r  sha128_inst/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.439    sha128_inst/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.773 r  sha128_inst/sha256_comp/a_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.347    21.120    sha128_inst/sha256_comp/in14[29]
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.303    21.423 r  sha128_inst/sha256_comp/a[29]_i_1/O
                         net (fo=1, routed)           0.000    21.423    sha128_inst/sha256_comp/a[29]_i_1_n_0
    SLICE_X39Y28         FDSE                                         r  sha128_inst/sha256_comp/a_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.433    14.774    sha128_inst/sha256_comp/CLK
    SLICE_X39Y28         FDSE                                         r  sha128_inst/sha256_comp/a_reg[29]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X39Y28         FDSE (Setup_fdse_C_D)        0.032    15.031    sha128_inst/sha256_comp/a_reg[29]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -21.423    
  -------------------------------------------------------------------
                         slack                                 -6.392    

Slack (VIOLATED) :        -6.373ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.313ns  (logic 6.291ns (38.563%)  route 10.022ns (61.437%))
  Logic Levels:           22  (CARRY4=10 LUT3=1 LUT4=1 LUT5=5 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.567     5.088    sha128_inst/sha256_comp/CLK
    SLICE_X44Y6          FDRE                                         r  sha128_inst/sha256_comp/W_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.419     5.507 r  sha128_inst/sha256_comp/W_reg[4][4]/Q
                         net (fo=3, routed)           1.435     6.942    sha128_inst/sha256_comp/W_reg[4]_4[4]
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.299     7.241 r  sha128_inst/sha256_comp/W[0][3]_i_198/O
                         net (fo=1, routed)           0.000     7.241    sha128_inst/sha256_comp/W[0][3]_i_198_n_0
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     7.453 r  sha128_inst/sha256_comp/W_reg[0][3]_i_85/O
                         net (fo=2, routed)           1.499     8.953    sha128_inst/sha256_comp/W_reg[0][3]_i_85_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.252 r  sha128_inst/sha256_comp/W[0][7]_i_42/O
                         net (fo=1, routed)           0.000     9.252    sha128_inst/sha256_comp/W[0][7]_i_42_n_0
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     9.490 r  sha128_inst/sha256_comp/W_reg[0][7]_i_26/O
                         net (fo=2, routed)           0.978    10.468    sha128_inst/sha256_comp/W[0]__0[4]
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.298    10.766 r  sha128_inst/sha256_comp/W[0][7]_i_14/O
                         net (fo=3, routed)           0.727    11.493    sha128_inst/sha256_comp/W[0][7]_i_14_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124    11.617 r  sha128_inst/sha256_comp/W[0][7]_i_4/O
                         net (fo=1, routed)           1.109    12.725    sha128_inst/sha256_comp/W[0][7]_i_4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.129 r  sha128_inst/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.129    sha128_inst/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.246 r  sha128_inst/sha256_comp/W_reg[0][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.246    sha128_inst/sha256_comp/W_reg[0][11]_i_2_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.363 r  sha128_inst/sha256_comp/W_reg[0][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.363    sha128_inst/sha256_comp/W_reg[0][15]_i_5_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.602 r  sha128_inst/sha256_comp/W_reg[0][19]_i_2/O[2]
                         net (fo=1, routed)           0.849    14.451    sha128_inst/sha256_comp/schedule0[18]
    SLICE_X46Y24         LUT5 (Prop_lut5_I2_O)        0.301    14.752 r  sha128_inst/sha256_comp/W[0][18]_i_1/O
                         net (fo=67, routed)          0.497    15.249    sha128_inst/sha256_comp/W[18]
    SLICE_X44Y24         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  sha128_inst/sha256_comp/a[27]_i_33/O
                         net (fo=1, routed)           0.369    15.743    sha128_inst/sha256_comp/a[27]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.128 r  sha128_inst/sha256_comp/a_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    16.137    sha128_inst/sha256_comp/a_reg[27]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.471 r  sha128_inst/sha256_comp/a_reg[31]_i_48/O[1]
                         net (fo=2, routed)           0.644    17.114    sha128_inst/sha256_comp/a_reg[31]_i_48_n_6
    SLICE_X42Y25         LUT5 (Prop_lut5_I0_O)        0.303    17.417 r  sha128_inst/sha256_comp/a[27]_i_21/O
                         net (fo=2, routed)           0.506    17.923    sha128_inst/sha256_comp/a[27]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.321 r  sha128_inst/sha256_comp/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.321    sha128_inst/sha256_comp/a_reg[27]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.655 r  sha128_inst/sha256_comp/a_reg[31]_i_16/O[1]
                         net (fo=3, routed)           0.338    18.993    sha128_inst/sha256_comp/p_1_in[25]
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.303    19.296 r  sha128_inst/sha256_comp/a[27]_i_4/O
                         net (fo=2, routed)           0.621    19.917    sha128_inst/sha256_comp/a[27]_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.041 r  sha128_inst/sha256_comp/a[27]_i_8/O
                         net (fo=1, routed)           0.000    20.041    sha128_inst/sha256_comp/a[27]_i_8_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.439 r  sha128_inst/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.439    sha128_inst/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.661 r  sha128_inst/sha256_comp/a_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.442    21.103    sha128_inst/sha256_comp/in14[28]
    SLICE_X39Y30         LUT4 (Prop_lut4_I2_O)        0.299    21.402 r  sha128_inst/sha256_comp/a[28]_i_1/O
                         net (fo=1, routed)           0.000    21.402    sha128_inst/sha256_comp/a[28]_i_1_n_0
    SLICE_X39Y30         FDSE                                         r  sha128_inst/sha256_comp/a_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.434    14.775    sha128_inst/sha256_comp/CLK
    SLICE_X39Y30         FDSE                                         r  sha128_inst/sha256_comp/a_reg[28]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y30         FDSE (Setup_fdse_C_D)        0.029    15.029    sha128_inst/sha256_comp/a_reg[28]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -21.402    
  -------------------------------------------------------------------
                         slack                                 -6.373    

Slack (VIOLATED) :        -6.351ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.291ns  (logic 6.311ns (38.739%)  route 9.980ns (61.261%))
  Logic Levels:           22  (CARRY4=10 LUT3=1 LUT4=1 LUT5=5 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.567     5.088    sha128_inst/sha256_comp/CLK
    SLICE_X44Y6          FDRE                                         r  sha128_inst/sha256_comp/W_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.419     5.507 r  sha128_inst/sha256_comp/W_reg[4][4]/Q
                         net (fo=3, routed)           1.435     6.942    sha128_inst/sha256_comp/W_reg[4]_4[4]
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.299     7.241 r  sha128_inst/sha256_comp/W[0][3]_i_198/O
                         net (fo=1, routed)           0.000     7.241    sha128_inst/sha256_comp/W[0][3]_i_198_n_0
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     7.453 r  sha128_inst/sha256_comp/W_reg[0][3]_i_85/O
                         net (fo=2, routed)           1.499     8.953    sha128_inst/sha256_comp/W_reg[0][3]_i_85_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.252 r  sha128_inst/sha256_comp/W[0][7]_i_42/O
                         net (fo=1, routed)           0.000     9.252    sha128_inst/sha256_comp/W[0][7]_i_42_n_0
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     9.490 r  sha128_inst/sha256_comp/W_reg[0][7]_i_26/O
                         net (fo=2, routed)           0.978    10.468    sha128_inst/sha256_comp/W[0]__0[4]
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.298    10.766 r  sha128_inst/sha256_comp/W[0][7]_i_14/O
                         net (fo=3, routed)           0.727    11.493    sha128_inst/sha256_comp/W[0][7]_i_14_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124    11.617 r  sha128_inst/sha256_comp/W[0][7]_i_4/O
                         net (fo=1, routed)           1.109    12.725    sha128_inst/sha256_comp/W[0][7]_i_4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.129 r  sha128_inst/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.129    sha128_inst/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.246 r  sha128_inst/sha256_comp/W_reg[0][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.246    sha128_inst/sha256_comp/W_reg[0][11]_i_2_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.363 r  sha128_inst/sha256_comp/W_reg[0][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.363    sha128_inst/sha256_comp/W_reg[0][15]_i_5_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.602 r  sha128_inst/sha256_comp/W_reg[0][19]_i_2/O[2]
                         net (fo=1, routed)           0.849    14.451    sha128_inst/sha256_comp/schedule0[18]
    SLICE_X46Y24         LUT5 (Prop_lut5_I2_O)        0.301    14.752 r  sha128_inst/sha256_comp/W[0][18]_i_1/O
                         net (fo=67, routed)          0.497    15.249    sha128_inst/sha256_comp/W[18]
    SLICE_X44Y24         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  sha128_inst/sha256_comp/a[27]_i_33/O
                         net (fo=1, routed)           0.369    15.743    sha128_inst/sha256_comp/a[27]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.128 r  sha128_inst/sha256_comp/a_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    16.137    sha128_inst/sha256_comp/a_reg[27]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.471 r  sha128_inst/sha256_comp/a_reg[31]_i_48/O[1]
                         net (fo=2, routed)           0.644    17.114    sha128_inst/sha256_comp/a_reg[31]_i_48_n_6
    SLICE_X42Y25         LUT5 (Prop_lut5_I0_O)        0.303    17.417 r  sha128_inst/sha256_comp/a[27]_i_21/O
                         net (fo=2, routed)           0.506    17.923    sha128_inst/sha256_comp/a[27]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.321 r  sha128_inst/sha256_comp/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.321    sha128_inst/sha256_comp/a_reg[27]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.655 r  sha128_inst/sha256_comp/a_reg[31]_i_16/O[1]
                         net (fo=3, routed)           0.338    18.993    sha128_inst/sha256_comp/p_1_in[25]
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.303    19.296 r  sha128_inst/sha256_comp/a[27]_i_4/O
                         net (fo=2, routed)           0.621    19.917    sha128_inst/sha256_comp/a[27]_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    20.041 r  sha128_inst/sha256_comp/a[27]_i_8/O
                         net (fo=1, routed)           0.000    20.041    sha128_inst/sha256_comp/a[27]_i_8_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.439 r  sha128_inst/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.439    sha128_inst/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.678 r  sha128_inst/sha256_comp/a_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.400    21.077    sha128_inst/sha256_comp/in14[30]
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.302    21.379 r  sha128_inst/sha256_comp/a[30]_i_1/O
                         net (fo=1, routed)           0.000    21.379    sha128_inst/sha256_comp/a[30]_i_1_n_0
    SLICE_X37Y26         FDSE                                         r  sha128_inst/sha256_comp/a_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.430    14.771    sha128_inst/sha256_comp/CLK
    SLICE_X37Y26         FDSE                                         r  sha128_inst/sha256_comp/a_reg[30]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X37Y26         FDSE (Setup_fdse_C_D)        0.032    15.028    sha128_inst/sha256_comp/a_reg[30]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -21.379    
  -------------------------------------------------------------------
                         slack                                 -6.351    

Slack (VIOLATED) :        -6.296ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.239ns  (logic 6.169ns (37.989%)  route 10.070ns (62.011%))
  Logic Levels:           20  (CARRY4=9 LUT4=1 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.567     5.088    sha128_inst/sha256_comp/CLK
    SLICE_X44Y6          FDRE                                         r  sha128_inst/sha256_comp/W_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.419     5.507 r  sha128_inst/sha256_comp/W_reg[4][4]/Q
                         net (fo=3, routed)           1.435     6.942    sha128_inst/sha256_comp/W_reg[4]_4[4]
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.299     7.241 r  sha128_inst/sha256_comp/W[0][3]_i_198/O
                         net (fo=1, routed)           0.000     7.241    sha128_inst/sha256_comp/W[0][3]_i_198_n_0
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     7.453 r  sha128_inst/sha256_comp/W_reg[0][3]_i_85/O
                         net (fo=2, routed)           1.499     8.953    sha128_inst/sha256_comp/W_reg[0][3]_i_85_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.252 r  sha128_inst/sha256_comp/W[0][7]_i_42/O
                         net (fo=1, routed)           0.000     9.252    sha128_inst/sha256_comp/W[0][7]_i_42_n_0
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     9.490 r  sha128_inst/sha256_comp/W_reg[0][7]_i_26/O
                         net (fo=2, routed)           0.978    10.468    sha128_inst/sha256_comp/W[0]__0[4]
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.298    10.766 r  sha128_inst/sha256_comp/W[0][7]_i_14/O
                         net (fo=3, routed)           0.727    11.493    sha128_inst/sha256_comp/W[0][7]_i_14_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124    11.617 r  sha128_inst/sha256_comp/W[0][7]_i_4/O
                         net (fo=1, routed)           1.109    12.725    sha128_inst/sha256_comp/W[0][7]_i_4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.129 r  sha128_inst/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.129    sha128_inst/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.452 r  sha128_inst/sha256_comp/W_reg[0][11]_i_2/O[1]
                         net (fo=2, routed)           0.421    13.873    sha128_inst/sha256_comp/schedule0[9]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.306    14.179 r  sha128_inst/sha256_comp/W[0][9]_i_1/O
                         net (fo=66, routed)          1.006    15.185    sha128_inst/sha256_comp/W[9]
    SLICE_X41Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.309 r  sha128_inst/sha256_comp/a[19]_i_38/O
                         net (fo=1, routed)           0.000    15.309    sha128_inst/sha256_comp/a[19]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.707 r  sha128_inst/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.707    sha128_inst/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  sha128_inst/sha256_comp/a_reg[23]_i_31/O[1]
                         net (fo=3, routed)           0.536    16.577    sha128_inst/sha256_comp/a_reg[23]_i_31_n_6
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.303    16.880 r  sha128_inst/sha256_comp/a[19]_i_21/O
                         net (fo=1, routed)           0.514    17.393    sha128_inst/sha256_comp/a[19]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.791 r  sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.791    sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.125 r  sha128_inst/sha256_comp/a_reg[23]_i_15/O[1]
                         net (fo=3, routed)           0.542    18.668    sha128_inst/sha256_comp/p_1_in[17]
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.303    18.971 r  sha128_inst/sha256_comp/a[19]_i_4/O
                         net (fo=2, routed)           0.721    19.692    sha128_inst/sha256_comp/a[19]_i_4_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.090 r  sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.009    20.099    sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.213    sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.452 r  sha128_inst/sha256_comp/a_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.573    21.025    sha128_inst/sha256_comp/in14[26]
    SLICE_X39Y29         LUT4 (Prop_lut4_I2_O)        0.302    21.327 r  sha128_inst/sha256_comp/a[26]_i_1/O
                         net (fo=1, routed)           0.000    21.327    sha128_inst/sha256_comp/a[26]_i_1_n_0
    SLICE_X39Y29         FDSE                                         r  sha128_inst/sha256_comp/a_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.434    14.775    sha128_inst/sha256_comp/CLK
    SLICE_X39Y29         FDSE                                         r  sha128_inst/sha256_comp/a_reg[26]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y29         FDSE (Setup_fdse_C_D)        0.031    15.031    sha128_inst/sha256_comp/a_reg[26]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -21.327    
  -------------------------------------------------------------------
                         slack                                 -6.296    

Slack (VIOLATED) :        -6.242ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.186ns  (logic 6.247ns (38.596%)  route 9.939ns (61.404%))
  Logic Levels:           20  (CARRY4=9 LUT4=1 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.567     5.088    sha128_inst/sha256_comp/CLK
    SLICE_X44Y6          FDRE                                         r  sha128_inst/sha256_comp/W_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.419     5.507 r  sha128_inst/sha256_comp/W_reg[4][4]/Q
                         net (fo=3, routed)           1.435     6.942    sha128_inst/sha256_comp/W_reg[4]_4[4]
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.299     7.241 r  sha128_inst/sha256_comp/W[0][3]_i_198/O
                         net (fo=1, routed)           0.000     7.241    sha128_inst/sha256_comp/W[0][3]_i_198_n_0
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     7.453 r  sha128_inst/sha256_comp/W_reg[0][3]_i_85/O
                         net (fo=2, routed)           1.499     8.953    sha128_inst/sha256_comp/W_reg[0][3]_i_85_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.252 r  sha128_inst/sha256_comp/W[0][7]_i_42/O
                         net (fo=1, routed)           0.000     9.252    sha128_inst/sha256_comp/W[0][7]_i_42_n_0
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     9.490 r  sha128_inst/sha256_comp/W_reg[0][7]_i_26/O
                         net (fo=2, routed)           0.978    10.468    sha128_inst/sha256_comp/W[0]__0[4]
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.298    10.766 r  sha128_inst/sha256_comp/W[0][7]_i_14/O
                         net (fo=3, routed)           0.727    11.493    sha128_inst/sha256_comp/W[0][7]_i_14_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124    11.617 r  sha128_inst/sha256_comp/W[0][7]_i_4/O
                         net (fo=1, routed)           1.109    12.725    sha128_inst/sha256_comp/W[0][7]_i_4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.129 r  sha128_inst/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.129    sha128_inst/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.452 r  sha128_inst/sha256_comp/W_reg[0][11]_i_2/O[1]
                         net (fo=2, routed)           0.421    13.873    sha128_inst/sha256_comp/schedule0[9]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.306    14.179 r  sha128_inst/sha256_comp/W[0][9]_i_1/O
                         net (fo=66, routed)          1.006    15.185    sha128_inst/sha256_comp/W[9]
    SLICE_X41Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.309 r  sha128_inst/sha256_comp/a[19]_i_38/O
                         net (fo=1, routed)           0.000    15.309    sha128_inst/sha256_comp/a[19]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.707 r  sha128_inst/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.707    sha128_inst/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  sha128_inst/sha256_comp/a_reg[23]_i_31/O[1]
                         net (fo=3, routed)           0.536    16.577    sha128_inst/sha256_comp/a_reg[23]_i_31_n_6
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.303    16.880 r  sha128_inst/sha256_comp/a[19]_i_21/O
                         net (fo=1, routed)           0.514    17.393    sha128_inst/sha256_comp/a[19]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.791 r  sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.791    sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.125 r  sha128_inst/sha256_comp/a_reg[23]_i_15/O[1]
                         net (fo=3, routed)           0.542    18.668    sha128_inst/sha256_comp/p_1_in[17]
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.303    18.971 r  sha128_inst/sha256_comp/a[19]_i_4/O
                         net (fo=2, routed)           0.721    19.692    sha128_inst/sha256_comp/a[19]_i_4_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.090 r  sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.009    20.099    sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.213    sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.526 r  sha128_inst/sha256_comp/a_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.442    20.968    sha128_inst/sha256_comp/in14[27]
    SLICE_X39Y29         LUT4 (Prop_lut4_I2_O)        0.306    21.274 r  sha128_inst/sha256_comp/a[27]_i_1/O
                         net (fo=1, routed)           0.000    21.274    sha128_inst/sha256_comp/a[27]_i_1_n_0
    SLICE_X39Y29         FDSE                                         r  sha128_inst/sha256_comp/a_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.434    14.775    sha128_inst/sha256_comp/CLK
    SLICE_X39Y29         FDSE                                         r  sha128_inst/sha256_comp/a_reg[27]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y29         FDSE (Setup_fdse_C_D)        0.032    15.032    sha128_inst/sha256_comp/a_reg[27]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -21.274    
  -------------------------------------------------------------------
                         slack                                 -6.242    

Slack (VIOLATED) :        -6.227ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.217ns  (logic 6.055ns (37.338%)  route 10.162ns (62.662%))
  Logic Levels:           19  (CARRY4=8 LUT4=1 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.567     5.088    sha128_inst/sha256_comp/CLK
    SLICE_X44Y6          FDRE                                         r  sha128_inst/sha256_comp/W_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.419     5.507 r  sha128_inst/sha256_comp/W_reg[4][4]/Q
                         net (fo=3, routed)           1.435     6.942    sha128_inst/sha256_comp/W_reg[4]_4[4]
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.299     7.241 r  sha128_inst/sha256_comp/W[0][3]_i_198/O
                         net (fo=1, routed)           0.000     7.241    sha128_inst/sha256_comp/W[0][3]_i_198_n_0
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     7.453 r  sha128_inst/sha256_comp/W_reg[0][3]_i_85/O
                         net (fo=2, routed)           1.499     8.953    sha128_inst/sha256_comp/W_reg[0][3]_i_85_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.252 r  sha128_inst/sha256_comp/W[0][7]_i_42/O
                         net (fo=1, routed)           0.000     9.252    sha128_inst/sha256_comp/W[0][7]_i_42_n_0
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     9.490 r  sha128_inst/sha256_comp/W_reg[0][7]_i_26/O
                         net (fo=2, routed)           0.978    10.468    sha128_inst/sha256_comp/W[0]__0[4]
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.298    10.766 r  sha128_inst/sha256_comp/W[0][7]_i_14/O
                         net (fo=3, routed)           0.727    11.493    sha128_inst/sha256_comp/W[0][7]_i_14_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124    11.617 r  sha128_inst/sha256_comp/W[0][7]_i_4/O
                         net (fo=1, routed)           1.109    12.725    sha128_inst/sha256_comp/W[0][7]_i_4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.129 r  sha128_inst/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.129    sha128_inst/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.452 r  sha128_inst/sha256_comp/W_reg[0][11]_i_2/O[1]
                         net (fo=2, routed)           0.421    13.873    sha128_inst/sha256_comp/schedule0[9]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.306    14.179 r  sha128_inst/sha256_comp/W[0][9]_i_1/O
                         net (fo=66, routed)          1.006    15.185    sha128_inst/sha256_comp/W[9]
    SLICE_X41Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.309 r  sha128_inst/sha256_comp/a[19]_i_38/O
                         net (fo=1, routed)           0.000    15.309    sha128_inst/sha256_comp/a[19]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.707 r  sha128_inst/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.707    sha128_inst/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  sha128_inst/sha256_comp/a_reg[23]_i_31/O[1]
                         net (fo=3, routed)           0.536    16.577    sha128_inst/sha256_comp/a_reg[23]_i_31_n_6
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.303    16.880 r  sha128_inst/sha256_comp/a[19]_i_21/O
                         net (fo=1, routed)           0.514    17.393    sha128_inst/sha256_comp/a[19]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.791 r  sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.791    sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.125 r  sha128_inst/sha256_comp/a_reg[23]_i_15/O[1]
                         net (fo=3, routed)           0.542    18.668    sha128_inst/sha256_comp/p_1_in[17]
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.303    18.971 r  sha128_inst/sha256_comp/a[19]_i_4/O
                         net (fo=2, routed)           0.721    19.692    sha128_inst/sha256_comp/a[19]_i_4_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.090 r  sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.009    20.099    sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.338 r  sha128_inst/sha256_comp/a_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.665    21.003    sha128_inst/sha256_comp/in14[22]
    SLICE_X38Y28         LUT4 (Prop_lut4_I2_O)        0.302    21.305 r  sha128_inst/sha256_comp/a[22]_i_1/O
                         net (fo=1, routed)           0.000    21.305    sha128_inst/sha256_comp/a[22]_i_1_n_0
    SLICE_X38Y28         FDSE                                         r  sha128_inst/sha256_comp/a_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.433    14.774    sha128_inst/sha256_comp/CLK
    SLICE_X38Y28         FDSE                                         r  sha128_inst/sha256_comp/a_reg[22]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X38Y28         FDSE (Setup_fdse_C_D)        0.079    15.078    sha128_inst/sha256_comp/a_reg[22]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -21.305    
  -------------------------------------------------------------------
                         slack                                 -6.227    

Slack (VIOLATED) :        -6.147ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.088ns  (logic 6.149ns (38.221%)  route 9.939ns (61.779%))
  Logic Levels:           20  (CARRY4=9 LUT4=1 LUT5=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.567     5.088    sha128_inst/sha256_comp/CLK
    SLICE_X44Y6          FDRE                                         r  sha128_inst/sha256_comp/W_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.419     5.507 r  sha128_inst/sha256_comp/W_reg[4][4]/Q
                         net (fo=3, routed)           1.435     6.942    sha128_inst/sha256_comp/W_reg[4]_4[4]
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.299     7.241 r  sha128_inst/sha256_comp/W[0][3]_i_198/O
                         net (fo=1, routed)           0.000     7.241    sha128_inst/sha256_comp/W[0][3]_i_198_n_0
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     7.453 r  sha128_inst/sha256_comp/W_reg[0][3]_i_85/O
                         net (fo=2, routed)           1.499     8.953    sha128_inst/sha256_comp/W_reg[0][3]_i_85_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.252 r  sha128_inst/sha256_comp/W[0][7]_i_42/O
                         net (fo=1, routed)           0.000     9.252    sha128_inst/sha256_comp/W[0][7]_i_42_n_0
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     9.490 r  sha128_inst/sha256_comp/W_reg[0][7]_i_26/O
                         net (fo=2, routed)           0.978    10.468    sha128_inst/sha256_comp/W[0]__0[4]
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.298    10.766 r  sha128_inst/sha256_comp/W[0][7]_i_14/O
                         net (fo=3, routed)           0.727    11.493    sha128_inst/sha256_comp/W[0][7]_i_14_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124    11.617 r  sha128_inst/sha256_comp/W[0][7]_i_4/O
                         net (fo=1, routed)           1.109    12.725    sha128_inst/sha256_comp/W[0][7]_i_4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.129 r  sha128_inst/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.129    sha128_inst/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.452 r  sha128_inst/sha256_comp/W_reg[0][11]_i_2/O[1]
                         net (fo=2, routed)           0.421    13.873    sha128_inst/sha256_comp/schedule0[9]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.306    14.179 r  sha128_inst/sha256_comp/W[0][9]_i_1/O
                         net (fo=66, routed)          1.006    15.185    sha128_inst/sha256_comp/W[9]
    SLICE_X41Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.309 r  sha128_inst/sha256_comp/a[19]_i_38/O
                         net (fo=1, routed)           0.000    15.309    sha128_inst/sha256_comp/a[19]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.707 r  sha128_inst/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.707    sha128_inst/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  sha128_inst/sha256_comp/a_reg[23]_i_31/O[1]
                         net (fo=3, routed)           0.536    16.577    sha128_inst/sha256_comp/a_reg[23]_i_31_n_6
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.303    16.880 r  sha128_inst/sha256_comp/a[19]_i_21/O
                         net (fo=1, routed)           0.514    17.393    sha128_inst/sha256_comp/a[19]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.791 r  sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.791    sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.125 r  sha128_inst/sha256_comp/a_reg[23]_i_15/O[1]
                         net (fo=3, routed)           0.542    18.668    sha128_inst/sha256_comp/p_1_in[17]
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.303    18.971 r  sha128_inst/sha256_comp/a[19]_i_4/O
                         net (fo=2, routed)           0.721    19.692    sha128_inst/sha256_comp/a[19]_i_4_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.090 r  sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.009    20.099    sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.213 r  sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.213    sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.435 r  sha128_inst/sha256_comp/a_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.442    20.877    sha128_inst/sha256_comp/in14[24]
    SLICE_X39Y29         LUT4 (Prop_lut4_I2_O)        0.299    21.176 r  sha128_inst/sha256_comp/a[24]_i_1/O
                         net (fo=1, routed)           0.000    21.176    sha128_inst/sha256_comp/a[24]_i_1_n_0
    SLICE_X39Y29         FDSE                                         r  sha128_inst/sha256_comp/a_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.434    14.775    sha128_inst/sha256_comp/CLK
    SLICE_X39Y29         FDSE                                         r  sha128_inst/sha256_comp/a_reg[24]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X39Y29         FDSE (Setup_fdse_C_D)        0.029    15.029    sha128_inst/sha256_comp/a_reg[24]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -21.176    
  -------------------------------------------------------------------
                         slack                                 -6.147    

Slack (VIOLATED) :        -6.130ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/e_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.074ns  (logic 6.417ns (39.922%)  route 9.657ns (60.078%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.567     5.088    sha128_inst/sha256_comp/CLK
    SLICE_X44Y6          FDRE                                         r  sha128_inst/sha256_comp/W_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.419     5.507 r  sha128_inst/sha256_comp/W_reg[4][4]/Q
                         net (fo=3, routed)           1.435     6.942    sha128_inst/sha256_comp/W_reg[4]_4[4]
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.299     7.241 r  sha128_inst/sha256_comp/W[0][3]_i_198/O
                         net (fo=1, routed)           0.000     7.241    sha128_inst/sha256_comp/W[0][3]_i_198_n_0
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     7.453 r  sha128_inst/sha256_comp/W_reg[0][3]_i_85/O
                         net (fo=2, routed)           1.499     8.953    sha128_inst/sha256_comp/W_reg[0][3]_i_85_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I3_O)        0.299     9.252 r  sha128_inst/sha256_comp/W[0][7]_i_42/O
                         net (fo=1, routed)           0.000     9.252    sha128_inst/sha256_comp/W[0][7]_i_42_n_0
    SLICE_X39Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     9.490 r  sha128_inst/sha256_comp/W_reg[0][7]_i_26/O
                         net (fo=2, routed)           0.978    10.468    sha128_inst/sha256_comp/W[0]__0[4]
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.298    10.766 r  sha128_inst/sha256_comp/W[0][7]_i_14/O
                         net (fo=3, routed)           0.727    11.493    sha128_inst/sha256_comp/W[0][7]_i_14_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124    11.617 r  sha128_inst/sha256_comp/W[0][7]_i_4/O
                         net (fo=1, routed)           1.109    12.725    sha128_inst/sha256_comp/W[0][7]_i_4_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.129 r  sha128_inst/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.129    sha128_inst/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.246 r  sha128_inst/sha256_comp/W_reg[0][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.246    sha128_inst/sha256_comp/W_reg[0][11]_i_2_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.363 r  sha128_inst/sha256_comp/W_reg[0][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.363    sha128_inst/sha256_comp/W_reg[0][15]_i_5_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.602 r  sha128_inst/sha256_comp/W_reg[0][19]_i_2/O[2]
                         net (fo=1, routed)           0.849    14.451    sha128_inst/sha256_comp/schedule0[18]
    SLICE_X46Y24         LUT5 (Prop_lut5_I2_O)        0.301    14.752 r  sha128_inst/sha256_comp/W[0][18]_i_1/O
                         net (fo=67, routed)          0.497    15.249    sha128_inst/sha256_comp/W[18]
    SLICE_X44Y24         LUT3 (Prop_lut3_I1_O)        0.124    15.373 r  sha128_inst/sha256_comp/a[27]_i_33/O
                         net (fo=1, routed)           0.369    15.743    sha128_inst/sha256_comp/a[27]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.128 r  sha128_inst/sha256_comp/a_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    16.137    sha128_inst/sha256_comp/a_reg[27]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.471 r  sha128_inst/sha256_comp/a_reg[31]_i_48/O[1]
                         net (fo=2, routed)           0.644    17.114    sha128_inst/sha256_comp/a_reg[31]_i_48_n_6
    SLICE_X42Y25         LUT5 (Prop_lut5_I0_O)        0.303    17.417 r  sha128_inst/sha256_comp/a[27]_i_21/O
                         net (fo=2, routed)           0.506    17.923    sha128_inst/sha256_comp/a[27]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.321 r  sha128_inst/sha256_comp/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.321    sha128_inst/sha256_comp/a_reg[27]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.655 r  sha128_inst/sha256_comp/a_reg[31]_i_16/O[1]
                         net (fo=3, routed)           0.439    19.094    sha128_inst/sha256_comp/p_1_in[25]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.303    19.397 r  sha128_inst/sha256_comp/e[27]_i_5/O
                         net (fo=1, routed)           0.000    19.397    sha128_inst/sha256_comp/e[27]_i_5_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.947 r  sha128_inst/sha256_comp/e_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.947    sha128_inst/sha256_comp/e_reg[27]_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.260 r  sha128_inst/sha256_comp/e_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.596    20.856    sha128_inst/sha256_comp/in22[31]
    SLICE_X45Y29         LUT4 (Prop_lut4_I2_O)        0.306    21.162 r  sha128_inst/sha256_comp/e[31]_i_1/O
                         net (fo=1, routed)           0.000    21.162    sha128_inst/sha256_comp/e[31]_i_1_n_0
    SLICE_X45Y29         FDSE                                         r  sha128_inst/sha256_comp/e_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.437    14.778    sha128_inst/sha256_comp/CLK
    SLICE_X45Y29         FDSE                                         r  sha128_inst/sha256_comp/e_reg[31]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y29         FDSE (Setup_fdse_C_D)        0.029    15.032    sha128_inst/sha256_comp/e_reg[31]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -21.162    
  -------------------------------------------------------------------
                         slack                                 -6.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/h0_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.924%)  route 0.219ns (54.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.551     1.434    sha128_inst/sha256_comp/CLK
    SLICE_X33Y26         FDPE                                         r  sha128_inst/sha256_comp/h0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.575 r  sha128_inst/sha256_comp/h0_reg[5]/Q
                         net (fo=2, routed)           0.219     1.794    sha128_inst/sha256_comp/h0_reg_n_0_[5]
    SLICE_X37Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.839 r  sha128_inst/sha256_comp/a[5]_i_1/O
                         net (fo=1, routed)           0.000     1.839    sha128_inst/sha256_comp/a[5]_i_1_n_0
    SLICE_X37Y26         FDSE                                         r  sha128_inst/sha256_comp/a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.817     1.944    sha128_inst/sha256_comp/CLK
    SLICE_X37Y26         FDSE                                         r  sha128_inst/sha256_comp/a_reg[5]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X37Y26         FDSE (Hold_fdse_C_D)         0.092     1.787    sha128_inst/sha256_comp/a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/a_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/b_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.052%)  route 0.265ns (55.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.551     1.434    sha128_inst/sha256_comp/CLK
    SLICE_X38Y26         FDSE                                         r  sha128_inst/sha256_comp/a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDSE (Prop_fdse_C_Q)         0.164     1.598 r  sha128_inst/sha256_comp/a_reg[13]/Q
                         net (fo=12, routed)          0.265     1.864    sha128_inst/sha256_comp/ROTATE_RIGHT[11]
    SLICE_X34Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.909 r  sha128_inst/sha256_comp/b[13]_i_1/O
                         net (fo=1, routed)           0.000     1.909    sha128_inst/sha256_comp/b[13]_i_1_n_0
    SLICE_X34Y28         FDSE                                         r  sha128_inst/sha256_comp/b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.819     1.946    sha128_inst/sha256_comp/CLK
    SLICE_X34Y28         FDSE                                         r  sha128_inst/sha256_comp/b_reg[13]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X34Y28         FDSE (Hold_fdse_C_D)         0.120     1.817    sha128_inst/sha256_comp/b_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/h1_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.212ns (45.176%)  route 0.257ns (54.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.559     1.442    sha128_inst/sha256_comp/CLK
    SLICE_X38Y34         FDPE                                         r  sha128_inst/sha256_comp/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.606 r  sha128_inst/sha256_comp/FSM_onehot_state_reg[0]/Q
                         net (fo=141, routed)         0.257     1.863    sha128_inst/sha256_comp/ready
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.048     1.911 r  sha128_inst/sha256_comp/h1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.911    sha128_inst/sha256_comp/h1[29]
    SLICE_X35Y33         FDPE                                         r  sha128_inst/sha256_comp/h1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.824     1.951    sha128_inst/sha256_comp/CLK
    SLICE_X35Y33         FDPE                                         r  sha128_inst/sha256_comp/h1_reg[29]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y33         FDPE (Hold_fdpe_C_D)         0.107     1.809    sha128_inst/sha256_comp/h1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/h1_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/b_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.246ns (53.377%)  route 0.215ns (46.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.555     1.438    sha128_inst/sha256_comp/CLK
    SLICE_X34Y31         FDCE                                         r  sha128_inst/sha256_comp/h1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.148     1.586 r  sha128_inst/sha256_comp/h1_reg[26]/Q
                         net (fo=2, routed)           0.215     1.801    sha128_inst/sha256_comp/h1_reg_n_0_[26]
    SLICE_X36Y32         LUT4 (Prop_lut4_I0_O)        0.098     1.899 r  sha128_inst/sha256_comp/b[26]_i_1/O
                         net (fo=1, routed)           0.000     1.899    sha128_inst/sha256_comp/b[26]_i_1_n_0
    SLICE_X36Y32         FDSE                                         r  sha128_inst/sha256_comp/b_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.824     1.951    sha128_inst/sha256_comp/CLK
    SLICE_X36Y32         FDSE                                         r  sha128_inst/sha256_comp/b_reg[26]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y32         FDSE (Hold_fdse_C_D)         0.092     1.794    sha128_inst/sha256_comp/b_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/b_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/c_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.176%)  route 0.277ns (59.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.557     1.440    sha128_inst/sha256_comp/CLK
    SLICE_X36Y32         FDSE                                         r  sha128_inst/sha256_comp/b_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDSE (Prop_fdse_C_Q)         0.141     1.581 r  sha128_inst/sha256_comp/b_reg[27]/Q
                         net (fo=5, routed)           0.277     1.858    sha128_inst/sha256_comp/b_reg_n_0_[27]
    SLICE_X33Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.903 r  sha128_inst/sha256_comp/c[27]_i_1/O
                         net (fo=1, routed)           0.000     1.903    sha128_inst/sha256_comp/c[27]_i_1_n_0
    SLICE_X33Y34         FDSE                                         r  sha128_inst/sha256_comp/c_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.826     1.953    sha128_inst/sha256_comp/CLK
    SLICE_X33Y34         FDSE                                         r  sha128_inst/sha256_comp/c_reg[27]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X33Y34         FDSE (Hold_fdse_C_D)         0.092     1.796    sha128_inst/sha256_comp/c_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/h0_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.246%)  route 0.300ns (61.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.553     1.436    sha128_inst/sha256_comp/CLK
    SLICE_X33Y27         FDCE                                         r  sha128_inst/sha256_comp/h0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  sha128_inst/sha256_comp/h0_reg[11]/Q
                         net (fo=2, routed)           0.300     1.877    sha128_inst/sha256_comp/h0_reg_n_0_[11]
    SLICE_X38Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.922 r  sha128_inst/sha256_comp/a[11]_i_1/O
                         net (fo=1, routed)           0.000     1.922    sha128_inst/sha256_comp/a[11]_i_1_n_0
    SLICE_X38Y26         FDSE                                         r  sha128_inst/sha256_comp/a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.817     1.944    sha128_inst/sha256_comp/CLK
    SLICE_X38Y26         FDSE                                         r  sha128_inst/sha256_comp/a_reg[11]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X38Y26         FDSE (Hold_fdse_C_D)         0.120     1.815    sha128_inst/sha256_comp/a_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/h0_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.299%)  route 0.276ns (59.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.551     1.434    sha128_inst/sha256_comp/CLK
    SLICE_X36Y26         FDPE                                         r  sha128_inst/sha256_comp/h0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.575 r  sha128_inst/sha256_comp/h0_reg[0]/Q
                         net (fo=2, routed)           0.276     1.851    sha128_inst/sha256_comp/h0_reg_n_0_[0]
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.896 r  sha128_inst/sha256_comp/a[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    sha128_inst/sha256_comp/a[0]_i_1_n_0
    SLICE_X35Y24         FDSE                                         r  sha128_inst/sha256_comp/a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.815     1.942    sha128_inst/sha256_comp/CLK
    SLICE_X35Y24         FDSE                                         r  sha128_inst/sha256_comp/a_reg[0]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X35Y24         FDSE (Hold_fdse_C_D)         0.092     1.785    sha128_inst/sha256_comp/a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/h0_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.757%)  route 0.307ns (62.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.553     1.436    sha128_inst/sha256_comp/CLK
    SLICE_X33Y28         FDPE                                         r  sha128_inst/sha256_comp/h0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  sha128_inst/sha256_comp/h0_reg[13]/Q
                         net (fo=2, routed)           0.307     1.884    sha128_inst/sha256_comp/h0_reg_n_0_[13]
    SLICE_X38Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.929 r  sha128_inst/sha256_comp/a[13]_i_1/O
                         net (fo=1, routed)           0.000     1.929    sha128_inst/sha256_comp/a[13]_i_1_n_0
    SLICE_X38Y26         FDSE                                         r  sha128_inst/sha256_comp/a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.817     1.944    sha128_inst/sha256_comp/CLK
    SLICE_X38Y26         FDSE                                         r  sha128_inst/sha256_comp/a_reg[13]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X38Y26         FDSE (Hold_fdse_C_D)         0.121     1.816    sha128_inst/sha256_comp/a_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/h0_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.823%)  route 0.257ns (55.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.559     1.442    sha128_inst/sha256_comp/CLK
    SLICE_X38Y34         FDPE                                         r  sha128_inst/sha256_comp/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.164     1.606 r  sha128_inst/sha256_comp/FSM_onehot_state_reg[0]/Q
                         net (fo=141, routed)         0.257     1.863    sha128_inst/sha256_comp/ready
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.908 r  sha128_inst/sha256_comp/h0[29]_i_1/O
                         net (fo=1, routed)           0.000     1.908    sha128_inst/sha256_comp/h0[29]
    SLICE_X35Y33         FDPE                                         r  sha128_inst/sha256_comp/h0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.824     1.951    sha128_inst/sha256_comp/CLK
    SLICE_X35Y33         FDPE                                         r  sha128_inst/sha256_comp/h0_reg[29]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y33         FDPE (Hold_fdpe_C_D)         0.091     1.793    sha128_inst/sha256_comp/h0_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/h1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/b_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.616%)  route 0.284ns (60.384%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.553     1.436    sha128_inst/sha256_comp/CLK
    SLICE_X29Y28         FDCE                                         r  sha128_inst/sha256_comp/h1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  sha128_inst/sha256_comp/h1_reg[8]/Q
                         net (fo=2, routed)           0.284     1.861    sha128_inst/sha256_comp/h1_reg_n_0_[8]
    SLICE_X36Y28         LUT4 (Prop_lut4_I0_O)        0.045     1.906 r  sha128_inst/sha256_comp/b[8]_i_1/O
                         net (fo=1, routed)           0.000     1.906    sha128_inst/sha256_comp/b[8]_i_1_n_0
    SLICE_X36Y28         FDSE                                         r  sha128_inst/sha256_comp/b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.820     1.947    sha128_inst/sha256_comp/CLK
    SLICE_X36Y28         FDSE                                         r  sha128_inst/sha256_comp/b_reg[8]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y28         FDSE (Hold_fdse_C_D)         0.092     1.790    sha128_inst/sha256_comp/b_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y57    btnC_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y52    calculated_challenge_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y52    calculated_challenge_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y52    calculated_challenge_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y52    calculated_challenge_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y52    calculated_challenge_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y51    calculated_challenge_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y55    calculation_done_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y55    counting_active_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57    btnC_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57    btnC_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    calculated_challenge_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    calculated_challenge_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    calculated_challenge_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    calculated_challenge_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    calculated_challenge_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    calculated_challenge_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y52    calculated_challenge_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y52    calculated_challenge_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57    btnC_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57    btnC_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    calculated_challenge_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    calculated_challenge_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    calculated_challenge_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    calculated_challenge_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    calculated_challenge_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y52    calculated_challenge_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y52    calculated_challenge_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y52    calculated_challenge_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep__3_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.456ns (7.447%)  route 5.667ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.635     5.156    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  reset_reg/Q
                         net (fo=386, routed)         5.667    11.280    sha128_inst/sha256_comp/RESET
    SLICE_X45Y12         FDCE                                         f  sha128_inst/sha256_comp/current_iteration_reg[1]_rep__3_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.444    14.785    sha128_inst/sha256_comp/CLK
    SLICE_X45Y12         FDCE                                         r  sha128_inst/sha256_comp/current_iteration_reg[1]_rep__3_replica/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X45Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    sha128_inst/sha256_comp/current_iteration_reg[1]_rep__3_replica
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep__3_replica_1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.456ns (7.447%)  route 5.667ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.635     5.156    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  reset_reg/Q
                         net (fo=386, routed)         5.667    11.280    sha128_inst/sha256_comp/RESET
    SLICE_X45Y12         FDCE                                         f  sha128_inst/sha256_comp/current_iteration_reg[1]_rep__3_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.444    14.785    sha128_inst/sha256_comp/CLK
    SLICE_X45Y12         FDCE                                         r  sha128_inst/sha256_comp/current_iteration_reg[1]_rep__3_replica_1/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X45Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    sha128_inst/sha256_comp/current_iteration_reg[1]_rep__3_replica_1
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.456ns (7.447%)  route 5.667ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.635     5.156    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  reset_reg/Q
                         net (fo=386, routed)         5.667    11.280    sha128_inst/sha256_comp/RESET
    SLICE_X45Y12         FDCE                                         f  sha128_inst/sha256_comp/current_iteration_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.444    14.785    sha128_inst/sha256_comp/CLK
    SLICE_X45Y12         FDCE                                         r  sha128_inst/sha256_comp/current_iteration_reg[1]_rep__7/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X45Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    sha128_inst/sha256_comp/current_iteration_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.456ns (7.447%)  route 5.667ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.635     5.156    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  reset_reg/Q
                         net (fo=386, routed)         5.667    11.280    sha128_inst/sha256_comp/RESET
    SLICE_X45Y12         FDCE                                         f  sha128_inst/sha256_comp/current_iteration_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.444    14.785    sha128_inst/sha256_comp/CLK
    SLICE_X45Y12         FDCE                                         r  sha128_inst/sha256_comp/current_iteration_reg[3]_rep__2/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X45Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    sha128_inst/sha256_comp/current_iteration_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[4]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.456ns (7.447%)  route 5.667ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.635     5.156    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  reset_reg/Q
                         net (fo=386, routed)         5.667    11.280    sha128_inst/sha256_comp/RESET
    SLICE_X45Y12         FDCE                                         f  sha128_inst/sha256_comp/current_iteration_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.444    14.785    sha128_inst/sha256_comp/CLK
    SLICE_X45Y12         FDCE                                         r  sha128_inst/sha256_comp/current_iteration_reg[4]_rep/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X45Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    sha128_inst/sha256_comp/current_iteration_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[0]_rep__7/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 0.456ns (8.436%)  route 4.950ns (91.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.635     5.156    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  reset_reg/Q
                         net (fo=386, routed)         4.950    10.562    sha128_inst/sha256_comp/RESET
    SLICE_X40Y8          FDCE                                         f  sha128_inst/sha256_comp/current_iteration_reg[0]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.446    14.787    sha128_inst/sha256_comp/CLK
    SLICE_X40Y8          FDCE                                         r  sha128_inst/sha256_comp/current_iteration_reg[0]_rep__7/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X40Y8          FDCE (Recov_fdce_C_CLR)     -0.405    14.535    sha128_inst/sha256_comp/current_iteration_reg[0]_rep__7
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep__6/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 0.456ns (8.436%)  route 4.950ns (91.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.635     5.156    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  reset_reg/Q
                         net (fo=386, routed)         4.950    10.562    sha128_inst/sha256_comp/RESET
    SLICE_X40Y8          FDCE                                         f  sha128_inst/sha256_comp/current_iteration_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.446    14.787    sha128_inst/sha256_comp/CLK
    SLICE_X40Y8          FDCE                                         r  sha128_inst/sha256_comp/current_iteration_reg[1]_rep__6/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X40Y8          FDCE (Recov_fdce_C_CLR)     -0.405    14.535    sha128_inst/sha256_comp/current_iteration_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep__9/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 0.456ns (8.436%)  route 4.950ns (91.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.635     5.156    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  reset_reg/Q
                         net (fo=386, routed)         4.950    10.562    sha128_inst/sha256_comp/RESET
    SLICE_X40Y8          FDCE                                         f  sha128_inst/sha256_comp/current_iteration_reg[1]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.446    14.787    sha128_inst/sha256_comp/CLK
    SLICE_X40Y8          FDCE                                         r  sha128_inst/sha256_comp/current_iteration_reg[1]_rep__9/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X40Y8          FDCE (Recov_fdce_C_CLR)     -0.405    14.535    sha128_inst/sha256_comp/current_iteration_reg[1]_rep__9
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 0.456ns (8.436%)  route 4.950ns (91.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.635     5.156    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  reset_reg/Q
                         net (fo=386, routed)         4.950    10.562    sha128_inst/sha256_comp/RESET
    SLICE_X40Y8          FDCE                                         f  sha128_inst/sha256_comp/current_iteration_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.446    14.787    sha128_inst/sha256_comp/CLK
    SLICE_X40Y8          FDCE                                         r  sha128_inst/sha256_comp/current_iteration_reg[2]_rep__3/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X40Y8          FDCE (Recov_fdce_C_CLR)     -0.405    14.535    sha128_inst/sha256_comp/current_iteration_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[3]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 0.456ns (8.436%)  route 4.950ns (91.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.635     5.156    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  reset_reg/Q
                         net (fo=386, routed)         4.950    10.562    sha128_inst/sha256_comp/RESET
    SLICE_X40Y8          FDCE                                         f  sha128_inst/sha256_comp/current_iteration_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.446    14.787    sha128_inst/sha256_comp/CLK
    SLICE_X40Y8          FDCE                                         r  sha128_inst/sha256_comp/current_iteration_reg[3]_rep/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X40Y8          FDCE (Recov_fdce_C_CLR)     -0.405    14.535    sha128_inst/sha256_comp/current_iteration_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  3.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/h1_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.504%)  route 0.768ns (84.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.593     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  reset_reg/Q
                         net (fo=386, routed)         0.768     2.386    sha128_inst/sha256_comp/RESET
    SLICE_X29Y31         FDCE                                         f  sha128_inst/sha256_comp/h1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.824     1.951    sha128_inst/sha256_comp/CLK
    SLICE_X29Y31         FDCE                                         r  sha128_inst/sha256_comp/h1_reg[20]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X29Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    sha128_inst/sha256_comp/h1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/h2_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.504%)  route 0.768ns (84.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.593     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  reset_reg/Q
                         net (fo=386, routed)         0.768     2.386    sha128_inst/sha256_comp/RESET
    SLICE_X29Y31         FDCE                                         f  sha128_inst/sha256_comp/h2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.824     1.951    sha128_inst/sha256_comp/CLK
    SLICE_X29Y31         FDCE                                         r  sha128_inst/sha256_comp/h2_reg[20]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X29Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    sha128_inst/sha256_comp/h2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/h2_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.504%)  route 0.768ns (84.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.593     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  reset_reg/Q
                         net (fo=386, routed)         0.768     2.386    sha128_inst/sha256_comp/RESET
    SLICE_X29Y31         FDCE                                         f  sha128_inst/sha256_comp/h2_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.824     1.951    sha128_inst/sha256_comp/CLK
    SLICE_X29Y31         FDCE                                         r  sha128_inst/sha256_comp/h2_reg[23]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X29Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    sha128_inst/sha256_comp/h2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/h3_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.504%)  route 0.768ns (84.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.593     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  reset_reg/Q
                         net (fo=386, routed)         0.768     2.386    sha128_inst/sha256_comp/RESET
    SLICE_X29Y31         FDCE                                         f  sha128_inst/sha256_comp/h3_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.824     1.951    sha128_inst/sha256_comp/CLK
    SLICE_X29Y31         FDCE                                         r  sha128_inst/sha256_comp/h3_reg[23]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X29Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    sha128_inst/sha256_comp/h3_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/h1_reg[21]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.504%)  route 0.768ns (84.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.593     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  reset_reg/Q
                         net (fo=386, routed)         0.768     2.386    sha128_inst/sha256_comp/RESET
    SLICE_X29Y31         FDPE                                         f  sha128_inst/sha256_comp/h1_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.824     1.951    sha128_inst/sha256_comp/CLK
    SLICE_X29Y31         FDPE                                         r  sha128_inst/sha256_comp/h1_reg[21]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X29Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.378    sha128_inst/sha256_comp/h1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/h2_reg[21]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.504%)  route 0.768ns (84.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.593     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  reset_reg/Q
                         net (fo=386, routed)         0.768     2.386    sha128_inst/sha256_comp/RESET
    SLICE_X29Y31         FDPE                                         f  sha128_inst/sha256_comp/h2_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.824     1.951    sha128_inst/sha256_comp/CLK
    SLICE_X29Y31         FDPE                                         r  sha128_inst/sha256_comp/h2_reg[21]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X29Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.378    sha128_inst/sha256_comp/h2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/h2_reg[22]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.504%)  route 0.768ns (84.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.593     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  reset_reg/Q
                         net (fo=386, routed)         0.768     2.386    sha128_inst/sha256_comp/RESET
    SLICE_X29Y31         FDPE                                         f  sha128_inst/sha256_comp/h2_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.824     1.951    sha128_inst/sha256_comp/CLK
    SLICE_X29Y31         FDPE                                         r  sha128_inst/sha256_comp/h2_reg[22]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X29Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.378    sha128_inst/sha256_comp/h2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/h3_reg[22]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.504%)  route 0.768ns (84.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.593     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  reset_reg/Q
                         net (fo=386, routed)         0.768     2.386    sha128_inst/sha256_comp/RESET
    SLICE_X29Y31         FDPE                                         f  sha128_inst/sha256_comp/h3_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.824     1.951    sha128_inst/sha256_comp/CLK
    SLICE_X29Y31         FDPE                                         r  sha128_inst/sha256_comp/h3_reg[22]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X29Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.378    sha128_inst/sha256_comp/h3_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/h1_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.141ns (14.541%)  route 0.829ns (85.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.593     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  reset_reg/Q
                         net (fo=386, routed)         0.829     2.446    sha128_inst/sha256_comp/RESET
    SLICE_X29Y29         FDCE                                         f  sha128_inst/sha256_comp/h1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.822     1.949    sha128_inst/sha256_comp/CLK
    SLICE_X29Y29         FDCE                                         r  sha128_inst/sha256_comp/h1_reg[14]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X29Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    sha128_inst/sha256_comp/h1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/h2_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.141ns (14.541%)  route 0.829ns (85.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.593     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  reset_reg/Q
                         net (fo=386, routed)         0.829     2.446    sha128_inst/sha256_comp/RESET
    SLICE_X29Y29         FDCE                                         f  sha128_inst/sha256_comp/h2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.822     1.949    sha128_inst/sha256_comp/CLK
    SLICE_X29Y29         FDCE                                         r  sha128_inst/sha256_comp/h2_reg[16]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X29Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.379    sha128_inst/sha256_comp/h2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  1.067    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.812ns  (logic 6.147ns (36.562%)  route 10.665ns (63.438%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SW_IBUF[1]_inst/O
                         net (fo=39, routed)          4.896     6.360    sw_high_bits[1]
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.484 f  display_count_inferred_i_63/O
                         net (fo=1, routed)           0.000     6.484    display_count_inferred_i_63_n_0
    SLICE_X45Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     6.729 f  display_count_inferred_i_35/O
                         net (fo=1, routed)           0.968     7.697    display_count_inferred_i_35_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I1_O)        0.298     7.995 f  display_count_inferred_i_16/O
                         net (fo=1, routed)           0.993     8.988    display_driver/COUNT[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.112 f  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.815     9.927    display_driver/sel0[0]
    SLICE_X37Y35         LUT5 (Prop_lut5_I2_O)        0.154    10.081 r  display_driver/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           2.993    13.074    SEGMENTS_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.738    16.812 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.812    SEGMENTS[4]
    U8                                                                r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.589ns  (logic 5.914ns (35.653%)  route 10.675ns (64.347%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SW_IBUF[1]_inst/O
                         net (fo=39, routed)          4.896     6.360    sw_high_bits[1]
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.484 r  display_count_inferred_i_63/O
                         net (fo=1, routed)           0.000     6.484    display_count_inferred_i_63_n_0
    SLICE_X45Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     6.729 r  display_count_inferred_i_35/O
                         net (fo=1, routed)           0.968     7.697    display_count_inferred_i_35_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I1_O)        0.298     7.995 r  display_count_inferred_i_16/O
                         net (fo=1, routed)           0.993     8.988    display_driver/COUNT[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.112 r  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.815     9.927    display_driver/sel0[0]
    SLICE_X37Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.051 r  display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           3.002    13.053    SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.589 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.589    SEGMENTS[3]
    V8                                                                r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.576ns  (logic 5.908ns (35.641%)  route 10.668ns (64.359%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SW_IBUF[1]_inst/O
                         net (fo=39, routed)          4.896     6.360    sw_high_bits[1]
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.484 r  display_count_inferred_i_63/O
                         net (fo=1, routed)           0.000     6.484    display_count_inferred_i_63_n_0
    SLICE_X45Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     6.729 r  display_count_inferred_i_35/O
                         net (fo=1, routed)           0.968     7.697    display_count_inferred_i_35_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I1_O)        0.298     7.995 r  display_count_inferred_i_16/O
                         net (fo=1, routed)           0.993     8.988    display_driver/COUNT[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.112 r  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.817     9.929    display_driver/sel0[0]
    SLICE_X37Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.053 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           2.994    13.047    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.576 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.576    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.565ns  (logic 6.086ns (36.737%)  route 10.479ns (63.263%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SW_IBUF[1]_inst/O
                         net (fo=39, routed)          4.896     6.360    sw_high_bits[1]
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.484 r  display_count_inferred_i_63/O
                         net (fo=1, routed)           0.000     6.484    display_count_inferred_i_63_n_0
    SLICE_X45Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     6.729 r  display_count_inferred_i_35/O
                         net (fo=1, routed)           0.968     7.697    display_count_inferred_i_35_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I1_O)        0.298     7.995 r  display_count_inferred_i_16/O
                         net (fo=1, routed)           0.993     8.988    display_driver/COUNT[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.112 r  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.621     9.733    display_driver/sel0[0]
    SLICE_X37Y35         LUT5 (Prop_lut5_I1_O)        0.118     9.851 r  display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           3.001    12.852    SEGMENTS_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713    16.565 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.565    SEGMENTS[6]
    W7                                                                r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.416ns  (logic 5.883ns (35.839%)  route 10.532ns (64.161%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SW_IBUF[1]_inst/O
                         net (fo=39, routed)          4.896     6.360    sw_high_bits[1]
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.484 r  display_count_inferred_i_63/O
                         net (fo=1, routed)           0.000     6.484    display_count_inferred_i_63_n_0
    SLICE_X45Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     6.729 r  display_count_inferred_i_35/O
                         net (fo=1, routed)           0.968     7.697    display_count_inferred_i_35_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I1_O)        0.298     7.995 r  display_count_inferred_i_16/O
                         net (fo=1, routed)           0.993     8.988    display_driver/COUNT[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.112 r  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.621     9.733    display_driver/sel0[0]
    SLICE_X37Y35         LUT5 (Prop_lut5_I1_O)        0.124     9.857 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           3.054    12.911    SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.416 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.416    SEGMENTS[1]
    V5                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.410ns  (logic 5.899ns (35.946%)  route 10.511ns (64.054%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SW_IBUF[1]_inst/O
                         net (fo=39, routed)          4.896     6.360    sw_high_bits[1]
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.484 r  display_count_inferred_i_63/O
                         net (fo=1, routed)           0.000     6.484    display_count_inferred_i_63_n_0
    SLICE_X45Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     6.729 r  display_count_inferred_i_35/O
                         net (fo=1, routed)           0.968     7.697    display_count_inferred_i_35_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I1_O)        0.298     7.995 r  display_count_inferred_i_16/O
                         net (fo=1, routed)           0.993     8.988    display_driver/COUNT[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.112 r  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.625     9.737    display_driver/sel0[0]
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.124     9.861 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           3.029    12.890    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.410 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.410    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.375ns  (logic 6.113ns (37.332%)  route 10.262ns (62.668%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SW_IBUF[1]_inst/O
                         net (fo=39, routed)          4.896     6.360    sw_high_bits[1]
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.484 r  display_count_inferred_i_63/O
                         net (fo=1, routed)           0.000     6.484    display_count_inferred_i_63_n_0
    SLICE_X45Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     6.729 r  display_count_inferred_i_35/O
                         net (fo=1, routed)           0.968     7.697    display_count_inferred_i_35_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I1_O)        0.298     7.995 r  display_count_inferred_i_16/O
                         net (fo=1, routed)           0.993     8.988    display_driver/COUNT[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.112 r  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.625     9.737    display_driver/sel0[0]
    SLICE_X37Y35         LUT5 (Prop_lut5_I2_O)        0.119     9.856 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           2.780    12.636    SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739    16.375 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.375    SEGMENTS[0]
    U7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.789ns  (logic 4.401ns (50.076%)  route 4.388ns (49.924%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           1.673     2.191    display_driver/cnt_dig[1]
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.153     2.344 r  display_driver/DISP_EN[2]_INST_0/O
                         net (fo=1, routed)           2.714     5.059    DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.730     8.789 r  DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.789    DISP_EN[2]
    V4                                                                r  DISP_EN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.572ns  (logic 4.378ns (51.074%)  route 4.194ns (48.926%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.684     1.202    display_driver/cnt_dig[1]
    SLICE_X14Y36         LUT2 (Prop_lut2_I0_O)        0.146     1.348 r  display_driver/DISP_EN[3]_INST_0/O
                         net (fo=1, routed)           3.510     4.858    DISP_EN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714     8.572 r  DISP_EN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.572    DISP_EN[3]
    W4                                                                r  DISP_EN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.392ns  (logic 4.141ns (49.346%)  route 4.251ns (50.654%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           1.673     2.191    display_driver/cnt_dig[1]
    SLICE_X46Y34         LUT2 (Prop_lut2_I0_O)        0.124     2.315 r  display_driver/DISP_EN[1]_INST_0/O
                         net (fo=1, routed)           2.577     4.893    DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.392 r  DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.392    DISP_EN[1]
    U4                                                                r  DISP_EN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.186     0.350    display_driver/cnt_dig[0]
    SLICE_X14Y36         LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  display_driver/cnt_dig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    display_driver/plusOp[0]
    SLICE_X14Y36         FDRE                                         r  display_driver/cnt_dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.186     0.350    display_driver/cnt_dig[0]
    SLICE_X14Y36         LUT2 (Prop_lut2_I0_O)        0.045     0.395 r  display_driver/cnt_dig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    display_driver/plusOp[1]
    SLICE_X14Y36         FDRE                                         r  display_driver/cnt_dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.625ns  (logic 1.484ns (56.527%)  route 1.141ns (43.473%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.186     0.350    display_driver/cnt_dig[0]
    SLICE_X14Y36         LUT2 (Prop_lut2_I1_O)        0.043     0.393 r  display_driver/DISP_EN[0]_INST_0/O
                         net (fo=1, routed)           0.955     1.348    DISP_EN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     2.625 r  DISP_EN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.625    DISP_EN[0]
    U2                                                                r  DISP_EN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.895ns  (logic 1.409ns (48.681%)  route 1.486ns (51.319%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.679     0.843    display_driver/cnt_dig[0]
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.045     0.888 r  display_driver/DISP_EN[1]_INST_0/O
                         net (fo=1, routed)           0.806     1.695    DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.895 r  DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.895    DISP_EN[1]
    U4                                                                r  DISP_EN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.966ns  (logic 1.484ns (50.054%)  route 1.481ns (49.946%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.186     0.350    display_driver/cnt_dig[0]
    SLICE_X14Y36         LUT2 (Prop_lut2_I1_O)        0.043     0.393 r  display_driver/DISP_EN[3]_INST_0/O
                         net (fo=1, routed)           1.295     1.688    DISP_EN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     2.966 r  DISP_EN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.966    DISP_EN[3]
    W4                                                                r  DISP_EN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.036ns  (logic 1.505ns (49.563%)  route 1.532ns (50.437%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.679     0.843    display_driver/cnt_dig[0]
    SLICE_X46Y34         LUT2 (Prop_lut2_I0_O)        0.049     0.892 r  display_driver/DISP_EN[2]_INST_0/O
                         net (fo=1, routed)           0.852     1.745    DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.292     3.036 r  DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.036    DISP_EN[2]
    V4                                                                r  DISP_EN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.164ns  (logic 1.553ns (49.087%)  route 1.611ns (50.913%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.550     0.714    display_driver/cnt_dig[1]
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.759 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.279     1.038    display_driver/sel0[2]
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.045     1.083 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           0.782     1.865    SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.299     3.164 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.164    SEGMENTS[0]
    U7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.222ns  (logic 1.484ns (46.058%)  route 1.738ns (53.942%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.550     0.714    display_driver/cnt_dig[1]
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.759 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.196     0.955    display_driver/sel0[2]
    SLICE_X37Y35         LUT5 (Prop_lut5_I2_O)        0.045     1.000 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           0.992     1.992    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.222 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.222    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.271ns  (logic 1.490ns (45.568%)  route 1.780ns (54.432%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.614     0.778    display_driver/cnt_dig[1]
    SLICE_X36Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.823 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.165     0.988    display_driver/sel0[3]
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.045     1.033 r  display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           1.001     2.034    SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.271 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.271    SEGMENTS[3]
    V8                                                                r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.311ns  (logic 1.475ns (44.542%)  route 1.836ns (55.458%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.550     0.714    display_driver/cnt_dig[1]
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.759 r  display_driver/SEGMENTS[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.279     1.038    display_driver/sel0[2]
    SLICE_X37Y35         LUT5 (Prop_lut5_I1_O)        0.045     1.083 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           1.007     2.090    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.311 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.311    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sha128_inst/sha256_comp/h6_reg[24]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.306ns  (logic 5.275ns (42.866%)  route 7.031ns (57.134%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.560     5.081    sha128_inst/sha256_comp/CLK
    SLICE_X39Y36         FDPE                                         r  sha128_inst/sha256_comp/h6_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDPE (Prop_fdpe_C_Q)         0.419     5.500 f  sha128_inst/sha256_comp/h6_reg[24]/Q
                         net (fo=3, routed)           1.262     6.762    data_out[56]
    SLICE_X45Y32         LUT6 (Prop_lut6_I5_O)        0.297     7.059 f  display_count_inferred_i_63/O
                         net (fo=1, routed)           0.000     7.059    display_count_inferred_i_63_n_0
    SLICE_X45Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     7.304 f  display_count_inferred_i_35/O
                         net (fo=1, routed)           0.968     8.272    display_count_inferred_i_35_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I1_O)        0.298     8.570 f  display_count_inferred_i_16/O
                         net (fo=1, routed)           0.993     9.563    display_driver/COUNT[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.687 f  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.815    10.503    display_driver/sel0[0]
    SLICE_X37Y35         LUT5 (Prop_lut5_I2_O)        0.154    10.657 r  display_driver/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           2.993    13.649    SEGMENTS_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.738    17.388 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.388    SEGMENTS[4]
    U8                                                                r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sha128_inst/sha256_comp/h4_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.143ns  (logic 5.080ns (41.833%)  route 7.063ns (58.167%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.556     5.077    sha128_inst/sha256_comp/CLK
    SLICE_X45Y31         FDPE                                         r  sha128_inst/sha256_comp/h4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.533 r  sha128_inst/sha256_comp/h4_reg[3]/Q
                         net (fo=3, routed)           1.472     7.005    data_out[99]
    SLICE_X36Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.129 r  display_count_inferred_i_40/O
                         net (fo=1, routed)           0.000     7.129    display_count_inferred_i_40_n_0
    SLICE_X36Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     7.341 r  display_count_inferred_i_23/O
                         net (fo=1, routed)           0.803     8.144    display_count_inferred_i_23_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.299     8.443 r  display_count_inferred_i_5/O
                         net (fo=1, routed)           0.954     9.397    display_driver/COUNT[11]
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.521 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.833    10.354    display_driver/sel0[3]
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.152    10.506 r  display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           3.001    13.507    SEGMENTS_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713    17.220 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.220    SEGMENTS[6]
    W7                                                                r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sha128_inst/sha256_comp/h6_reg[24]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.083ns  (logic 5.043ns (41.733%)  route 7.040ns (58.267%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.560     5.081    sha128_inst/sha256_comp/CLK
    SLICE_X39Y36         FDPE                                         r  sha128_inst/sha256_comp/h6_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDPE (Prop_fdpe_C_Q)         0.419     5.500 r  sha128_inst/sha256_comp/h6_reg[24]/Q
                         net (fo=3, routed)           1.262     6.762    data_out[56]
    SLICE_X45Y32         LUT6 (Prop_lut6_I5_O)        0.297     7.059 r  display_count_inferred_i_63/O
                         net (fo=1, routed)           0.000     7.059    display_count_inferred_i_63_n_0
    SLICE_X45Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     7.304 r  display_count_inferred_i_35/O
                         net (fo=1, routed)           0.968     8.272    display_count_inferred_i_35_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I1_O)        0.298     8.570 r  display_count_inferred_i_16/O
                         net (fo=1, routed)           0.993     9.563    display_driver/COUNT[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.687 r  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.815    10.503    display_driver/sel0[0]
    SLICE_X37Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.627 r  display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           3.002    13.629    SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.164 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.164    SEGMENTS[3]
    V8                                                                r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sha128_inst/sha256_comp/h6_reg[24]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.070ns  (logic 5.036ns (41.725%)  route 7.034ns (58.275%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.560     5.081    sha128_inst/sha256_comp/CLK
    SLICE_X39Y36         FDPE                                         r  sha128_inst/sha256_comp/h6_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDPE (Prop_fdpe_C_Q)         0.419     5.500 r  sha128_inst/sha256_comp/h6_reg[24]/Q
                         net (fo=3, routed)           1.262     6.762    data_out[56]
    SLICE_X45Y32         LUT6 (Prop_lut6_I5_O)        0.297     7.059 r  display_count_inferred_i_63/O
                         net (fo=1, routed)           0.000     7.059    display_count_inferred_i_63_n_0
    SLICE_X45Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     7.304 r  display_count_inferred_i_35/O
                         net (fo=1, routed)           0.968     8.272    display_count_inferred_i_35_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I1_O)        0.298     8.570 r  display_count_inferred_i_16/O
                         net (fo=1, routed)           0.993     9.563    display_driver/COUNT[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.687 r  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.817    10.505    display_driver/sel0[0]
    SLICE_X37Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.629 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           2.994    13.622    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.151 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.151    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sha128_inst/sha256_comp/h4_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.960ns  (logic 4.843ns (40.498%)  route 7.116ns (59.502%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.556     5.077    sha128_inst/sha256_comp/CLK
    SLICE_X45Y31         FDPE                                         r  sha128_inst/sha256_comp/h4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.533 r  sha128_inst/sha256_comp/h4_reg[3]/Q
                         net (fo=3, routed)           1.472     7.005    data_out[99]
    SLICE_X36Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.129 r  display_count_inferred_i_40/O
                         net (fo=1, routed)           0.000     7.129    display_count_inferred_i_40_n_0
    SLICE_X36Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     7.341 r  display_count_inferred_i_23/O
                         net (fo=1, routed)           0.803     8.144    display_count_inferred_i_23_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.299     8.443 r  display_count_inferred_i_5/O
                         net (fo=1, routed)           0.954     9.397    display_driver/COUNT[11]
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.521 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.833    10.354    display_driver/sel0[3]
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.124    10.478 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           3.054    13.532    SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.037 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.037    SEGMENTS[1]
    V5                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sha128_inst/sha256_comp/h4_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.952ns  (logic 4.859ns (40.654%)  route 7.093ns (59.346%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.556     5.077    sha128_inst/sha256_comp/CLK
    SLICE_X45Y31         FDPE                                         r  sha128_inst/sha256_comp/h4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.533 f  sha128_inst/sha256_comp/h4_reg[3]/Q
                         net (fo=3, routed)           1.472     7.005    data_out[99]
    SLICE_X36Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.129 f  display_count_inferred_i_40/O
                         net (fo=1, routed)           0.000     7.129    display_count_inferred_i_40_n_0
    SLICE_X36Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     7.341 f  display_count_inferred_i_23/O
                         net (fo=1, routed)           0.803     8.144    display_count_inferred_i_23_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.299     8.443 f  display_count_inferred_i_5/O
                         net (fo=1, routed)           0.954     9.397    display_driver/COUNT[11]
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.521 f  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.835    10.356    display_driver/sel0[3]
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.124    10.480 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           3.029    13.509    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.029 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.029    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sha128_inst/sha256_comp/h4_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.950ns  (logic 5.106ns (42.731%)  route 6.844ns (57.269%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.556     5.077    sha128_inst/sha256_comp/CLK
    SLICE_X45Y31         FDPE                                         r  sha128_inst/sha256_comp/h4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.533 f  sha128_inst/sha256_comp/h4_reg[3]/Q
                         net (fo=3, routed)           1.472     7.005    data_out[99]
    SLICE_X36Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.129 f  display_count_inferred_i_40/O
                         net (fo=1, routed)           0.000     7.129    display_count_inferred_i_40_n_0
    SLICE_X36Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     7.341 f  display_count_inferred_i_23/O
                         net (fo=1, routed)           0.803     8.144    display_count_inferred_i_23_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.299     8.443 f  display_count_inferred_i_5/O
                         net (fo=1, routed)           0.954     9.397    display_driver/COUNT[11]
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.521 f  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.835    10.356    display_driver/sel0[3]
    SLICE_X37Y35         LUT5 (Prop_lut5_I1_O)        0.152    10.508 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           2.780    13.288    SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739    17.027 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.027    SEGMENTS[0]
    U7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sha128_inst/sha256_comp/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha_done_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.177ns  (logic 4.039ns (44.019%)  route 5.137ns (55.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.558     5.079    sha128_inst/sha256_comp/CLK
    SLICE_X38Y34         FDPE                                         r  sha128_inst/sha256_comp/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  sha128_inst/sha256_comp/FSM_onehot_state_reg[0]/Q
                         net (fo=141, routed)         5.137    10.734    ready
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.256 r  sha_done_LED_OBUF_inst/O
                         net (fo=0)                   0.000    14.256    sha_done_LED
    L1                                                                r  sha_done_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculation_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.359ns  (logic 4.033ns (48.251%)  route 4.326ns (51.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.623     5.144    clk_50MHz_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  calculation_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  calculation_done_reg/Q
                         net (fo=71, routed)          4.326     9.988    calculation_done
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.503 r  done_LED_OBUF_inst/O
                         net (fo=0)                   0.000    13.503    done_LED
    P1                                                                r  done_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.371ns  (logic 3.970ns (47.434%)  route 4.400ns (52.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.557     5.078    clk_50MHz_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  response_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  response_reg_reg[5]/Q
                         net (fo=8, routed)           4.400     9.934    response_reg[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.449 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.449    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 response_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.374ns (58.465%)  route 0.976ns (41.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.550     1.433    clk_50MHz_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  response_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  response_reg_reg[4]/Q
                         net (fo=8, routed)           0.976     2.573    response_reg[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.783 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.783    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.348ns (57.918%)  route 0.980ns (42.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.595     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  response_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  response_reg_reg[6]/Q
                         net (fo=7, routed)           0.980     2.599    response_reg[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.806 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.806    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.347ns (55.772%)  route 1.068ns (44.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.566     1.449    clk_50MHz_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  response_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  response_reg_reg[0]/Q
                         net (fo=7, routed)           1.068     2.658    response_reg[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.864 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.864    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.374ns (55.824%)  route 1.087ns (44.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.558     1.441    clk_50MHz_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  response_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  response_reg_reg[3]/Q
                         net (fo=8, routed)           1.087     2.693    response_reg[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.903 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.903    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.483ns (58.887%)  route 1.036ns (41.113%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.559     1.442    clk_50MHz_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  valid_reg/Q
                         net (fo=8, routed)           0.254     1.837    display_driver/VALID
    SLICE_X37Y35         LUT5 (Prop_lut5_I0_O)        0.043     1.880 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           0.782     2.662    SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.299     3.961 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.961    SEGMENTS[0]
    U7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.366ns (52.819%)  route 1.220ns (47.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.558     1.441    clk_50MHz_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  response_reg_reg[2]/Q
                         net (fo=7, routed)           1.220     2.825    response_reg[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.028 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.028    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.407ns (52.737%)  route 1.261ns (47.263%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.559     1.442    clk_50MHz_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  valid_reg/Q
                         net (fo=8, routed)           0.254     1.837    display_driver/VALID
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.045     1.882 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           1.007     2.889    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.110 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.110    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.669ns  (logic 1.392ns (52.146%)  route 1.277ns (47.854%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.559     1.442    clk_50MHz_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  valid_reg/Q
                         net (fo=8, routed)           0.252     1.835    display_driver/VALID
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.045     1.880 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           1.025     2.905    SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.111 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.111    SEGMENTS[1]
    V5                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.685ns  (logic 1.395ns (51.937%)  route 1.291ns (48.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.550     1.433    clk_50MHz_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  response_reg_reg[1]/Q
                         net (fo=7, routed)           1.291     2.888    response_reg[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.118 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.118    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.696ns  (logic 1.457ns (54.042%)  route 1.239ns (45.958%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.559     1.442    clk_50MHz_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  valid_reg/Q
                         net (fo=8, routed)           0.252     1.835    display_driver/VALID
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.042     1.877 r  display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           0.987     2.864    SEGMENTS_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.274     4.138 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.138    SEGMENTS[6]
    W7                                                                r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1280 Endpoints
Min Delay          1280 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            selected_ro_out_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.728ns  (logic 4.919ns (27.748%)  route 12.809ns (72.252%))
  Logic Levels:           14  (IBUF=1 LDCE=2 LUT1=2 LUT3=7 LUT5=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=25, routed)          5.121     6.577    ro3/slice0/MUX_2/SEL
    SLICE_X8Y57          LUT3 (Prop_lut3_I1_O)        0.148     6.725 r  ro3/slice0/MUX_2/OUT_INST_0/O
                         net (fo=1, routed)           1.052     7.777    ro3/slice0/MUX_3/B
    SLICE_X8Y57          LUT3 (Prop_lut3_I0_O)        0.356     8.133 r  ro3/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.815     8.948    ro3/slice0/MUX_4/B
    SLICE_X8Y58          LUT3 (Prop_lut3_I0_O)        0.376     9.324 r  ro3/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.562     9.886    ro3/slice0/latch0/dataIn
    SLICE_X10Y57         LDCE (DToQ_ldce_D_Q)         0.720    10.606 r  ro3/slice0/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.475    11.081    ro3/slice1/B
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.124    11.205 f  ro3/slice1/MUX_0_i_1/O
                         net (fo=2, routed)           0.550    11.756    ro3/slice1/MUX_1/A
    SLICE_X9Y56          LUT3 (Prop_lut3_I2_O)        0.118    11.874 f  ro3/slice1/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.765    12.639    ro3/slice1/MUX_2/B
    SLICE_X6Y56          LUT3 (Prop_lut3_I0_O)        0.326    12.965 f  ro3/slice1/MUX_2/OUT_INST_0/O
                         net (fo=2, routed)           0.592    13.556    ro3/slice1/latch0/dataIn
    SLICE_X10Y57         LDCE (DToQ_ldce_D_Q)         0.479    14.035 f  ro3/slice1/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.655    14.690    ro3/slice2/B
    SLICE_X10Y57         LUT1 (Prop_lut1_I0_O)        0.124    14.814 r  ro3/slice2/MUX_0_i_1/O
                         net (fo=2, routed)           0.464    15.278    ro3/slice2/MUX_1/A
    SLICE_X10Y57         LUT3 (Prop_lut3_I2_O)        0.116    15.394 r  ro3/slice2/MUX_1/OUT_INST_0/O
                         net (fo=1, routed)           0.782    16.177    ro3/slice2/MUX_2/B
    SLICE_X5Y57          LUT3 (Prop_lut3_I2_O)        0.328    16.505 r  ro3/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           0.669    17.174    ro_out[3]
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.124    17.298 r  selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.306    17.604    selected_ro_out_inferred_i_3_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.124    17.728 r  selected_ro_out_inferred_i_1/O
                         net (fo=1, routed)           0.000    17.728    selected_ro_out
    SLICE_X3Y57          FDRE                                         r  selected_ro_out_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.508     4.849    clk_50MHz_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  selected_ro_out_sync1_reg/C

Slack:                    inf
  Source:                 challenge[3]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.180ns  (logic 5.166ns (39.192%)  route 8.015ns (60.808%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  challenge[3] (IN)
                         net (fo=0)                   0.000     0.000    challenge[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  challenge_IBUF[3]_inst/O
                         net (fo=17, routed)          3.566     5.034    sha128_inst/sha256_comp/DATA_IN[11]
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.158 r  sha128_inst/sha256_comp/W[0][11]_i_1_comp/O
                         net (fo=1, routed)           1.412     6.570    sha128_inst/sha256_comp/W[11]_repN
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.694 r  sha128_inst/sha256_comp/a[23]_i_36_comp/O
                         net (fo=1, routed)           0.473     7.167    sha128_inst/sha256_comp/a[23]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.693 r  sha128_inst/sha256_comp/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.693    sha128_inst/sha256_comp/a_reg[23]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.006 r  sha128_inst/sha256_comp/a_reg[27]_i_31/O[3]
                         net (fo=3, routed)           0.619     8.625    sha128_inst/sha256_comp/a_reg[27]_i_31_n_4
    SLICE_X42Y25         LUT5 (Prop_lut5_I0_O)        0.306     8.931 r  sha128_inst/sha256_comp/a[27]_i_23/O
                         net (fo=1, routed)           0.547     9.478    sha128_inst/sha256_comp/a[27]_i_23_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.004 r  sha128_inst/sha256_comp/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.004    sha128_inst/sha256_comp/a_reg[27]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.338 r  sha128_inst/sha256_comp/a_reg[31]_i_16/O[1]
                         net (fo=3, routed)           0.338    10.676    sha128_inst/sha256_comp/p_1_in[25]
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.303    10.979 r  sha128_inst/sha256_comp/a[27]_i_4/O
                         net (fo=2, routed)           0.621    11.600    sha128_inst/sha256_comp/a[27]_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.724 r  sha128_inst/sha256_comp/a[27]_i_8/O
                         net (fo=1, routed)           0.000    11.724    sha128_inst/sha256_comp/a[27]_i_8_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.122 r  sha128_inst/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.122    sha128_inst/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.435 r  sha128_inst/sha256_comp/a_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.440    12.874    sha128_inst/sha256_comp/in14[31]
    SLICE_X37Y27         LUT4 (Prop_lut4_I2_O)        0.306    13.180 r  sha128_inst/sha256_comp/a[31]_i_3/O
                         net (fo=1, routed)           0.000    13.180    sha128_inst/sha256_comp/a[31]_i_3_n_0
    SLICE_X37Y27         FDSE                                         r  sha128_inst/sha256_comp/a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.431     4.772    sha128_inst/sha256_comp/CLK
    SLICE_X37Y27         FDSE                                         r  sha128_inst/sha256_comp/a_reg[31]/C

Slack:                    inf
  Source:                 challenge[3]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.106ns  (logic 5.184ns (39.553%)  route 7.922ns (60.447%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  challenge[3] (IN)
                         net (fo=0)                   0.000     0.000    challenge[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  challenge_IBUF[3]_inst/O
                         net (fo=17, routed)          3.566     5.034    sha128_inst/sha256_comp/DATA_IN[11]
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.158 r  sha128_inst/sha256_comp/W[0][11]_i_1_comp/O
                         net (fo=1, routed)           1.412     6.570    sha128_inst/sha256_comp/W[11]_repN
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.694 r  sha128_inst/sha256_comp/a[23]_i_36_comp/O
                         net (fo=1, routed)           0.473     7.167    sha128_inst/sha256_comp/a[23]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.693 r  sha128_inst/sha256_comp/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.693    sha128_inst/sha256_comp/a_reg[23]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.006 r  sha128_inst/sha256_comp/a_reg[27]_i_31/O[3]
                         net (fo=3, routed)           0.619     8.625    sha128_inst/sha256_comp/a_reg[27]_i_31_n_4
    SLICE_X42Y25         LUT5 (Prop_lut5_I0_O)        0.306     8.931 r  sha128_inst/sha256_comp/a[27]_i_23/O
                         net (fo=1, routed)           0.547     9.478    sha128_inst/sha256_comp/a[27]_i_23_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.004 r  sha128_inst/sha256_comp/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.004    sha128_inst/sha256_comp/a_reg[27]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.338 r  sha128_inst/sha256_comp/a_reg[31]_i_16/O[1]
                         net (fo=3, routed)           0.338    10.676    sha128_inst/sha256_comp/p_1_in[25]
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.303    10.979 r  sha128_inst/sha256_comp/a[27]_i_4/O
                         net (fo=2, routed)           0.621    11.600    sha128_inst/sha256_comp/a[27]_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.724 r  sha128_inst/sha256_comp/a[27]_i_8/O
                         net (fo=1, routed)           0.000    11.724    sha128_inst/sha256_comp/a[27]_i_8_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.122 r  sha128_inst/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.122    sha128_inst/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.456 r  sha128_inst/sha256_comp/a_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.347    12.803    sha128_inst/sha256_comp/in14[29]
    SLICE_X39Y28         LUT4 (Prop_lut4_I2_O)        0.303    13.106 r  sha128_inst/sha256_comp/a[29]_i_1/O
                         net (fo=1, routed)           0.000    13.106    sha128_inst/sha256_comp/a[29]_i_1_n_0
    SLICE_X39Y28         FDSE                                         r  sha128_inst/sha256_comp/a_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.433     4.774    sha128_inst/sha256_comp/CLK
    SLICE_X39Y28         FDSE                                         r  sha128_inst/sha256_comp/a_reg[29]/C

Slack:                    inf
  Source:                 challenge[3]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.085ns  (logic 4.867ns (37.193%)  route 8.218ns (62.807%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  challenge[3] (IN)
                         net (fo=0)                   0.000     0.000    challenge[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  challenge_IBUF[3]_inst/O
                         net (fo=17, routed)          3.566     5.034    sha128_inst/sha256_comp/DATA_IN[11]
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.158 r  sha128_inst/sha256_comp/W[0][11]_i_1_comp/O
                         net (fo=1, routed)           1.412     6.570    sha128_inst/sha256_comp/W[11]_repN
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.694 r  sha128_inst/sha256_comp/a[23]_i_36_comp/O
                         net (fo=1, routed)           0.473     7.167    sha128_inst/sha256_comp/a[23]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     7.782 r  sha128_inst/sha256_comp/a_reg[23]_i_31/O[3]
                         net (fo=2, routed)           0.536     8.318    sha128_inst/sha256_comp/a_reg[23]_i_31_n_4
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.306     8.624 r  sha128_inst/sha256_comp/a[23]_i_23/O
                         net (fo=2, routed)           0.690     9.314    sha128_inst/sha256_comp/a[23]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.840 r  sha128_inst/sha256_comp/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.009     9.849    sha128_inst/sha256_comp/a_reg[23]_i_15_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.088 r  sha128_inst/sha256_comp/a_reg[27]_i_15/O[2]
                         net (fo=3, routed)           0.344    10.432    sha128_inst/sha256_comp/p_1_in[22]
    SLICE_X37Y25         LUT5 (Prop_lut5_I4_O)        0.302    10.734 r  sha128_inst/sha256_comp/a[23]_i_3/O
                         net (fo=2, routed)           0.561    11.295    sha128_inst/sha256_comp/a[23]_i_3_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.419 r  sha128_inst/sha256_comp/a[23]_i_7/O
                         net (fo=1, routed)           0.000    11.419    sha128_inst/sha256_comp/a[23]_i_7_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.820 r  sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.820    sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.154 r  sha128_inst/sha256_comp/a_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.628    12.782    sha128_inst/sha256_comp/in14[25]
    SLICE_X39Y29         LUT4 (Prop_lut4_I2_O)        0.303    13.085 r  sha128_inst/sha256_comp/a[25]_i_1/O
                         net (fo=1, routed)           0.000    13.085    sha128_inst/sha256_comp/a[25]_i_1_n_0
    SLICE_X39Y29         FDSE                                         r  sha128_inst/sha256_comp/a_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.434     4.775    sha128_inst/sha256_comp/CLK
    SLICE_X39Y29         FDSE                                         r  sha128_inst/sha256_comp/a_reg[25]/C

Slack:                    inf
  Source:                 challenge[3]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.085ns  (logic 5.068ns (38.730%)  route 8.017ns (61.270%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  challenge[3] (IN)
                         net (fo=0)                   0.000     0.000    challenge[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  challenge_IBUF[3]_inst/O
                         net (fo=17, routed)          3.566     5.034    sha128_inst/sha256_comp/DATA_IN[11]
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.158 r  sha128_inst/sha256_comp/W[0][11]_i_1_comp/O
                         net (fo=1, routed)           1.412     6.570    sha128_inst/sha256_comp/W[11]_repN
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.694 r  sha128_inst/sha256_comp/a[23]_i_36_comp/O
                         net (fo=1, routed)           0.473     7.167    sha128_inst/sha256_comp/a[23]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.693 r  sha128_inst/sha256_comp/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.693    sha128_inst/sha256_comp/a_reg[23]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.006 r  sha128_inst/sha256_comp/a_reg[27]_i_31/O[3]
                         net (fo=3, routed)           0.619     8.625    sha128_inst/sha256_comp/a_reg[27]_i_31_n_4
    SLICE_X42Y25         LUT5 (Prop_lut5_I0_O)        0.306     8.931 r  sha128_inst/sha256_comp/a[27]_i_23/O
                         net (fo=1, routed)           0.547     9.478    sha128_inst/sha256_comp/a[27]_i_23_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.004 r  sha128_inst/sha256_comp/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.004    sha128_inst/sha256_comp/a_reg[27]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.338 r  sha128_inst/sha256_comp/a_reg[31]_i_16/O[1]
                         net (fo=3, routed)           0.338    10.676    sha128_inst/sha256_comp/p_1_in[25]
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.303    10.979 r  sha128_inst/sha256_comp/a[27]_i_4/O
                         net (fo=2, routed)           0.621    11.600    sha128_inst/sha256_comp/a[27]_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.724 r  sha128_inst/sha256_comp/a[27]_i_8/O
                         net (fo=1, routed)           0.000    11.724    sha128_inst/sha256_comp/a[27]_i_8_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.122 r  sha128_inst/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.122    sha128_inst/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.344 r  sha128_inst/sha256_comp/a_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.442    12.786    sha128_inst/sha256_comp/in14[28]
    SLICE_X39Y30         LUT4 (Prop_lut4_I2_O)        0.299    13.085 r  sha128_inst/sha256_comp/a[28]_i_1/O
                         net (fo=1, routed)           0.000    13.085    sha128_inst/sha256_comp/a[28]_i_1_n_0
    SLICE_X39Y30         FDSE                                         r  sha128_inst/sha256_comp/a_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.434     4.775    sha128_inst/sha256_comp/CLK
    SLICE_X39Y30         FDSE                                         r  sha128_inst/sha256_comp/a_reg[28]/C

Slack:                    inf
  Source:                 challenge[3]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.062ns  (logic 5.088ns (38.949%)  route 7.975ns (61.051%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  challenge[3] (IN)
                         net (fo=0)                   0.000     0.000    challenge[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  challenge_IBUF[3]_inst/O
                         net (fo=17, routed)          3.566     5.034    sha128_inst/sha256_comp/DATA_IN[11]
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.158 r  sha128_inst/sha256_comp/W[0][11]_i_1_comp/O
                         net (fo=1, routed)           1.412     6.570    sha128_inst/sha256_comp/W[11]_repN
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.694 r  sha128_inst/sha256_comp/a[23]_i_36_comp/O
                         net (fo=1, routed)           0.473     7.167    sha128_inst/sha256_comp/a[23]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.693 r  sha128_inst/sha256_comp/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.693    sha128_inst/sha256_comp/a_reg[23]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.006 r  sha128_inst/sha256_comp/a_reg[27]_i_31/O[3]
                         net (fo=3, routed)           0.619     8.625    sha128_inst/sha256_comp/a_reg[27]_i_31_n_4
    SLICE_X42Y25         LUT5 (Prop_lut5_I0_O)        0.306     8.931 r  sha128_inst/sha256_comp/a[27]_i_23/O
                         net (fo=1, routed)           0.547     9.478    sha128_inst/sha256_comp/a[27]_i_23_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.004 r  sha128_inst/sha256_comp/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.004    sha128_inst/sha256_comp/a_reg[27]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.338 r  sha128_inst/sha256_comp/a_reg[31]_i_16/O[1]
                         net (fo=3, routed)           0.338    10.676    sha128_inst/sha256_comp/p_1_in[25]
    SLICE_X42Y26         LUT5 (Prop_lut5_I4_O)        0.303    10.979 r  sha128_inst/sha256_comp/a[27]_i_4/O
                         net (fo=2, routed)           0.621    11.600    sha128_inst/sha256_comp/a[27]_i_4_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.724 r  sha128_inst/sha256_comp/a[27]_i_8/O
                         net (fo=1, routed)           0.000    11.724    sha128_inst/sha256_comp/a[27]_i_8_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.122 r  sha128_inst/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.122    sha128_inst/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 r  sha128_inst/sha256_comp/a_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.400    12.760    sha128_inst/sha256_comp/in14[30]
    SLICE_X37Y26         LUT4 (Prop_lut4_I2_O)        0.302    13.062 r  sha128_inst/sha256_comp/a[30]_i_1/O
                         net (fo=1, routed)           0.000    13.062    sha128_inst/sha256_comp/a[30]_i_1_n_0
    SLICE_X37Y26         FDSE                                         r  sha128_inst/sha256_comp/a_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.430     4.771    sha128_inst/sha256_comp/CLK
    SLICE_X37Y26         FDSE                                         r  sha128_inst/sha256_comp/a_reg[30]/C

Slack:                    inf
  Source:                 challenge[3]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.933ns  (logic 4.771ns (36.887%)  route 8.163ns (63.113%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  challenge[3] (IN)
                         net (fo=0)                   0.000     0.000    challenge[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  challenge_IBUF[3]_inst/O
                         net (fo=17, routed)          3.566     5.034    sha128_inst/sha256_comp/DATA_IN[11]
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.158 r  sha128_inst/sha256_comp/W[0][11]_i_1_comp/O
                         net (fo=1, routed)           1.412     6.570    sha128_inst/sha256_comp/W[11]_repN
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.694 r  sha128_inst/sha256_comp/a[23]_i_36_comp/O
                         net (fo=1, routed)           0.473     7.167    sha128_inst/sha256_comp/a[23]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     7.782 r  sha128_inst/sha256_comp/a_reg[23]_i_31/O[3]
                         net (fo=2, routed)           0.536     8.318    sha128_inst/sha256_comp/a_reg[23]_i_31_n_4
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.306     8.624 r  sha128_inst/sha256_comp/a[23]_i_23/O
                         net (fo=2, routed)           0.690     9.314    sha128_inst/sha256_comp/a[23]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.840 r  sha128_inst/sha256_comp/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.009     9.849    sha128_inst/sha256_comp/a_reg[23]_i_15_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.088 r  sha128_inst/sha256_comp/a_reg[27]_i_15/O[2]
                         net (fo=3, routed)           0.344    10.432    sha128_inst/sha256_comp/p_1_in[22]
    SLICE_X37Y25         LUT5 (Prop_lut5_I4_O)        0.302    10.734 r  sha128_inst/sha256_comp/a[23]_i_3/O
                         net (fo=2, routed)           0.561    11.295    sha128_inst/sha256_comp/a[23]_i_3_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.419 r  sha128_inst/sha256_comp/a[23]_i_7/O
                         net (fo=1, routed)           0.000    11.419    sha128_inst/sha256_comp/a[23]_i_7_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.820 r  sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.820    sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.059 r  sha128_inst/sha256_comp/a_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.573    12.631    sha128_inst/sha256_comp/in14[26]
    SLICE_X39Y29         LUT4 (Prop_lut4_I2_O)        0.302    12.933 r  sha128_inst/sha256_comp/a[26]_i_1/O
                         net (fo=1, routed)           0.000    12.933    sha128_inst/sha256_comp/a[26]_i_1_n_0
    SLICE_X39Y29         FDSE                                         r  sha128_inst/sha256_comp/a_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.434     4.775    sha128_inst/sha256_comp/CLK
    SLICE_X39Y29         FDSE                                         r  sha128_inst/sha256_comp/a_reg[26]/C

Slack:                    inf
  Source:                 challenge[3]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.904ns  (logic 4.536ns (35.149%)  route 8.369ns (64.851%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  challenge[3] (IN)
                         net (fo=0)                   0.000     0.000    challenge[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  challenge_IBUF[3]_inst/O
                         net (fo=17, routed)          3.566     5.034    sha128_inst/sha256_comp/DATA_IN[11]
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.158 r  sha128_inst/sha256_comp/W[0][11]_i_1_comp/O
                         net (fo=1, routed)           1.412     6.570    sha128_inst/sha256_comp/W[11]_repN
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.694 r  sha128_inst/sha256_comp/a[23]_i_36_comp/O
                         net (fo=1, routed)           0.473     7.167    sha128_inst/sha256_comp/a[23]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     7.723 r  sha128_inst/sha256_comp/a_reg[23]_i_31/O[2]
                         net (fo=2, routed)           0.470     8.194    sha128_inst/sha256_comp/a_reg[23]_i_31_n_5
    SLICE_X38Y23         LUT5 (Prop_lut5_I0_O)        0.302     8.496 r  sha128_inst/sha256_comp/a[19]_i_20/O
                         net (fo=2, routed)           0.510     9.006    sha128_inst/sha256_comp/a[19]_i_20_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.391 r  sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.391    sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.725 r  sha128_inst/sha256_comp/a_reg[23]_i_15/O[1]
                         net (fo=3, routed)           0.542    10.267    sha128_inst/sha256_comp/p_1_in[17]
    SLICE_X37Y24         LUT5 (Prop_lut5_I4_O)        0.303    10.570 r  sha128_inst/sha256_comp/a[19]_i_4/O
                         net (fo=2, routed)           0.721    11.292    sha128_inst/sha256_comp/a[19]_i_4_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.690 r  sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.009    11.699    sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.938 r  sha128_inst/sha256_comp/a_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.665    12.602    sha128_inst/sha256_comp/in14[22]
    SLICE_X38Y28         LUT4 (Prop_lut4_I2_O)        0.302    12.904 r  sha128_inst/sha256_comp/a[22]_i_1/O
                         net (fo=1, routed)           0.000    12.904    sha128_inst/sha256_comp/a[22]_i_1_n_0
    SLICE_X38Y28         FDSE                                         r  sha128_inst/sha256_comp/a_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.433     4.774    sha128_inst/sha256_comp/CLK
    SLICE_X38Y28         FDSE                                         r  sha128_inst/sha256_comp/a_reg[22]/C

Slack:                    inf
  Source:                 challenge[3]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.880ns  (logic 4.849ns (37.644%)  route 8.032ns (62.356%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  challenge[3] (IN)
                         net (fo=0)                   0.000     0.000    challenge[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  challenge_IBUF[3]_inst/O
                         net (fo=17, routed)          3.566     5.034    sha128_inst/sha256_comp/DATA_IN[11]
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.158 r  sha128_inst/sha256_comp/W[0][11]_i_1_comp/O
                         net (fo=1, routed)           1.412     6.570    sha128_inst/sha256_comp/W[11]_repN
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.694 r  sha128_inst/sha256_comp/a[23]_i_36_comp/O
                         net (fo=1, routed)           0.473     7.167    sha128_inst/sha256_comp/a[23]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     7.782 r  sha128_inst/sha256_comp/a_reg[23]_i_31/O[3]
                         net (fo=2, routed)           0.536     8.318    sha128_inst/sha256_comp/a_reg[23]_i_31_n_4
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.306     8.624 r  sha128_inst/sha256_comp/a[23]_i_23/O
                         net (fo=2, routed)           0.690     9.314    sha128_inst/sha256_comp/a[23]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.840 r  sha128_inst/sha256_comp/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.009     9.849    sha128_inst/sha256_comp/a_reg[23]_i_15_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.088 r  sha128_inst/sha256_comp/a_reg[27]_i_15/O[2]
                         net (fo=3, routed)           0.344    10.432    sha128_inst/sha256_comp/p_1_in[22]
    SLICE_X37Y25         LUT5 (Prop_lut5_I4_O)        0.302    10.734 r  sha128_inst/sha256_comp/a[23]_i_3/O
                         net (fo=2, routed)           0.561    11.295    sha128_inst/sha256_comp/a[23]_i_3_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.419 r  sha128_inst/sha256_comp/a[23]_i_7/O
                         net (fo=1, routed)           0.000    11.419    sha128_inst/sha256_comp/a[23]_i_7_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.820 r  sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.820    sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.133 r  sha128_inst/sha256_comp/a_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.442    12.574    sha128_inst/sha256_comp/in14[27]
    SLICE_X39Y29         LUT4 (Prop_lut4_I2_O)        0.306    12.880 r  sha128_inst/sha256_comp/a[27]_i_1/O
                         net (fo=1, routed)           0.000    12.880    sha128_inst/sha256_comp/a[27]_i_1_n_0
    SLICE_X39Y29         FDSE                                         r  sha128_inst/sha256_comp/a_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.434     4.775    sha128_inst/sha256_comp/CLK
    SLICE_X39Y29         FDSE                                         r  sha128_inst/sha256_comp/a_reg[27]/C

Slack:                    inf
  Source:                 challenge[3]
                            (input port)
  Destination:            sha128_inst/sha256_comp/e_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.849ns  (logic 4.807ns (37.409%)  route 8.042ns (62.591%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  challenge[3] (IN)
                         net (fo=0)                   0.000     0.000    challenge[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  challenge_IBUF[3]_inst/O
                         net (fo=17, routed)          3.566     5.034    sha128_inst/sha256_comp/DATA_IN[11]
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.158 r  sha128_inst/sha256_comp/W[0][11]_i_1_comp/O
                         net (fo=1, routed)           1.412     6.570    sha128_inst/sha256_comp/W[11]_repN
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.694 r  sha128_inst/sha256_comp/a[23]_i_36_comp/O
                         net (fo=1, routed)           0.473     7.167    sha128_inst/sha256_comp/a[23]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     7.782 r  sha128_inst/sha256_comp/a_reg[23]_i_31/O[3]
                         net (fo=2, routed)           0.536     8.318    sha128_inst/sha256_comp/a_reg[23]_i_31_n_4
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.306     8.624 r  sha128_inst/sha256_comp/a[23]_i_23/O
                         net (fo=2, routed)           0.690     9.314    sha128_inst/sha256_comp/a[23]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.929 r  sha128_inst/sha256_comp/a_reg[23]_i_15/O[3]
                         net (fo=3, routed)           0.771    10.699    sha128_inst/sha256_comp/p_1_in[19]
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.306    11.005 r  sha128_inst/sha256_comp/e[19]_i_3/O
                         net (fo=1, routed)           0.000    11.005    sha128_inst/sha256_comp/e[19]_i_3_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.406 r  sha128_inst/sha256_comp/e_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.406    sha128_inst/sha256_comp/e_reg[19]_i_2_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.520 r  sha128_inst/sha256_comp/e_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.520    sha128_inst/sha256_comp/e_reg[23]_i_2_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.634 r  sha128_inst/sha256_comp/e_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.634    sha128_inst/sha256_comp/e_reg[27]_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.947 r  sha128_inst/sha256_comp/e_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.596    12.543    sha128_inst/sha256_comp/in22[31]
    SLICE_X45Y29         LUT4 (Prop_lut4_I2_O)        0.306    12.849 r  sha128_inst/sha256_comp/e[31]_i_1/O
                         net (fo=1, routed)           0.000    12.849    sha128_inst/sha256_comp/e[31]_i_1_n_0
    SLICE_X45Y29         FDSE                                         r  sha128_inst/sha256_comp/e_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        1.437     4.778    sha128_inst/sha256_comp/CLK
    SLICE_X45Y29         FDSE                                         r  sha128_inst/sha256_comp/e_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btnC_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.210ns (20.900%)  route 0.793ns (79.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=10, routed)          0.793     1.003    btnC_IBUF
    SLICE_X3Y57          FDRE                                         r  btnC_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.862     1.990    clk_50MHz_IBUF_BUFG
    SLICE_X3Y57          FDRE                                         r  btnC_prev_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            ro_enable_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.255ns (20.859%)  route 0.966ns (79.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=10, routed)          0.775     0.984    btnC_IBUF
    SLICE_X3Y56          LUT2 (Prop_lut2_I0_O)        0.045     1.029 r  counting_active_i_1/O
                         net (fo=31, routed)          0.191     1.220    counting_active_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  ro_enable_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.862     1.990    clk_50MHz_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  ro_enable_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            ro_enable_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.255ns (20.859%)  route 0.966ns (79.141%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=10, routed)          0.775     0.984    btnC_IBUF
    SLICE_X3Y56          LUT2 (Prop_lut2_I0_O)        0.045     1.029 r  counting_active_i_1/O
                         net (fo=31, routed)          0.191     1.220    counting_active_i_1_n_0
    SLICE_X3Y58          FDRE                                         r  ro_enable_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.862     1.990    clk_50MHz_IBUF_BUFG
    SLICE_X3Y58          FDRE                                         r  ro_enable_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            ro_enable_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.371ns (30.116%)  route 0.860ns (69.884%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=10, routed)          0.775     0.984    btnC_IBUF
    SLICE_X3Y56          LUT5 (Prop_lut5_I3_O)        0.051     1.035 r  ro_enable[8]_i_2/O
                         net (fo=1, routed)           0.085     1.120    ro_enable[8]_i_2_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.110     1.230 r  ro_enable[8]_i_1/O
                         net (fo=1, routed)           0.000     1.230    ro_enable[8]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  ro_enable_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.863     1.991    clk_50MHz_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  ro_enable_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            calculated_challenge_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.255ns (20.503%)  route 0.987ns (79.497%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=10, routed)          0.775     0.984    btnC_IBUF
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.045     1.029 r  calculated_challenge[5]_i_1/O
                         net (fo=158, routed)         0.212     1.241    calculated_challenge[5]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  calculated_challenge_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.863     1.990    clk_50MHz_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  calculated_challenge_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            ro_index_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.255ns (19.986%)  route 1.019ns (80.014%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=10, routed)          0.839     1.049    btnC_IBUF
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.094 r  ro_index[3]_i_1/O
                         net (fo=4, routed)           0.179     1.273    ro_index[3]_i_1_n_0
    SLICE_X2Y56          FDRE                                         r  ro_index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.863     1.991    clk_50MHz_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  ro_index_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            ro_index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.255ns (19.986%)  route 1.019ns (80.014%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=10, routed)          0.839     1.049    btnC_IBUF
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.094 r  ro_index[3]_i_1/O
                         net (fo=4, routed)           0.179     1.273    ro_index[3]_i_1_n_0
    SLICE_X2Y56          FDRE                                         r  ro_index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.863     1.991    clk_50MHz_IBUF_BUFG
    SLICE_X2Y56          FDRE                                         r  ro_index_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            ro_enable_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.255ns (19.074%)  route 1.080ns (80.926%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=10, routed)          0.775     0.984    btnC_IBUF
    SLICE_X3Y56          LUT2 (Prop_lut2_I0_O)        0.045     1.029 r  counting_active_i_1/O
                         net (fo=31, routed)          0.305     1.334    counting_active_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  ro_enable_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.860     1.988    clk_50MHz_IBUF_BUFG
    SLICE_X5Y58          FDRE                                         r  ro_enable_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            ro_enable_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.300ns (22.251%)  route 1.047ns (77.749%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=10, routed)          0.988     1.197    btnC_IBUF
    SLICE_X4Y57          LUT5 (Prop_lut5_I3_O)        0.045     1.242 r  ro_enable[5]_i_2/O
                         net (fo=1, routed)           0.059     1.301    ro_enable[5]_i_2_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.045     1.346 r  ro_enable[5]_i_1/O
                         net (fo=1, routed)           0.000     1.346    ro_enable[5]_i_1_n_0
    SLICE_X4Y57          FDRE                                         r  ro_enable_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.860     1.988    clk_50MHz_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  ro_enable_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            calculated_challenge_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.255ns (18.688%)  route 1.107ns (81.312%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=10, routed)          0.775     0.984    btnC_IBUF
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.045     1.029 r  calculated_challenge[5]_i_1/O
                         net (fo=158, routed)         0.333     1.362    calculated_challenge[5]_i_1_n_0
    SLICE_X6Y52          FDRE                                         r  calculated_challenge_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2904, routed)        0.863     1.990    clk_50MHz_IBUF_BUFG
    SLICE_X6Y52          FDRE                                         r  calculated_challenge_reg[3]/C





