INFO-FLOW: Workspace C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1 opened at Sun Aug 07 09:46:02 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     import_lib E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.113 sec.
Execute     import_lib E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     set_part xc7z020-clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=E:/FPGATOOL/Xilinx2020/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=E:/FPGATOOL/Xilinx2020/Vivado/2020.2/data;E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/FPGATOOL/Xilinx2020/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.458 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.134 sec.
Command       add_library done; 0.216 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.69 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.123 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=E:/FPGATOOL/Xilinx2020/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=E:/FPGATOOL/Xilinx2020/Vivado/2020.2/data;E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg484:-1 
Execute       import_lib E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     add_library done; 0.155 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.169 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 867.810 MB.
INFO: [HLS 200-10] Analyzing design file '../src/cordiccart2pol.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../src/cordiccart2pol.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang ../src/cordiccart2pol.cpp -foptimization-record-file=C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/clang.cordiccart2pol.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/autopilot -I E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp > C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/clang.cordiccart2pol.cpp.out.log 2> C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/clang.cordiccart2pol.cpp.err.log 
Command       ap_eval done; 0.144 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top cordiccart2pol -name=cordiccart2pol 
INFO-FLOW: Setting directive 'TOP' name=cordiccart2pol 
INFO-FLOW: Setting directive 'TOP' name=cordiccart2pol 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=cordiccart2pol 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.108 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/clang-tidy.cordiccart2pol.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/clang-tidy.cordiccart2pol.pp.0.cpp.out.log 2> C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/clang-tidy.cordiccart2pol.pp.0.cpp.err.log 
Command         ap_eval done; 0.128 sec.
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.149 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.cordiccart2pol.pp.0.cpp.diag.yml C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.cordiccart2pol.pp.0.cpp.out.log 2> C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.cordiccart2pol.pp.0.cpp.err.log 
Command       ap_eval done; 0.13 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/clang.cordiccart2pol.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/autopilot -I E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.bc > C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/clang.cordiccart2pol.pp.0.cpp.out.log 2> C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/clang.cordiccart2pol.pp.0.cpp.err.log 
Command       ap_eval done; 0.124 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 869.158 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.g.bc"  
Execute         ap_eval exec -ignorestderr E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.g.bc -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.625 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.629 sec.
Execute       run_link_or_opt -opt -out C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cordiccart2pol -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cordiccart2pol -reflow-float-conversion -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.008 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.012 sec.
Execute       run_link_or_opt -out C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cordiccart2pol 
Execute         ap_eval exec -ignorestderr E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cordiccart2pol -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cordiccart2pol -mllvm -hls-db-dir -mllvm C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.lto.bc > C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.16 sec.
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.168 seconds; current allocated memory: 90.707 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 90.708 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cordiccart2pol -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.0.bc -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 91.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.1.bc -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 91.136 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.g.1.bc to C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.o.1.bc -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'r' (../src/cordiccart2pol.cpp:8) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'theta' (../src/cordiccart2pol.cpp:8) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_1' (../src/cordiccart2pol.cpp:18) in function 'cordiccart2pol' automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 111.509 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.o.2.bc -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 103.850 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.343 sec.
Command     elaborate done; 5.468 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cordiccart2pol' ...
Execute       ap_set_top_model cordiccart2pol 
Execute       get_model_list cordiccart2pol -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cordiccart2pol 
Execute       get_model_list cordiccart2pol -filter all-wo-channel 
INFO-FLOW: Model list for configure: cordiccart2pol
INFO-FLOW: Configuring Module : cordiccart2pol ...
Execute       set_default_model cordiccart2pol 
Execute       apply_spec_resource_limit cordiccart2pol 
INFO-FLOW: Model list for preprocess: cordiccart2pol
INFO-FLOW: Preprocessing Module: cordiccart2pol ...
Execute       set_default_model cordiccart2pol 
Execute       cdfg_preprocess -model cordiccart2pol 
Execute       rtl_gen_preprocess cordiccart2pol 
INFO-FLOW: Model list for synthesis: cordiccart2pol
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordiccart2pol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cordiccart2pol 
Execute       schedule -model cordiccart2pol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
WARNING: [HLS 200-880] The II Violation in module 'cordiccart2pol' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('c_y', ../src/cordiccart2pol.cpp:42) and 'icmp' operation ('icmp_ln35', ../src/cordiccart2pol.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'cordiccart2pol' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('c_y', ../src/cordiccart2pol.cpp:42) and 'icmp' operation ('icmp_ln35', ../src/cordiccart2pol.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'cordiccart2pol' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('c_y', ../src/cordiccart2pol.cpp:42) and 'icmp' operation ('icmp_ln35', ../src/cordiccart2pol.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'cordiccart2pol' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('c_y', ../src/cordiccart2pol.cpp:42) and 'icmp' operation ('icmp_ln35', ../src/cordiccart2pol.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'cordiccart2pol' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'fadd' operation ('c_y', ../src/cordiccart2pol.cpp:42) and 'icmp' operation ('icmp_ln35', ../src/cordiccart2pol.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'cordiccart2pol' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between 'fadd' operation ('c_y', ../src/cordiccart2pol.cpp:42) and 'icmp' operation ('icmp_ln35', ../src/cordiccart2pol.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'cordiccart2pol' (loop 'VITIS_LOOP_33_1'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1) between 'fadd' operation ('c_y', ../src/cordiccart2pol.cpp:42) and 'fcmp' operation ('tmp_3', ../src/cordiccart2pol.cpp:35).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 15, Depth = 15, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.171 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 104.310 MB.
Execute       syn_report -verbosereport -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.138 sec.
Execute       db_write -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.sched.adb -f 
INFO-FLOW: Finish scheduling cordiccart2pol.
Execute       set_default_model cordiccart2pol 
Execute       bind -model cordiccart2pol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 104.682 MB.
Execute       syn_report -verbosereport -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.153 sec.
Execute       db_write -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.bind.adb -f 
INFO-FLOW: Finish binding cordiccart2pol.
Execute       get_model_list cordiccart2pol -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess cordiccart2pol 
INFO-FLOW: Model list for RTL generation: cordiccart2pol
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordiccart2pol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cordiccart2pol -top_prefix  -sub_prefix cordiccart2pol_ -mg_file C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordiccart2pol/theta' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordiccart2pol' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'r' and 'theta' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordiccart2pol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 105.524 MB.
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       gen_rtl cordiccart2pol -istop -style xilinx -f -lang vhdl -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/syn/vhdl/cordiccart2pol 
Execute       gen_rtl cordiccart2pol -istop -style xilinx -f -lang vlog -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/syn/verilog/cordiccart2pol 
Execute       syn_report -csynth -model cordiccart2pol -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/syn/report/cordiccart2pol_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cordiccart2pol -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/syn/report/cordiccart2pol_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cordiccart2pol -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.158 sec.
Execute       db_write -model cordiccart2pol -f -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.adb 
Execute       gen_tb_info cordiccart2pol -p C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol 
Execute       export_constraint_db -f -tool general -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.constraint.tcl 
Execute       syn_report -designview -model cordiccart2pol -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.design.xml 
Execute       syn_report -csynthDesign -model cordiccart2pol -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model cordiccart2pol -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cordiccart2pol -o C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks cordiccart2pol 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain cordiccart2pol 
INFO-FLOW: Model list for RTL component generation: cordiccart2pol
INFO-FLOW: Handling components in module [cordiccart2pol] ... 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.compgen.tcl 
INFO-FLOW: Found component cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component cordiccart2pol_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model cordiccart2pol_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component cordiccart2pol_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model cordiccart2pol_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component cordiccart2pol_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model cordiccart2pol_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1.
INFO-FLOW: Append model cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: Found component cordiccart2pol_Kvalues.
INFO-FLOW: Append model cordiccart2pol_Kvalues
INFO-FLOW: Found component cordiccart2pol_angles.
INFO-FLOW: Append model cordiccart2pol_angles
INFO-FLOW: Found component cordiccart2pol_control_s_axi.
INFO-FLOW: Append model cordiccart2pol_control_s_axi
INFO-FLOW: Append model cordiccart2pol
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1 cordiccart2pol_fadd_32ns_32ns_32_5_full_dsp_1 cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1 cordiccart2pol_fptrunc_64ns_32_2_no_dsp_1 cordiccart2pol_fpext_32ns_64_2_no_dsp_1 cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1 cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1 cordiccart2pol_Kvalues cordiccart2pol_angles cordiccart2pol_control_s_axi cordiccart2pol
INFO-FLOW: To file: write model cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model cordiccart2pol_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model cordiccart2pol_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model cordiccart2pol_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model cordiccart2pol_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: To file: write model cordiccart2pol_Kvalues
INFO-FLOW: To file: write model cordiccart2pol_angles
INFO-FLOW: To file: write model cordiccart2pol_control_s_axi
INFO-FLOW: To file: write model cordiccart2pol
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): cordiccart2pol
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.115 sec.
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.114 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cordiccart2pol_Kvalues_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cordiccart2pol_angles_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.479 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.119 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=cordiccart2pol xml_exists=0
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.203 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.constraint.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=11 #gSsdmPorts=0
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.compgen.dataonly.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.compgen.dataonly.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.constraint.tcl 
Execute       sc_get_clocks cordiccart2pol 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/impl/misc/cordiccart2pol_ap_dmul_5_max_dsp_64_ip.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/impl/misc/cordiccart2pol_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/impl/misc/cordiccart2pol_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/impl/misc/cordiccart2pol_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/impl/misc/cordiccart2pol_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/impl/misc/cordiccart2pol_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/impl/misc/cordiccart2pol_ap_fptrunc_0_no_dsp_64_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.72 seconds; current allocated memory: 113.913 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cordiccart2pol.
INFO: [VLOG 209-307] Generating Verilog RTL for cordiccart2pol.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model cordiccart2pol -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
Command     autosyn done; 3.497 sec.
Command   csynth_design done; 8.977 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 8.995 seconds; current allocated memory: 114.053 MB.
Command ap_source done; 10.329 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1 opened at Sun Aug 07 09:46:36 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
Execute     import_lib E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
Execute     set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=E:/FPGATOOL/Xilinx2020/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=E:/FPGATOOL/Xilinx2020/Vivado/2020.2/data;E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/FPGATOOL/Xilinx2020/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.415 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg484:-1 
Execute         import_lib E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       add_library done; 0.187 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.618 sec.
Execute     ap_part_info -data single -name xc7z020clg484-1 
Execute     ap_part_info -name xc7z020clg484-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 0.907 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=E:/FPGATOOL/Xilinx2020/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=E:/FPGATOOL/Xilinx2020/Vivado/2020.2/data;E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg484:-1 
Execute       import_lib E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.121 sec.
Command     add_library done; 0.147 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.162 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): cordiccart2pol
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.131 sec.
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.133 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=cordiccart2pol xml_exists=1
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command     ap_source done; 0.246 sec.
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to cordiccart2pol
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to cordiccart2pol
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.constraint.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.compgen.dataonly.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.compgen.dataonly.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=cordiccart2pol
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=cordiccart2pol
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.rtl_wrap.cfg.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.constraint.tcl 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/cordiccart2pol.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.131 sec.
Execute     source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s cordic_hls_prj/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file cordic_hls_prj/solution1/impl/export.zip
Command   export_design done; 34.943 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 34.964 seconds; current allocated memory: 96.244 MB.
Command ap_source done; 36.069 sec.
Execute cleanup_all 
