
*** Running vivado
    with args -log ex_synth_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ex_synth_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ex_synth_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top ex_synth_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5733 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1896.930 ; gain = 154.688 ; free physical = 1647 ; free virtual = 16620
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ex_synth_wrapper' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/hdl/ex_synth_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'ex_synth' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:93]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_axi_ethernetlite_0_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_axi_ethernetlite_0_0' (2#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_axi_ethernetlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_ethernetlite_0' of module 'ex_synth_axi_ethernetlite_0_0' has 34 connections declared, but only 33 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:573]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_axi_quad_spi_0_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_axi_quad_spi_0_0' (3#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_axi_timer_0_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_axi_timer_0_0' (4#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'ex_synth_axi_timer_0_0' has 26 connections declared, but only 22 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:647]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_axi_uartlite_0_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_axi_uartlite_0_0' (5#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_xlslice_1_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_xlslice_1_0/synth/ex_synth_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 24 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (6#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_xlslice_1_0' (7#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_xlslice_1_0/synth/ex_synth_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_clk_wiz_0_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_clk_wiz_0_0' (8#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'ex_synth_clk_wiz_0_0' has 5 connections declared, but only 4 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:696]
INFO: [Synth 8-6157] synthesizing module 'clock_and_reset_imp_1YV5WNU' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:12]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_clk_wiz_1_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_clk_wiz_1_0' (9#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_rst_clk_wiz_1_100M_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_rst_clk_wiz_1_100M_0' (10#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'ex_synth_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:67]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_rst_clk_wiz_1_150M_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_rst_clk_wiz_1_150M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_rst_clk_wiz_1_150M_0' (11#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_rst_clk_wiz_1_150M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_150M' of module 'ex_synth_rst_clk_wiz_1_150M_0' has 10 connections declared, but only 6 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:76]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_rst_clk_wiz_1_200M_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_rst_clk_wiz_1_200M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_rst_clk_wiz_1_200M_0' (12#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_rst_clk_wiz_1_200M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_200M' of module 'ex_synth_rst_clk_wiz_1_200M_0' has 10 connections declared, but only 6 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:83]
INFO: [Synth 8-6155] done synthesizing module 'clock_and_reset_imp_1YV5WNU' (13#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:12]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_xlslice_0_1' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_xlslice_0_1/synth/ex_synth_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 24 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (13#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_xlslice_0_1' (14#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_xlslice_0_1/synth/ex_synth_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_hls_ip_reset_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_hls_ip_reset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_hls_ip_reset_0' (15#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_hls_ip_reset_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'memory_ss_imp_13FY2QP' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:5863]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_axi_mem_intercon_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:1195]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_95M5ZT' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:3871]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_95M5ZT' (16#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:3871]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1OF3FKR' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:8071]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_auto_cc_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_auto_cc_0' (17#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ex_synth_auto_cc_0' has 74 connections declared, but only 72 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:8389]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_auto_us_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_auto_us_0' (18#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1OF3FKR' (19#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:8071]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_F55TOA' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:8683]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_auto_cc_1' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_auto_cc_1' (20#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ex_synth_auto_cc_1' has 36 connections declared, but only 35 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:8838]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_auto_us_1' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_auto_us_1' (21#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_F55TOA' (22#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:8683]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1P2CHSO' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:8911]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_auto_cc_2' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_auto_cc_2' (23#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ex_synth_auto_cc_2' has 74 connections declared, but only 72 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:9237]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_auto_us_2' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_us_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_auto_us_2' (24#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_us_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1P2CHSO' (25#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:8911]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_xbar_2' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_xbar_2' (26#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_xbar_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'ex_synth_xbar_2' has 78 connections declared, but only 74 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:2098]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_axi_mem_intercon_0' (27#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:1195]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_mig_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_mig_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_mig_0' (28#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_mig_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'mig' of module 'ex_synth_mig_0' has 64 connections declared, but only 59 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:6458]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_rst_mig_200M_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_rst_mig_200M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_rst_mig_200M_0' (29#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_rst_mig_200M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_mig_200M' of module 'ex_synth_rst_mig_200M_0' has 10 connections declared, but only 6 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:6518]
INFO: [Synth 8-6155] done synthesizing module 'memory_ss_imp_13FY2QP' (30#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:5863]
INFO: [Synth 8-6157] synthesizing module 'processor_ss_imp_C8KBYH' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:6761]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_processor_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_processor_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_processor_0' (31#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_processor_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processor' of module 'ex_synth_processor_0' has 126 connections declared, but only 108 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:7685]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_processor_axi_intc_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_processor_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_processor_axi_intc_0' (32#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_processor_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_processor_axi_periph_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:2175]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_12Z93D4' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:3739]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_12Z93D4' (33#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:3739]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_RIHXNT' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:4143]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_RIHXNT' (34#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:4143]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_127B8P7' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:4289]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_127B8P7' (35#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:4289]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_SKQ0IY' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:4421]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_auto_cc_3' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_auto_cc_3' (36#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ex_synth_auto_cc_3' has 42 connections declared, but only 40 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:4584]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_SKQ0IY' (37#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:4421]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_11OPL5A' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:4627]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_auto_cc_4' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_auto_cc_4' (38#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_4_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ex_synth_auto_cc_4' has 42 connections declared, but only 40 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:4790]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_11OPL5A' (39#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:4627]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_SZVYY7' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:4833]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_auto_cc_5' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_auto_cc_5' (40#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_5_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ex_synth_auto_cc_5' has 42 connections declared, but only 40 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:4996]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_SZVYY7' (41#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:4833]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_102TMFH' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:5039]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_auto_cc_6' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_auto_cc_6' (42#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_6_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ex_synth_auto_cc_6' has 42 connections declared, but only 40 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:5202]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_102TMFH' (43#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:5039]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_UC4CVG' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:5245]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_auto_cc_7' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_auto_cc_7' (44#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_7_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ex_synth_auto_cc_7' has 42 connections declared, but only 40 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:5408]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_UC4CVG' (45#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:5245]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_171WQBO' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:5451]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_auto_cc_8' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_auto_cc_8' (46#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_8_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ex_synth_auto_cc_8' has 42 connections declared, but only 40 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:5614]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_171WQBO' (47#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:5451]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_WBEKYT' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:5657]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_auto_cc_9' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_auto_cc_9' (48#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_auto_cc_9_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'ex_synth_auto_cc_9' has 42 connections declared, but only 40 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:5820]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_WBEKYT' (49#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:5657]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WJDP8Q' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:8537]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WJDP8Q' (50#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:8537]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_xbar_3' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_xbar_3' (51#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_processor_axi_periph_0' (52#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:2175]
INFO: [Synth 8-6157] synthesizing module 'processor_local_memory_imp_MOWWKL' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:6527]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_dlmb_bram_if_cntlr_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_dlmb_bram_if_cntlr_0' (53#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_dlmb_v10_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_dlmb_v10_0' (54#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'ex_synth_dlmb_v10_0' has 25 connections declared, but only 24 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:6673]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_ilmb_bram_if_cntlr_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_ilmb_bram_if_cntlr_0' (55#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_ilmb_v10_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_ilmb_v10_0' (56#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'ex_synth_ilmb_v10_0' has 25 connections declared, but only 24 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:6719]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_lmb_bram_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_lmb_bram_0' (57#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'ex_synth_lmb_bram_0' has 16 connections declared, but only 14 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:6744]
INFO: [Synth 8-6155] done synthesizing module 'processor_local_memory_imp_MOWWKL' (58#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:6527]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_mdm_1_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_mdm_1_0' (59#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'processor_ss_imp_C8KBYH' (60#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:6761]
WARNING: [Synth 8-7023] instance 'processor_ss' of module 'processor_ss_imp_C8KBYH' has 213 connections declared, but only 202 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:844]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_xlslice_0_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_xlslice_0_0/synth/ex_synth_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 24 - type: integer 
	Parameter DIN_FROM bound to: 23 - type: integer 
	Parameter DIN_TO bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (60#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_xlslice_0_0' (61#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_xlslice_0_0/synth/ex_synth_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_v_frmbuf_rd_0_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_v_frmbuf_rd_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_v_frmbuf_rd_0_0' (62#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_v_frmbuf_rd_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'v_frmbuf_rd_0' of module 'ex_synth_v_frmbuf_rd_0_0' has 64 connections declared, but only 60 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:1050]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_v_tc_0_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_v_tc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_v_tc_0_0' (63#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'v_tc_0' of module 'ex_synth_v_tc_0_0' has 32 connections declared, but only 30 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:1111]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_vid_out_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_vid_out_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_vid_out_0' (64#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_vid_out_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'vid_out' of module 'ex_synth_vid_out_0' has 31 connections declared, but only 24 given [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:1142]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_video_lock_monitor_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_video_lock_monitor_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_video_lock_monitor_0' (65#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/.Xil/Vivado-5696-WT-SP4U/realtime/ex_synth_video_lock_monitor_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ex_synth_xlconcat_0_0' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_xlconcat_0_0/synth/ex_synth_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (66#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_xlconcat_0_0' (67#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_xlconcat_0_0/synth/ex_synth_xlconcat_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth' (68#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/synth/ex_synth.v:93]
INFO: [Synth 8-6155] done synthesizing module 'ex_synth_wrapper' (69#1) [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/hdl/ex_synth_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_WJDP8Q has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_WJDP8Q has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_WJDP8Q has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_WJDP8Q has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[7]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[6]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_araddr[5]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m09_couplers_imp_WBEKYT has unconnected port S_AXI_awaddr[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1961.617 ; gain = 219.375 ; free physical = 1663 ; free virtual = 16638
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1972.523 ; gain = 230.281 ; free physical = 1680 ; free virtual = 16655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1972.523 ; gain = 230.281 ; free physical = 1680 ; free virtual = 16655
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_hls_ip_reset_0/ex_synth_hls_ip_reset_0/ex_synth_hls_ip_reset_0_in_context.xdc] for cell 'ex_synth_i/hls_ip_reset'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_hls_ip_reset_0/ex_synth_hls_ip_reset_0/ex_synth_hls_ip_reset_0_in_context.xdc] for cell 'ex_synth_i/hls_ip_reset'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_video_lock_monitor_0/ex_synth_video_lock_monitor_0/ex_synth_video_lock_monitor_0_in_context.xdc] for cell 'ex_synth_i/video_lock_monitor'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_video_lock_monitor_0/ex_synth_video_lock_monitor_0/ex_synth_video_lock_monitor_0_in_context.xdc] for cell 'ex_synth_i/video_lock_monitor'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_v_tc_0_0/ex_synth_v_tc_0_0/ex_synth_v_tc_0_0_in_context.xdc] for cell 'ex_synth_i/v_tc_0'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_v_tc_0_0/ex_synth_v_tc_0_0/ex_synth_v_tc_0_0_in_context.xdc] for cell 'ex_synth_i/v_tc_0'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_vid_out_0/ex_synth_vid_out_0/ex_synth_vid_out_0_in_context.xdc] for cell 'ex_synth_i/vid_out'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_vid_out_0/ex_synth_vid_out_0/ex_synth_vid_out_0_in_context.xdc] for cell 'ex_synth_i/vid_out'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_v_frmbuf_rd_0_0/ex_synth_v_frmbuf_rd_0_0/ex_synth_v_frmbuf_rd_0_0_in_context.xdc] for cell 'ex_synth_i/v_frmbuf_rd_0'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_v_frmbuf_rd_0_0/ex_synth_v_frmbuf_rd_0_0/ex_synth_v_frmbuf_rd_0_0_in_context.xdc] for cell 'ex_synth_i/v_frmbuf_rd_0'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc] for cell 'ex_synth_i/memory_ss/mig'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc] for cell 'ex_synth_i/memory_ss/mig'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_rst_mig_200M_0/ex_synth_rst_mig_200M_0/ex_synth_rst_mig_200M_0_in_context.xdc] for cell 'ex_synth_i/memory_ss/rst_mig_200M'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_rst_mig_200M_0/ex_synth_rst_mig_200M_0/ex_synth_rst_mig_200M_0_in_context.xdc] for cell 'ex_synth_i/memory_ss/rst_mig_200M'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_clk_wiz_1_0/ex_synth_clk_wiz_1_0/ex_synth_clk_wiz_1_0_in_context.xdc] for cell 'ex_synth_i/clock_and_reset/clk_wiz_1'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_clk_wiz_1_0/ex_synth_clk_wiz_1_0/ex_synth_clk_wiz_1_0_in_context.xdc] for cell 'ex_synth_i/clock_and_reset/clk_wiz_1'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_rst_clk_wiz_1_100M_0/ex_synth_rst_clk_wiz_1_100M_0/ex_synth_rst_clk_wiz_1_200M_0_in_context.xdc] for cell 'ex_synth_i/clock_and_reset/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_rst_clk_wiz_1_100M_0/ex_synth_rst_clk_wiz_1_100M_0/ex_synth_rst_clk_wiz_1_200M_0_in_context.xdc] for cell 'ex_synth_i/clock_and_reset/rst_clk_wiz_1_100M'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_rst_clk_wiz_1_150M_0/ex_synth_rst_clk_wiz_1_150M_0/ex_synth_rst_clk_wiz_1_150M_0_in_context.xdc] for cell 'ex_synth_i/clock_and_reset/rst_clk_wiz_1_150M'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_rst_clk_wiz_1_150M_0/ex_synth_rst_clk_wiz_1_150M_0/ex_synth_rst_clk_wiz_1_150M_0_in_context.xdc] for cell 'ex_synth_i/clock_and_reset/rst_clk_wiz_1_150M'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_rst_clk_wiz_1_200M_0/ex_synth_rst_clk_wiz_1_200M_0/ex_synth_rst_clk_wiz_1_200M_0_in_context.xdc] for cell 'ex_synth_i/clock_and_reset/rst_clk_wiz_1_200M'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_rst_clk_wiz_1_200M_0/ex_synth_rst_clk_wiz_1_200M_0/ex_synth_rst_clk_wiz_1_200M_0_in_context.xdc] for cell 'ex_synth_i/clock_and_reset/rst_clk_wiz_1_200M'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_processor_0/ex_synth_processor_0/ex_synth_processor_0_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_processor_0/ex_synth_processor_0/ex_synth_processor_0_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_processor_axi_intc_0/ex_synth_processor_axi_intc_0/ex_synth_processor_axi_intc_0_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_intc'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_processor_axi_intc_0/ex_synth_processor_axi_intc_0/ex_synth_processor_axi_intc_0_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_intc'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_dlmb_v10_0/ex_synth_dlmb_v10_0/ex_synth_dlmb_v10_0_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_dlmb_v10_0/ex_synth_dlmb_v10_0/ex_synth_dlmb_v10_0_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_local_memory/dlmb_v10'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_ilmb_v10_0/ex_synth_ilmb_v10_0/ex_synth_dlmb_v10_0_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_ilmb_v10_0/ex_synth_ilmb_v10_0/ex_synth_dlmb_v10_0_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_local_memory/ilmb_v10'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_dlmb_bram_if_cntlr_0/ex_synth_dlmb_bram_if_cntlr_0/ex_synth_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_dlmb_bram_if_cntlr_0/ex_synth_dlmb_bram_if_cntlr_0/ex_synth_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_ilmb_bram_if_cntlr_0/ex_synth_ilmb_bram_if_cntlr_0/ex_synth_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_ilmb_bram_if_cntlr_0/ex_synth_ilmb_bram_if_cntlr_0/ex_synth_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_lmb_bram_0/ex_synth_lmb_bram_0/ex_synth_lmb_bram_0_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_local_memory/lmb_bram'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_lmb_bram_0/ex_synth_lmb_bram_0/ex_synth_lmb_bram_0_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_local_memory/lmb_bram'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mdm_1_0/ex_synth_mdm_1_0/ex_synth_mdm_1_0_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_mdm'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mdm_1_0/ex_synth_mdm_1_0/ex_synth_mdm_1_0_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_mdm'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_xbar_2/ex_synth_xbar_2/ex_synth_xbar_2_in_context.xdc] for cell 'ex_synth_i/memory_ss/axi_mem_intercon/xbar'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_xbar_2/ex_synth_xbar_2/ex_synth_xbar_2_in_context.xdc] for cell 'ex_synth_i/memory_ss/axi_mem_intercon/xbar'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_xbar_3/ex_synth_xbar_3/ex_synth_xbar_3_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_periph/xbar'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_xbar_3/ex_synth_xbar_3/ex_synth_xbar_3_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_periph/xbar'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_clk_wiz_0_0/ex_synth_clk_wiz_0_0/ex_synth_clk_wiz_0_0_in_context.xdc] for cell 'ex_synth_i/clk_wiz_0'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_clk_wiz_0_0/ex_synth_clk_wiz_0_0/ex_synth_clk_wiz_0_0_in_context.xdc] for cell 'ex_synth_i/clk_wiz_0'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_axi_uartlite_0_0/ex_synth_axi_uartlite_0_0/ex_synth_axi_uartlite_0_0_in_context.xdc] for cell 'ex_synth_i/axi_uartlite_0'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_axi_uartlite_0_0/ex_synth_axi_uartlite_0_0/ex_synth_axi_uartlite_0_0_in_context.xdc] for cell 'ex_synth_i/axi_uartlite_0'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_axi_quad_spi_0_0/ex_synth_axi_quad_spi_0_0/ex_synth_axi_quad_spi_0_0_in_context.xdc] for cell 'ex_synth_i/axi_quad_spi_0'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_axi_quad_spi_0_0/ex_synth_axi_quad_spi_0_0/ex_synth_axi_quad_spi_0_0_in_context.xdc] for cell 'ex_synth_i/axi_quad_spi_0'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_us_0/ex_synth_auto_us_0/ex_synth_auto_us_0_in_context.xdc] for cell 'ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_us_0/ex_synth_auto_us_0/ex_synth_auto_us_0_in_context.xdc] for cell 'ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_0/ex_synth_auto_cc_0/ex_synth_auto_cc_0_in_context.xdc] for cell 'ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_0/ex_synth_auto_cc_0/ex_synth_auto_cc_0_in_context.xdc] for cell 'ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_us_1/ex_synth_auto_us_1/ex_synth_auto_us_1_in_context.xdc] for cell 'ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_us_1/ex_synth_auto_us_1/ex_synth_auto_us_1_in_context.xdc] for cell 'ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_1/ex_synth_auto_cc_1/ex_synth_auto_cc_1_in_context.xdc] for cell 'ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_1/ex_synth_auto_cc_1/ex_synth_auto_cc_1_in_context.xdc] for cell 'ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_us_2/ex_synth_auto_us_2/ex_synth_auto_us_2_in_context.xdc] for cell 'ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_us_2/ex_synth_auto_us_2/ex_synth_auto_us_2_in_context.xdc] for cell 'ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_2/ex_synth_auto_cc_2/ex_synth_auto_cc_0_in_context.xdc] for cell 'ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_2/ex_synth_auto_cc_2/ex_synth_auto_cc_0_in_context.xdc] for cell 'ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_3/ex_synth_auto_cc_3/ex_synth_auto_cc_3_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_periph/m03_couplers/auto_cc'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_3/ex_synth_auto_cc_3/ex_synth_auto_cc_3_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_periph/m03_couplers/auto_cc'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_4/ex_synth_auto_cc_4/ex_synth_auto_cc_4_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_periph/m04_couplers/auto_cc'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_4/ex_synth_auto_cc_4/ex_synth_auto_cc_4_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_periph/m04_couplers/auto_cc'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_5/ex_synth_auto_cc_5/ex_synth_auto_cc_5_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_periph/m05_couplers/auto_cc'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_5/ex_synth_auto_cc_5/ex_synth_auto_cc_5_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_periph/m05_couplers/auto_cc'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_6/ex_synth_auto_cc_6/ex_synth_auto_cc_6_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_periph/m06_couplers/auto_cc'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_6/ex_synth_auto_cc_6/ex_synth_auto_cc_6_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_periph/m06_couplers/auto_cc'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_7/ex_synth_auto_cc_7/ex_synth_auto_cc_5_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_periph/m07_couplers/auto_cc'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_7/ex_synth_auto_cc_7/ex_synth_auto_cc_5_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_periph/m07_couplers/auto_cc'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_8/ex_synth_auto_cc_8/ex_synth_auto_cc_8_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_periph/m08_couplers/auto_cc'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_8/ex_synth_auto_cc_8/ex_synth_auto_cc_8_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_periph/m08_couplers/auto_cc'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_9/ex_synth_auto_cc_9/ex_synth_auto_cc_9_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_periph/m09_couplers/auto_cc'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_auto_cc_9/ex_synth_auto_cc_9/ex_synth_auto_cc_9_in_context.xdc] for cell 'ex_synth_i/processor_ss/processor_axi_periph/m09_couplers/auto_cc'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_axi_ethernetlite_0_0/ex_synth_axi_ethernetlite_0_0/ex_synth_axi_ethernetlite_0_0_in_context.xdc] for cell 'ex_synth_i/axi_ethernetlite_0'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_axi_ethernetlite_0_0/ex_synth_axi_ethernetlite_0_0/ex_synth_axi_ethernetlite_0_0_in_context.xdc] for cell 'ex_synth_i/axi_ethernetlite_0'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_axi_timer_0_0/ex_synth_axi_timer_0_0/ex_synth_axi_timer_0_0_in_context.xdc] for cell 'ex_synth_i/axi_timer_0'
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_axi_timer_0_0/ex_synth_axi_timer_0_0/ex_synth_axi_timer_0_0_in_context.xdc] for cell 'ex_synth_i/axi_timer_0'
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ex_synth_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ex_synth_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.164 ; gain = 0.000 ; free physical = 1555 ; free virtual = 16545
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.164 ; gain = 0.000 ; free physical = 1555 ; free virtual = 16545
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ex_synth_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '12.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ex_synth_i/processor_ss/processor_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '12.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2103.102 ; gain = 360.859 ; free physical = 1641 ; free virtual = 16632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2103.102 ; gain = 360.859 ; free physical = 1641 ; free virtual = 16632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_mig_0/ex_synth_mig_0/ex_synth_mig_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_clk_wiz_0_0/ex_synth_clk_wiz_0_0/ex_synth_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_clk_wiz_0_0/ex_synth_clk_wiz_0_0/ex_synth_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mii_rx_clk. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_axi_ethernetlite_0_0/ex_synth_axi_ethernetlite_0_0/ex_synth_axi_ethernetlite_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mii_rx_clk. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_axi_ethernetlite_0_0/ex_synth_axi_ethernetlite_0_0/ex_synth_axi_ethernetlite_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mii_tx_clk. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_axi_ethernetlite_0_0/ex_synth_axi_ethernetlite_0_0/ex_synth_axi_ethernetlite_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mii_tx_clk. (constraint file  /home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.srcs/sources_1/bd/ex_synth/ip/ex_synth_axi_ethernetlite_0_0/ex_synth_axi_ethernetlite_0_0/ex_synth_axi_ethernetlite_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for ex_synth_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/hls_ip_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/video_lock_monitor. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/vid_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/v_frmbuf_rd_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/memory_ss/mig. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/memory_ss/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/memory_ss/rst_mig_200M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/clock_and_reset/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/clock_and_reset/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/clock_and_reset/rst_clk_wiz_1_150M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/clock_and_reset/rst_clk_wiz_1_200M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor_mdm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/memory_ss/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/red_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/green_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/blue_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor_axi_periph/m03_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor_axi_periph/m04_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor_axi_periph/m05_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor_axi_periph/m06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor_axi_periph/m07_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor_axi_periph/m08_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/processor_ss/processor_axi_periph/m09_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/axi_ethernetlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex_synth_i/axi_timer_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2103.102 ; gain = 360.859 ; free physical = 1641 ; free virtual = 16632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2103.102 ; gain = 360.859 ; free physical = 1641 ; free virtual = 16633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2103.102 ; gain = 360.859 ; free physical = 1624 ; free virtual = 16620
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ex_synth_i/memory_ss/mig/ui_clk' to pin 'ex_synth_i/memory_ss/mig/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ex_synth_i/clock_and_reset/clk_wiz_1/clk_out1' to pin 'ex_synth_i/clock_and_reset/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'ex_synth_i/clock_and_reset/clk_wiz_1/clk_in1' to 'ex_synth_i/memory_ss/mig/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ex_synth_i/clock_and_reset/clk_wiz_1/clk_out2' to pin 'ex_synth_i/clock_and_reset/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'ex_synth_i/clock_and_reset/clk_wiz_1/clk_in1' to 'ex_synth_i/memory_ss/mig/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ex_synth_i/clock_and_reset/clk_wiz_1/clk_out3' to pin 'ex_synth_i/clock_and_reset/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'ex_synth_i/clock_and_reset/clk_wiz_1/clk_in1' to 'ex_synth_i/memory_ss/mig/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ex_synth_i/processor_ss/processor_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'ex_synth_i/processor_ss/processor_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ex_synth_i/processor_ss/processor_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'ex_synth_i/processor_ss/processor_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ex_synth_i/processor_ss/processor_mdm/Dbg_Clk_0' to pin 'ex_synth_i/processor_ss/processor_mdm/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ex_synth_i/processor_ss/processor_mdm/Dbg_Update_0' to pin 'ex_synth_i/processor_ss/processor_mdm/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ex_synth_i/clk_wiz_0/clk_out1' to pin 'ex_synth_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ex_synth_i/clk_wiz_0/clk_out2' to pin 'ex_synth_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2103.102 ; gain = 360.859 ; free physical = 1503 ; free virtual = 16506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2103.102 ; gain = 360.859 ; free physical = 1503 ; free virtual = 16506
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2103.102 ; gain = 360.859 ; free physical = 1503 ; free virtual = 16507
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2103.102 ; gain = 360.859 ; free physical = 1503 ; free virtual = 16507
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2103.102 ; gain = 360.859 ; free physical = 1503 ; free virtual = 16507
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2103.102 ; gain = 360.859 ; free physical = 1503 ; free virtual = 16506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2103.102 ; gain = 360.859 ; free physical = 1503 ; free virtual = 16506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2103.102 ; gain = 360.859 ; free physical = 1503 ; free virtual = 16506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2103.102 ; gain = 360.859 ; free physical = 1503 ; free virtual = 16506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |ex_synth_axi_ethernetlite_0_0 |         1|
|2     |ex_synth_axi_quad_spi_0_0     |         1|
|3     |ex_synth_axi_timer_0_0        |         1|
|4     |ex_synth_axi_uartlite_0_0     |         1|
|5     |ex_synth_clk_wiz_0_0          |         1|
|6     |ex_synth_hls_ip_reset_0       |         1|
|7     |ex_synth_v_frmbuf_rd_0_0      |         1|
|8     |ex_synth_v_tc_0_0             |         1|
|9     |ex_synth_vid_out_0            |         1|
|10    |ex_synth_video_lock_monitor_0 |         1|
|11    |ex_synth_clk_wiz_1_0          |         1|
|12    |ex_synth_rst_clk_wiz_1_100M_0 |         1|
|13    |ex_synth_rst_clk_wiz_1_150M_0 |         1|
|14    |ex_synth_rst_clk_wiz_1_200M_0 |         1|
|15    |ex_synth_xbar_2               |         1|
|16    |ex_synth_auto_cc_0            |         1|
|17    |ex_synth_auto_us_0            |         1|
|18    |ex_synth_auto_cc_1            |         1|
|19    |ex_synth_auto_us_1            |         1|
|20    |ex_synth_auto_cc_2            |         1|
|21    |ex_synth_auto_us_2            |         1|
|22    |ex_synth_mig_0                |         1|
|23    |ex_synth_rst_mig_200M_0       |         1|
|24    |ex_synth_xbar_3               |         1|
|25    |ex_synth_auto_cc_3            |         1|
|26    |ex_synth_auto_cc_4            |         1|
|27    |ex_synth_auto_cc_5            |         1|
|28    |ex_synth_auto_cc_6            |         1|
|29    |ex_synth_auto_cc_7            |         1|
|30    |ex_synth_auto_cc_8            |         1|
|31    |ex_synth_auto_cc_9            |         1|
|32    |ex_synth_processor_0          |         1|
|33    |ex_synth_processor_axi_intc_0 |         1|
|34    |ex_synth_mdm_1_0              |         1|
|35    |ex_synth_dlmb_bram_if_cntlr_0 |         1|
|36    |ex_synth_dlmb_v10_0           |         1|
|37    |ex_synth_ilmb_bram_if_cntlr_0 |         1|
|38    |ex_synth_ilmb_v10_0           |         1|
|39    |ex_synth_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |ex_synth_auto_cc_0            |     1|
|2     |ex_synth_auto_cc_1            |     1|
|3     |ex_synth_auto_cc_2            |     1|
|4     |ex_synth_auto_cc_3            |     1|
|5     |ex_synth_auto_cc_4            |     1|
|6     |ex_synth_auto_cc_5            |     1|
|7     |ex_synth_auto_cc_6            |     1|
|8     |ex_synth_auto_cc_7            |     1|
|9     |ex_synth_auto_cc_8            |     1|
|10    |ex_synth_auto_cc_9            |     1|
|11    |ex_synth_auto_us_0            |     1|
|12    |ex_synth_auto_us_1            |     1|
|13    |ex_synth_auto_us_2            |     1|
|14    |ex_synth_axi_ethernetlite_0_0 |     1|
|15    |ex_synth_axi_quad_spi_0_0     |     1|
|16    |ex_synth_axi_timer_0_0        |     1|
|17    |ex_synth_axi_uartlite_0_0     |     1|
|18    |ex_synth_clk_wiz_0_0          |     1|
|19    |ex_synth_clk_wiz_1_0          |     1|
|20    |ex_synth_dlmb_bram_if_cntlr_0 |     1|
|21    |ex_synth_dlmb_v10_0           |     1|
|22    |ex_synth_hls_ip_reset_0       |     1|
|23    |ex_synth_ilmb_bram_if_cntlr_0 |     1|
|24    |ex_synth_ilmb_v10_0           |     1|
|25    |ex_synth_lmb_bram_0           |     1|
|26    |ex_synth_mdm_1_0              |     1|
|27    |ex_synth_mig_0                |     1|
|28    |ex_synth_processor_0          |     1|
|29    |ex_synth_processor_axi_intc_0 |     1|
|30    |ex_synth_rst_clk_wiz_1_100M_0 |     1|
|31    |ex_synth_rst_clk_wiz_1_150M_0 |     1|
|32    |ex_synth_rst_clk_wiz_1_200M_0 |     1|
|33    |ex_synth_rst_mig_200M_0       |     1|
|34    |ex_synth_v_frmbuf_rd_0_0      |     1|
|35    |ex_synth_v_tc_0_0             |     1|
|36    |ex_synth_vid_out_0            |     1|
|37    |ex_synth_video_lock_monitor_0 |     1|
|38    |ex_synth_xbar_2               |     1|
|39    |ex_synth_xbar_3               |     1|
|40    |IBUF                          |    10|
|41    |IOBUF                         |     7|
|42    |OBUF                          |    24|
+------+------------------------------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------------------+------+
|      |Instance                     |Module                            |Cells |
+------+-----------------------------+----------------------------------+------+
|1     |top                          |                                  |  6415|
|2     |  ex_synth_i                 |ex_synth                          |  6374|
|3     |    blue_2                   |ex_synth_xlslice_1_0              |     0|
|4     |    green_1                  |ex_synth_xlslice_0_1              |     0|
|5     |    red_0                    |ex_synth_xlslice_0_0              |     0|
|6     |    xlconcat_0               |ex_synth_xlconcat_0_0             |     0|
|7     |    clock_and_reset          |clock_and_reset_imp_1YV5WNU       |    19|
|8     |    memory_ss                |memory_ss_imp_13FY2QP             |  2672|
|9     |      axi_mem_intercon       |ex_synth_axi_mem_intercon_0       |  2478|
|10    |        s00_couplers         |s00_couplers_imp_1OF3FKR          |   724|
|11    |        s01_couplers         |s01_couplers_imp_F55TOA           |   296|
|12    |        s02_couplers         |s02_couplers_imp_1P2CHSO          |   756|
|13    |    processor_ss             |processor_ss_imp_C8KBYH           |  2996|
|14    |      processor_axi_periph   |ex_synth_processor_axi_periph_0   |  1875|
|15    |        m03_couplers         |m03_couplers_imp_SKQ0IY           |   106|
|16    |        m04_couplers         |m04_couplers_imp_11OPL5A          |   106|
|17    |        m05_couplers         |m05_couplers_imp_SZVYY7           |   102|
|18    |        m06_couplers         |m06_couplers_imp_102TMFH          |    96|
|19    |        m07_couplers         |m07_couplers_imp_UC4CVG           |   102|
|20    |        m08_couplers         |m08_couplers_imp_171WQBO          |   114|
|21    |        m09_couplers         |m09_couplers_imp_WBEKYT           |    98|
|22    |      processor_local_memory |processor_local_memory_imp_MOWWKL |   496|
+------+-----------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2103.102 ; gain = 360.859 ; free physical = 1503 ; free virtual = 16506
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2103.102 ; gain = 230.281 ; free physical = 1551 ; free virtual = 16555
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2103.109 ; gain = 360.859 ; free physical = 1565 ; free virtual = 16569
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2103.109 ; gain = 0.000 ; free physical = 1500 ; free virtual = 16504
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
174 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2103.109 ; gain = 576.844 ; free physical = 1589 ; free virtual = 16593
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2103.109 ; gain = 0.000 ; free physical = 1589 ; free virtual = 16593
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rwegter/vivado_projects/v_frmbuf_rd_2_ex/v_frmbuf_rd_2_ex.runs/synth_1/ex_synth_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ex_synth_wrapper_utilization_synth.rpt -pb ex_synth_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 26 13:29:39 2021...
