#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jul 17 13:52:54 2025
# Process ID: 214538
# Current directory: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/Add_solo/500MHz/impl_Add_solo_500MHz.runs/impl_1
# Command line: vivado -log top_Add_solo_Test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_Add_solo_Test.tcl -notrace
# Log file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/Add_solo/500MHz/impl_Add_solo_500MHz.runs/impl_1/top_Add_solo_Test.vdi
# Journal file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/Add_solo/500MHz/impl_Add_solo_500MHz.runs/impl_1/vivado.jou
# Running On: OASIS2, OS: Linux, CPU Frequency: 3216.418 MHz, CPU Physical cores: 4, Host memory: 33572 MB
#-----------------------------------------------------------
source top_Add_solo_Test.tcl -notrace
Command: link_design -top top_Add_solo_Test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2063.953 ; gain = 0.000 ; free physical = 23375 ; free virtual = 35275
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/Add_solo/500MHz/temp_500MHz.xdc]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/Add_solo/500MHz/temp_500MHz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.449 ; gain = 0.000 ; free physical = 23288 ; free virtual = 35188
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2229.387 ; gain = 514.348 ; free physical = 23284 ; free virtual = 35184
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2311.230 ; gain = 81.844 ; free physical = 23289 ; free virtual = 35189

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21603cc6d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2778.051 ; gain = 466.820 ; free physical = 22913 ; free virtual = 34814

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21603cc6d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3056.941 ; gain = 0.000 ; free physical = 22658 ; free virtual = 34558
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21603cc6d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3056.941 ; gain = 0.000 ; free physical = 22658 ; free virtual = 34558
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 26e0aec1f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3056.941 ; gain = 0.000 ; free physical = 22658 ; free virtual = 34558
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 26e0aec1f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3088.957 ; gain = 32.016 ; free physical = 22658 ; free virtual = 34558
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 26e0aec1f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3088.957 ; gain = 32.016 ; free physical = 22658 ; free virtual = 34558
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 26e0aec1f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3088.957 ; gain = 32.016 ; free physical = 22658 ; free virtual = 34558
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3088.957 ; gain = 0.000 ; free physical = 22658 ; free virtual = 34558
Ending Logic Optimization Task | Checksum: 21d703264

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3088.957 ; gain = 32.016 ; free physical = 22658 ; free virtual = 34558

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 21d703264

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3088.957 ; gain = 0.000 ; free physical = 22658 ; free virtual = 34558

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21d703264

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3088.957 ; gain = 0.000 ; free physical = 22658 ; free virtual = 34558

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3088.957 ; gain = 0.000 ; free physical = 22658 ; free virtual = 34558
Ending Netlist Obfuscation Task | Checksum: 21d703264

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3088.957 ; gain = 0.000 ; free physical = 22658 ; free virtual = 34558
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3088.957 ; gain = 859.570 ; free physical = 22658 ; free virtual = 34558
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3112.969 ; gain = 16.008 ; free physical = 22658 ; free virtual = 34558
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/Add_solo/500MHz/impl_Add_solo_500MHz.runs/impl_1/top_Add_solo_Test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_Add_solo_Test_drc_opted.rpt -pb top_Add_solo_Test_drc_opted.pb -rpx top_Add_solo_Test_drc_opted.rpx
Command: report_drc -file top_Add_solo_Test_drc_opted.rpt -pb top_Add_solo_Test_drc_opted.pb -rpx top_Add_solo_Test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/Add_solo/500MHz/impl_Add_solo_500MHz.runs/impl_1/top_Add_solo_Test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22635 ; free virtual = 34535
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13a16573e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22635 ; free virtual = 34535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22635 ; free virtual = 34535

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10d0397bb

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22619 ; free virtual = 34520

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11e3fabb8

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22619 ; free virtual = 34520

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11e3fabb8

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22619 ; free virtual = 34520
Phase 1 Placer Initialization | Checksum: 11e3fabb8

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22619 ; free virtual = 34520

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cd471e54

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22626 ; free virtual = 34527

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ad75083c

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22642 ; free virtual = 34543

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ad75083c

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22642 ; free virtual = 34543

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c9bcccda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22680 ; free virtual = 34580

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22680 ; free virtual = 34580

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1c9bcccda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22680 ; free virtual = 34580
Phase 2.4 Global Placement Core | Checksum: 182b138d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22679 ; free virtual = 34579
Phase 2 Global Placement | Checksum: 182b138d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22679 ; free virtual = 34579

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 160d8d858

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22679 ; free virtual = 34579

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21b7c1655

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22677 ; free virtual = 34578

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21c68ce67

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22677 ; free virtual = 34578

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f08c7900

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22677 ; free virtual = 34578

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19423177b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22674 ; free virtual = 34574

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ccd919dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22668 ; free virtual = 34568

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1614a8fa8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22668 ; free virtual = 34568

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2309c0c6a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22668 ; free virtual = 34568

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1a56e37f1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22653 ; free virtual = 34554
Phase 3 Detail Placement | Checksum: 1a56e37f1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22653 ; free virtual = 34554

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21a4f3a8e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.210 | TNS=-25.285 |
Phase 1 Physical Synthesis Initialization | Checksum: 26d6a27a2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22652 ; free virtual = 34552
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2354a74e5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22652 ; free virtual = 34552
Phase 4.1.1.1 BUFG Insertion | Checksum: 21a4f3a8e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22652 ; free virtual = 34552

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.705. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17aaa28d5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22656 ; free virtual = 34556

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22656 ; free virtual = 34556
Phase 4.1 Post Commit Optimization | Checksum: 17aaa28d5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22656 ; free virtual = 34556

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17aaa28d5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22656 ; free virtual = 34556

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17aaa28d5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22656 ; free virtual = 34556
Phase 4.3 Placer Reporting | Checksum: 17aaa28d5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22656 ; free virtual = 34556

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22656 ; free virtual = 34556

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22656 ; free virtual = 34556
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f9c981ce

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22656 ; free virtual = 34556
Ending Placer Task | Checksum: ac5cba84

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22656 ; free virtual = 34556
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22675 ; free virtual = 34575
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22674 ; free virtual = 34576
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/Add_solo/500MHz/impl_Add_solo_500MHz.runs/impl_1/top_Add_solo_Test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_Add_solo_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22662 ; free virtual = 34563
INFO: [runtcl-4] Executing : report_utilization -file top_Add_solo_Test_utilization_placed.rpt -pb top_Add_solo_Test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_Add_solo_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22656 ; free virtual = 34557
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22625 ; free virtual = 34526
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.07s |  WALL: 0.06s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22625 ; free virtual = 34526

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.705 | TNS=-24.466 |
Phase 1 Physical Synthesis Initialization | Checksum: 227229e77

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22625 ; free virtual = 34526
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.705 | TNS=-24.466 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 227229e77

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22625 ; free virtual = 34526

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.705 | TNS=-24.466 |
INFO: [Physopt 32-702] Processed net exp_common_3_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sel0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net exp_common_3[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net exp_common_3[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net exp_common_3_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sel0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net exp_common_3[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net exp_common_3[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.705 | TNS=-24.466 |
Phase 3 Critical Path Optimization | Checksum: 227229e77

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22617 ; free virtual = 34518
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22617 ; free virtual = 34518
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.705 | TNS=-24.466 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22617 ; free virtual = 34518
Ending Physical Synthesis Task | Checksum: 24423d551

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22617 ; free virtual = 34518
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3185.004 ; gain = 0.000 ; free physical = 22615 ; free virtual = 34516
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/Add_solo/500MHz/impl_Add_solo_500MHz.runs/impl_1/top_Add_solo_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6b8bb5de ConstDB: 0 ShapeSum: f53e444d RouteDB: 0
Post Restoration Checksum: NetGraph: a0fdc6e3 NumContArr: 2439e46a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: c537ab4d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3236.492 ; gain = 51.488 ; free physical = 22464 ; free virtual = 34365

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c537ab4d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3268.492 ; gain = 83.488 ; free physical = 22432 ; free virtual = 34334

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c537ab4d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3268.492 ; gain = 83.488 ; free physical = 22432 ; free virtual = 34334
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 178556879

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3283.789 ; gain = 98.785 ; free physical = 22417 ; free virtual = 34318
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.747 | TNS=-25.740| WHS=-0.145 | THS=-2.662 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 150
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 150
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1809cd1d7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.664 ; gain = 105.660 ; free physical = 22414 ; free virtual = 34315

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1809cd1d7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.664 ; gain = 105.660 ; free physical = 22414 ; free virtual = 34315
Phase 3 Initial Routing | Checksum: 12adbd326

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.664 ; gain = 105.660 ; free physical = 22417 ; free virtual = 34318
INFO: [Route 35-580] Design has 35 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================+
| Launch Setup Clock | Launch Hold Clock | Pin                           |
+====================+===================+===============================+
| sys_clk_pin        | sys_clk_pin       | final_mant_reg[8]/D           |
| sys_clk_pin        | sys_clk_pin       | shift_count_computed_reg[1]/D |
| sys_clk_pin        | sys_clk_pin       | final_mant_reg[7]/D           |
| sys_clk_pin        | sys_clk_pin       | shift_count_computed_reg[2]/D |
| sys_clk_pin        | sys_clk_pin       | final_mant_reg[9]/D           |
+--------------------+-------------------+-------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.837 | TNS=-36.026| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b6a65898

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3290.664 ; gain = 105.660 ; free physical = 22417 ; free virtual = 34318

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.986 | TNS=-38.299| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17c4c663a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3290.664 ; gain = 105.660 ; free physical = 22417 ; free virtual = 34318
Phase 4 Rip-up And Reroute | Checksum: 17c4c663a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3290.664 ; gain = 105.660 ; free physical = 22417 ; free virtual = 34318

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e1a3e7f4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3290.664 ; gain = 105.660 ; free physical = 22417 ; free virtual = 34318
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.741 | TNS=-28.261| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 247108074

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3290.664 ; gain = 105.660 ; free physical = 22417 ; free virtual = 34318

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 247108074

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3290.664 ; gain = 105.660 ; free physical = 22417 ; free virtual = 34318
Phase 5 Delay and Skew Optimization | Checksum: 247108074

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3290.664 ; gain = 105.660 ; free physical = 22417 ; free virtual = 34318

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1893e9e63

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3290.664 ; gain = 105.660 ; free physical = 22417 ; free virtual = 34318
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.739 | TNS=-27.517| WHS=0.160  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1893e9e63

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3290.664 ; gain = 105.660 ; free physical = 22417 ; free virtual = 34318
Phase 6 Post Hold Fix | Checksum: 1893e9e63

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3290.664 ; gain = 105.660 ; free physical = 22417 ; free virtual = 34318

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0366018 %
  Global Horizontal Routing Utilization  = 0.0337454 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 22.5225%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 21f2c425f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3290.664 ; gain = 105.660 ; free physical = 22417 ; free virtual = 34318

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21f2c425f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3290.664 ; gain = 105.660 ; free physical = 22417 ; free virtual = 34318

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b56a5a0f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3306.672 ; gain = 121.668 ; free physical = 22417 ; free virtual = 34318

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.739 | TNS=-27.517| WHS=0.160  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1b56a5a0f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3306.672 ; gain = 121.668 ; free physical = 22417 ; free virtual = 34318
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3306.672 ; gain = 121.668 ; free physical = 22453 ; free virtual = 34354

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3306.672 ; gain = 121.668 ; free physical = 22453 ; free virtual = 34354
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3306.672 ; gain = 0.000 ; free physical = 22438 ; free virtual = 34340
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/Add_solo/500MHz/impl_Add_solo_500MHz.runs/impl_1/top_Add_solo_Test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_Add_solo_Test_drc_routed.rpt -pb top_Add_solo_Test_drc_routed.pb -rpx top_Add_solo_Test_drc_routed.rpx
Command: report_drc -file top_Add_solo_Test_drc_routed.rpt -pb top_Add_solo_Test_drc_routed.pb -rpx top_Add_solo_Test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/Add_solo/500MHz/impl_Add_solo_500MHz.runs/impl_1/top_Add_solo_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_Add_solo_Test_methodology_drc_routed.rpt -pb top_Add_solo_Test_methodology_drc_routed.pb -rpx top_Add_solo_Test_methodology_drc_routed.rpx
Command: report_methodology -file top_Add_solo_Test_methodology_drc_routed.rpt -pb top_Add_solo_Test_methodology_drc_routed.pb -rpx top_Add_solo_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/Add_solo/500MHz/impl_Add_solo_500MHz.runs/impl_1/top_Add_solo_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_Add_solo_Test_power_routed.rpt -pb top_Add_solo_Test_power_summary_routed.pb -rpx top_Add_solo_Test_power_routed.rpx
Command: report_power -file top_Add_solo_Test_power_routed.rpt -pb top_Add_solo_Test_power_summary_routed.pb -rpx top_Add_solo_Test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
122 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_Add_solo_Test_route_status.rpt -pb top_Add_solo_Test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_Add_solo_Test_timing_summary_routed.rpt -pb top_Add_solo_Test_timing_summary_routed.pb -rpx top_Add_solo_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_Add_solo_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_Add_solo_Test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_Add_solo_Test_bus_skew_routed.rpt -pb top_Add_solo_Test_bus_skew_routed.pb -rpx top_Add_solo_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jul 17 13:54:04 2025...
