

================================================================
== Vitis HLS Report for 'convolution2_fix'
================================================================
* Date:           Sun Jun 19 18:33:59 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.030 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14161|    35665|  0.142 ms|  0.357 ms|  14161|  35665|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_213_1     |    14160|    35664|  885 ~ 2229|          -|          -|    16|        no|
        | + VITIS_LOOP_215_2    |      882|     2226|     21 ~ 53|          -|          -|    42|        no|
        |  ++ VITIS_LOOP_221_4  |       16|       16|           2|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_226_5  |       16|       16|           2|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_231_6  |       16|       16|           2|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_235_7  |       16|       16|           2|          -|          -|     8|        no|
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 7 
6 --> 5 
7 --> 8 9 
8 --> 7 
9 --> 10 11 12 
10 --> 9 
11 --> 9 
12 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 13 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.40ns)   --->   "%store_ln213 = store i5 0, i5 %d" [model_functions.cpp:213]   --->   Operation 14 'store' 'store_ln213' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln213 = br void" [model_functions.cpp:213]   --->   Operation 15 'br' 'br_ln213' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%d_8 = load i5 %d"   --->   Operation 16 'load' 'd_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i5 %d_8" [model_functions.cpp:213]   --->   Operation 17 'zext' 'zext_ln213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i5 %d_8"   --->   Operation 18 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln1171 = trunc i5 %d_8"   --->   Operation 19 'trunc' 'trunc_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln1171, i3 0" [model_functions.cpp:213]   --->   Operation 20 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.69ns)   --->   "%icmp_ln213 = icmp_eq  i5 %d_8, i5 16" [model_functions.cpp:213]   --->   Operation 21 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.71ns)   --->   "%add_ln213 = add i5 %d_8, i5 1" [model_functions.cpp:213]   --->   Operation 23 'add' 'add_ln213' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln213 = br i1 %icmp_ln213, void %.split9, void" [model_functions.cpp:213]   --->   Operation 24 'br' 'br_ln213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%secondBias_f_V_addr = getelementptr i21 %secondBias_f_V, i64 0, i64 %zext_ln213" [model_functions.cpp:213]   --->   Operation 25 'getelementptr' 'secondBias_f_V_addr' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.61ns)   --->   "%secondBias_f_V_load = load i4 %secondBias_f_V_addr" [model_functions.cpp:213]   --->   Operation 26 'load' 'secondBias_f_V_load' <Predicate = (!icmp_ln213)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln244 = ret" [model_functions.cpp:244]   --->   Operation 27 'ret' 'ret_ln244' <Predicate = (icmp_ln213)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.61>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln211 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [model_functions.cpp:211]   --->   Operation 28 'specloopname' 'specloopname_ln211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (0.61ns)   --->   "%secondBias_f_V_load = load i4 %secondBias_f_V_addr" [model_functions.cpp:213]   --->   Operation 29 'load' 'secondBias_f_V_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i21 %secondBias_f_V_load" [model_functions.cpp:215]   --->   Operation 30 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.40ns)   --->   "%br_ln215 = br void" [model_functions.cpp:215]   --->   Operation 31 'br' 'br_ln215' <Predicate = true> <Delay = 0.40>

State 4 <SV = 3> <Delay = 1.12>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%i = phi i6 %indvars_iv_next20, void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge, i6 0, void %.split9"   --->   Operation 32 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %i, i3 0"   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %i, i4 0" [model_functions.cpp:220]   --->   Operation 34 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.73ns)   --->   "%add_ln220 = add i10 %tmp_1, i10 %zext_ln1171" [model_functions.cpp:220]   --->   Operation 35 'add' 'add_ln220' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i10 %add_ln220" [model_functions.cpp:220]   --->   Operation 36 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%out_0_0_0_0_addr = getelementptr i32 %out_0_0_0_0, i64 0, i64 %zext_ln220" [model_functions.cpp:220]   --->   Operation 37 'getelementptr' 'out_0_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.72ns)   --->   "%exitcond238 = icmp_eq  i6 %i, i6 42"   --->   Operation 38 'icmp' 'exitcond238' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 42, i64 42, i64 42"   --->   Operation 39 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.71ns)   --->   "%indvars_iv_next20 = add i6 %i, i6 1"   --->   Operation 40 'add' 'indvars_iv_next20' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %exitcond238, void %.split, void" [model_functions.cpp:215]   --->   Operation 41 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln211 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [model_functions.cpp:211]   --->   Operation 42 'specloopname' 'specloopname_ln211' <Predicate = (!exitcond238)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.40ns)   --->   "%br_ln221 = br void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i213" [model_functions.cpp:221]   --->   Operation 43 'br' 'br_ln221' <Predicate = (!exitcond238)> <Delay = 0.40>
ST_4 : Operation 44 [1/1] (0.40ns)   --->   "%store_ln213 = store i5 %add_ln213, i5 %d" [model_functions.cpp:213]   --->   Operation 44 'store' 'store_ln213' <Predicate = (exitcond238)> <Delay = 0.40>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = (exitcond238)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%h = phi i4 0, void %.split, i4 %add_ln221, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i213.split" [model_functions.cpp:221]   --->   Operation 46 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%lhs = phi i32 %sext_ln215, void %.split, i32 %add_ln415, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i213.split" [model_functions.cpp:215]   --->   Operation 47 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1171_7 = zext i4 %h"   --->   Operation 48 'zext' 'zext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1171_8 = zext i4 %h"   --->   Operation 49 'zext' 'zext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln1171 = add i7 %tmp_cast, i7 %zext_ln1171_8"   --->   Operation 50 'add' 'add_ln1171' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1171_9 = zext i7 %add_ln1171"   --->   Operation 51 'zext' 'zext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%secondKernel_f_V_1_addr = getelementptr i20 %secondKernel_f_V_1, i64 0, i64 %zext_ln1171_9"   --->   Operation 52 'getelementptr' 'secondKernel_f_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.71ns)   --->   "%add_ln1169_1 = add i9 %tmp_s, i9 %zext_ln1171_7"   --->   Operation 53 'add' 'add_ln1169_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1169 = zext i9 %add_ln1169_1"   --->   Operation 54 'zext' 'zext_ln1169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%m_0_0_0_0_addr = getelementptr i32 %m_0_0_0_0, i64 0, i64 %zext_ln1169"   --->   Operation 55 'getelementptr' 'm_0_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.65ns)   --->   "%icmp_ln221 = icmp_eq  i4 %h, i4 8" [model_functions.cpp:221]   --->   Operation 56 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 57 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.72ns)   --->   "%add_ln221 = add i4 %h, i4 1" [model_functions.cpp:221]   --->   Operation 58 'add' 'add_ln221' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i213.split, void" [model_functions.cpp:221]   --->   Operation 59 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (1.09ns)   --->   "%r_V = load i9 %m_0_0_0_0_addr"   --->   Operation 60 'load' 'r_V' <Predicate = (!icmp_ln221)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_5 : Operation 61 [2/2] (1.09ns)   --->   "%secondKernel_f_V_1_load = load i7 %secondKernel_f_V_1_addr"   --->   Operation 61 'load' 'secondKernel_f_V_1_load' <Predicate = (!icmp_ln221)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 128> <ROM>
ST_5 : Operation 62 [1/1] (0.71ns)   --->   "%empty_68 = add i6 %i, i6 2"   --->   Operation 62 'add' 'empty_68' <Predicate = (icmp_ln221)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_68, i3 0"   --->   Operation 63 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.72ns)   --->   "%cmp50 = icmp_ult  i6 %empty_68, i6 42"   --->   Operation 64 'icmp' 'cmp50' <Predicate = (icmp_ln221)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %indvars_iv_next20, i3 0"   --->   Operation 65 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.72ns)   --->   "%cmp27 = icmp_eq  i6 %i, i6 0"   --->   Operation 66 'icmp' 'cmp27' <Predicate = (icmp_ln221)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.72ns)   --->   "%cmp87 = icmp_ult  i6 %indvars_iv_next20, i6 42"   --->   Operation 67 'icmp' 'cmp87' <Predicate = (icmp_ln221)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.09ns)   --->   "%store_ln736 = store i32 %lhs, i10 %out_0_0_0_0_addr"   --->   Operation 68 'store' 'store_ln736' <Predicate = (icmp_ln221)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>
ST_5 : Operation 69 [1/1] (0.40ns)   --->   "%br_ln225 = br i1 %cmp27, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.preheader, void %._crit_edge" [model_functions.cpp:225]   --->   Operation 69 'br' 'br_ln225' <Predicate = (icmp_ln221)> <Delay = 0.40>
ST_5 : Operation 70 [1/1] (0.71ns)   --->   "%add_ln1169 = add i6 %i, i6 63"   --->   Operation 70 'add' 'add_ln1169' <Predicate = (icmp_ln221 & !cmp27)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln1169, i3 0"   --->   Operation 71 'bitconcatenate' 'tmp_4' <Predicate = (icmp_ln221 & !cmp27)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.40ns)   --->   "%br_ln226 = br void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153" [model_functions.cpp:226]   --->   Operation 72 'br' 'br_ln226' <Predicate = (icmp_ln221 & !cmp27)> <Delay = 0.40>

State 6 <SV = 5> <Delay = 6.05>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln211 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [model_functions.cpp:211]   --->   Operation 73 'specloopname' 'specloopname_ln211' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/2] (1.09ns)   --->   "%r_V = load i9 %m_0_0_0_0_addr"   --->   Operation 74 'load' 'r_V' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i32 %r_V"   --->   Operation 75 'sext' 'sext_ln1168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/2] (1.09ns)   --->   "%secondKernel_f_V_1_load = load i7 %secondKernel_f_V_1_addr"   --->   Operation 76 'load' 'secondKernel_f_V_1_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 128> <ROM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i20 %secondKernel_f_V_1_load"   --->   Operation 77 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (3.02ns)   --->   "%r_V_20 = mul i51 %sext_ln1171, i51 %sext_ln1168"   --->   Operation 78 'mul' 'r_V_20' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs, i19 0"   --->   Operation 79 'bitconcatenate' 'lhs_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.97ns)   --->   "%ret_V = add i51 %lhs_4, i51 %r_V_20"   --->   Operation 80 'add' 'ret_V' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Val2_6 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V, i32 19, i32 50"   --->   Operation 81 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V, i32 19"   --->   Operation 82 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V, i32 18"   --->   Operation 83 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i51 %r_V_20"   --->   Operation 84 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.94ns)   --->   "%r = icmp_ne  i18 %trunc_ln727, i18 0"   --->   Operation 85 'icmp' 'r' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %p_Result_s, i1 %r"   --->   Operation 86 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln412 = and i1 %or_ln412, i1 %p_Result_18"   --->   Operation 87 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 88 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln415 = add i32 %p_Val2_6, i32 %zext_ln415"   --->   Operation 89 'add' 'add_ln415' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i213"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.81>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%h_1 = phi i4 %add_ln226, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.split, i4 0, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.preheader" [model_functions.cpp:226]   --->   Operation 91 'phi' 'h_1' <Predicate = (!cmp27)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%lhs_5 = phi i32 %add_ln415_2, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.split, i32 %lhs, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.preheader"   --->   Operation 92 'phi' 'lhs_5' <Predicate = (!cmp27)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1171_10 = zext i4 %h_1"   --->   Operation 93 'zext' 'zext_ln1171_10' <Predicate = (!cmp27)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1171_11 = zext i4 %h_1"   --->   Operation 94 'zext' 'zext_ln1171_11' <Predicate = (!cmp27)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.70ns)   --->   "%add_ln1171_3 = add i7 %tmp_cast, i7 %zext_ln1171_11"   --->   Operation 95 'add' 'add_ln1171_3' <Predicate = (!cmp27)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1171_12 = zext i7 %add_ln1171_3"   --->   Operation 96 'zext' 'zext_ln1171_12' <Predicate = (!cmp27)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%secondKernel_f_V_0_addr = getelementptr i20 %secondKernel_f_V_0, i64 0, i64 %zext_ln1171_12"   --->   Operation 97 'getelementptr' 'secondKernel_f_V_0_addr' <Predicate = (!cmp27)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.71ns)   --->   "%add_ln1169_2 = add i9 %tmp_4, i9 %zext_ln1171_10"   --->   Operation 98 'add' 'add_ln1169_2' <Predicate = (!cmp27)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1169_3 = zext i9 %add_ln1169_2"   --->   Operation 99 'zext' 'zext_ln1169_3' <Predicate = (!cmp27)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%m_0_0_0_0_addr_1 = getelementptr i32 %m_0_0_0_0, i64 0, i64 %zext_ln1169_3"   --->   Operation 100 'getelementptr' 'm_0_0_0_0_addr_1' <Predicate = (!cmp27)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.65ns)   --->   "%icmp_ln226 = icmp_eq  i4 %h_1, i4 8" [model_functions.cpp:226]   --->   Operation 101 'icmp' 'icmp_ln226' <Predicate = (!cmp27)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 102 'speclooptripcount' 'empty_69' <Predicate = (!cmp27)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.72ns)   --->   "%add_ln226 = add i4 %h_1, i4 1" [model_functions.cpp:226]   --->   Operation 103 'add' 'add_ln226' <Predicate = (!cmp27)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %icmp_ln226, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153.split, void %.loopexit8" [model_functions.cpp:226]   --->   Operation 104 'br' 'br_ln226' <Predicate = (!cmp27)> <Delay = 0.00>
ST_7 : Operation 105 [2/2] (1.09ns)   --->   "%r_V_12 = load i9 %m_0_0_0_0_addr_1"   --->   Operation 105 'load' 'r_V_12' <Predicate = (!cmp27 & !icmp_ln226)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_7 : Operation 106 [2/2] (1.09ns)   --->   "%secondKernel_f_V_0_load = load i7 %secondKernel_f_V_0_addr"   --->   Operation 106 'load' 'secondKernel_f_V_0_load' <Predicate = (!cmp27 & !icmp_ln226)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 128> <ROM>
ST_7 : Operation 107 [1/1] (1.09ns)   --->   "%store_ln736 = store i32 %lhs_5, i10 %out_0_0_0_0_addr"   --->   Operation 107 'store' 'store_ln736' <Predicate = (!cmp27 & icmp_ln226)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>
ST_7 : Operation 108 [1/1] (0.40ns)   --->   "%br_ln230 = br void %._crit_edge" [model_functions.cpp:230]   --->   Operation 108 'br' 'br_ln230' <Predicate = (!cmp27 & icmp_ln226)> <Delay = 0.40>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%V1_i_i_i_i_i67279_promoted = phi i32 %lhs_5, void %.loopexit8, i32 %lhs, void"   --->   Operation 109 'phi' 'V1_i_i_i_i_i67279_promoted' <Predicate = (icmp_ln226) | (cmp27)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %cmp50, void, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.preheader" [model_functions.cpp:230]   --->   Operation 110 'br' 'br_ln230' <Predicate = (icmp_ln226) | (cmp27)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.44ns)   --->   "%br_ln234 = br i1 %cmp87, void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [model_functions.cpp:234]   --->   Operation 111 'br' 'br_ln234' <Predicate = (icmp_ln226 & !cmp50) | (cmp27 & !cmp50)> <Delay = 0.44>
ST_7 : Operation 112 [1/1] (0.40ns)   --->   "%br_ln1171 = br void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 112 'br' 'br_ln1171' <Predicate = (icmp_ln226 & !cmp50 & cmp87) | (cmp27 & !cmp50 & cmp87)> <Delay = 0.40>
ST_7 : Operation 113 [1/1] (0.40ns)   --->   "%br_ln1171 = br void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 113 'br' 'br_ln1171' <Predicate = (icmp_ln226 & cmp50) | (cmp27 & cmp50)> <Delay = 0.40>

State 8 <SV = 6> <Delay = 6.05>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln211 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [model_functions.cpp:211]   --->   Operation 114 'specloopname' 'specloopname_ln211' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/2] (1.09ns)   --->   "%r_V_12 = load i9 %m_0_0_0_0_addr_1"   --->   Operation 115 'load' 'r_V_12' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1168_1 = sext i32 %r_V_12"   --->   Operation 116 'sext' 'sext_ln1168_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/2] (1.09ns)   --->   "%secondKernel_f_V_0_load = load i7 %secondKernel_f_V_0_addr"   --->   Operation 117 'load' 'secondKernel_f_V_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 128> <ROM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i20 %secondKernel_f_V_0_load"   --->   Operation 118 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (3.02ns)   --->   "%r_V_21 = mul i51 %sext_ln1171_2, i51 %sext_ln1168_1"   --->   Operation 119 'mul' 'r_V_21' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_5, i19 0"   --->   Operation 120 'bitconcatenate' 'lhs_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.97ns)   --->   "%ret_V_7 = add i51 %lhs_6, i51 %r_V_21"   --->   Operation 121 'add' 'ret_V_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%p_Val2_8 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_7, i32 19, i32 50"   --->   Operation 122 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_7, i32 19"   --->   Operation 123 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_7, i32 18"   --->   Operation 124 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln727_2 = trunc i51 %r_V_21"   --->   Operation 125 'trunc' 'trunc_ln727_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.94ns)   --->   "%r_2 = icmp_ne  i18 %trunc_ln727_2, i18 0"   --->   Operation 126 'icmp' 'r_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%or_ln412_2 = or i1 %p_Result_13, i1 %r_2"   --->   Operation 127 'or' 'or_ln412_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%and_ln412_2 = and i1 %or_ln412_2, i1 %p_Result_19"   --->   Operation 128 'and' 'and_ln412_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%zext_ln415_2 = zext i1 %and_ln412_2"   --->   Operation 129 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln415_2 = add i32 %p_Val2_8, i32 %zext_ln415_2"   --->   Operation 130 'add' 'add_ln415_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i153"   --->   Operation 131 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.81>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%h_3 = phi i4 %add_ln235, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i4 0, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [model_functions.cpp:235]   --->   Operation 132 'phi' 'h_3' <Predicate = (!cmp50 & cmp87)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%lhs_10 = phi i32 %add_ln415_4, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %V1_i_i_i_i_i67279_promoted, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader"   --->   Operation 133 'phi' 'lhs_10' <Predicate = (!cmp50 & cmp87)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1171_16 = zext i4 %h_3"   --->   Operation 134 'zext' 'zext_ln1171_16' <Predicate = (!cmp50 & cmp87)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1171_17 = zext i4 %h_3"   --->   Operation 135 'zext' 'zext_ln1171_17' <Predicate = (!cmp50 & cmp87)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.70ns)   --->   "%add_ln1171_5 = add i7 %tmp_cast, i7 %zext_ln1171_17"   --->   Operation 136 'add' 'add_ln1171_5' <Predicate = (!cmp50 & cmp87)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1171_18 = zext i7 %add_ln1171_5"   --->   Operation 137 'zext' 'zext_ln1171_18' <Predicate = (!cmp50 & cmp87)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%secondKernel_f_V_2_addr_1 = getelementptr i21 %secondKernel_f_V_2, i64 0, i64 %zext_ln1171_18"   --->   Operation 138 'getelementptr' 'secondKernel_f_V_2_addr_1' <Predicate = (!cmp50 & cmp87)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.71ns)   --->   "%add_ln1169_5 = add i9 %tmp_3, i9 %zext_ln1171_16"   --->   Operation 139 'add' 'add_ln1169_5' <Predicate = (!cmp50 & cmp87)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1169_6 = zext i9 %add_ln1169_5"   --->   Operation 140 'zext' 'zext_ln1169_6' <Predicate = (!cmp50 & cmp87)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%m_0_0_0_0_addr_4 = getelementptr i32 %m_0_0_0_0, i64 0, i64 %zext_ln1169_6"   --->   Operation 141 'getelementptr' 'm_0_0_0_0_addr_4' <Predicate = (!cmp50 & cmp87)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.65ns)   --->   "%icmp_ln235 = icmp_eq  i4 %h_3, i4 8" [model_functions.cpp:235]   --->   Operation 142 'icmp' 'icmp_ln235' <Predicate = (!cmp50 & cmp87)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 143 'speclooptripcount' 'empty_71' <Predicate = (!cmp50 & cmp87)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.72ns)   --->   "%add_ln235 = add i4 %h_3, i4 1" [model_functions.cpp:235]   --->   Operation 144 'add' 'add_ln235' <Predicate = (!cmp50 & cmp87)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln235, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %.loopexit" [model_functions.cpp:235]   --->   Operation 145 'br' 'br_ln235' <Predicate = (!cmp50 & cmp87)> <Delay = 0.00>
ST_9 : Operation 146 [2/2] (1.09ns)   --->   "%r_V_18 = load i9 %m_0_0_0_0_addr_4"   --->   Operation 146 'load' 'r_V_18' <Predicate = (!cmp50 & cmp87 & !icmp_ln235)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_9 : Operation 147 [2/2] (1.09ns)   --->   "%secondKernel_f_V_2_load_1 = load i7 %secondKernel_f_V_2_addr_1"   --->   Operation 147 'load' 'secondKernel_f_V_2_load_1' <Predicate = (!cmp50 & cmp87 & !icmp_ln235)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>
ST_9 : Operation 148 [1/1] (1.09ns)   --->   "%store_ln736 = store i32 %lhs_10, i10 %out_0_0_0_0_addr"   --->   Operation 148 'store' 'store_ln736' <Predicate = (!cmp50 & cmp87 & icmp_ln235)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>
ST_9 : Operation 149 [1/1] (0.44ns)   --->   "%br_ln0 = br void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!cmp50 & cmp87 & icmp_ln235)> <Delay = 0.44>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%h_2 = phi i4 %add_ln231, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, i4 0, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.preheader" [model_functions.cpp:231]   --->   Operation 150 'phi' 'h_2' <Predicate = (cmp50)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%lhs_8 = phi i32 %add_ln415_3, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, i32 %V1_i_i_i_i_i67279_promoted, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.preheader"   --->   Operation 151 'phi' 'lhs_8' <Predicate = (cmp50)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1171_13 = zext i4 %h_2"   --->   Operation 152 'zext' 'zext_ln1171_13' <Predicate = (cmp50)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1171_14 = zext i4 %h_2"   --->   Operation 153 'zext' 'zext_ln1171_14' <Predicate = (cmp50)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.70ns)   --->   "%add_ln1171_4 = add i7 %tmp_cast, i7 %zext_ln1171_14"   --->   Operation 154 'add' 'add_ln1171_4' <Predicate = (cmp50)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1171_15 = zext i7 %add_ln1171_4"   --->   Operation 155 'zext' 'zext_ln1171_15' <Predicate = (cmp50)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%secondKernel_f_V_2_addr = getelementptr i21 %secondKernel_f_V_2, i64 0, i64 %zext_ln1171_15"   --->   Operation 156 'getelementptr' 'secondKernel_f_V_2_addr' <Predicate = (cmp50)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%secondKernel_f_V_3_addr = getelementptr i21 %secondKernel_f_V_3, i64 0, i64 %zext_ln1171_15"   --->   Operation 157 'getelementptr' 'secondKernel_f_V_3_addr' <Predicate = (cmp50)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.71ns)   --->   "%add_ln1169_3 = add i9 %tmp_3, i9 %zext_ln1171_13"   --->   Operation 158 'add' 'add_ln1169_3' <Predicate = (cmp50)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1169_4 = zext i9 %add_ln1169_3"   --->   Operation 159 'zext' 'zext_ln1169_4' <Predicate = (cmp50)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%m_0_0_0_0_addr_2 = getelementptr i32 %m_0_0_0_0, i64 0, i64 %zext_ln1169_4"   --->   Operation 160 'getelementptr' 'm_0_0_0_0_addr_2' <Predicate = (cmp50)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.71ns)   --->   "%add_ln1169_4 = add i9 %tmp_2, i9 %zext_ln1171_13"   --->   Operation 161 'add' 'add_ln1169_4' <Predicate = (cmp50)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1169_5 = zext i9 %add_ln1169_4"   --->   Operation 162 'zext' 'zext_ln1169_5' <Predicate = (cmp50)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%m_0_0_0_0_addr_3 = getelementptr i32 %m_0_0_0_0, i64 0, i64 %zext_ln1169_5"   --->   Operation 163 'getelementptr' 'm_0_0_0_0_addr_3' <Predicate = (cmp50)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.65ns)   --->   "%icmp_ln231 = icmp_eq  i4 %h_2, i4 8" [model_functions.cpp:231]   --->   Operation 164 'icmp' 'icmp_ln231' <Predicate = (cmp50)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 165 'speclooptripcount' 'empty_70' <Predicate = (cmp50)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.72ns)   --->   "%add_ln231 = add i4 %h_2, i4 1" [model_functions.cpp:231]   --->   Operation 166 'add' 'add_ln231' <Predicate = (cmp50)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.loopexit" [model_functions.cpp:231]   --->   Operation 167 'br' 'br_ln231' <Predicate = (cmp50)> <Delay = 0.00>
ST_9 : Operation 168 [2/2] (1.09ns)   --->   "%r_V_14 = load i9 %m_0_0_0_0_addr_2"   --->   Operation 168 'load' 'r_V_14' <Predicate = (cmp50 & !icmp_ln231)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_9 : Operation 169 [2/2] (1.09ns)   --->   "%secondKernel_f_V_2_load = load i7 %secondKernel_f_V_2_addr"   --->   Operation 169 'load' 'secondKernel_f_V_2_load' <Predicate = (cmp50 & !icmp_ln231)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>
ST_9 : Operation 170 [2/2] (1.09ns)   --->   "%r_V_16 = load i9 %m_0_0_0_0_addr_3"   --->   Operation 170 'load' 'r_V_16' <Predicate = (cmp50 & !icmp_ln231)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_9 : Operation 171 [2/2] (1.09ns)   --->   "%secondKernel_f_V_3_load = load i7 %secondKernel_f_V_3_addr"   --->   Operation 171 'load' 'secondKernel_f_V_3_load' <Predicate = (cmp50 & !icmp_ln231)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>
ST_9 : Operation 172 [1/1] (1.09ns)   --->   "%store_ln736 = store i32 %lhs_8, i10 %out_0_0_0_0_addr"   --->   Operation 172 'store' 'store_ln736' <Predicate = (cmp50 & icmp_ln231)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>
ST_9 : Operation 173 [1/1] (0.44ns)   --->   "%br_ln240 = br void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [model_functions.cpp:240]   --->   Operation 173 'br' 'br_ln240' <Predicate = (cmp50 & icmp_ln231)> <Delay = 0.44>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%empty_72 = phi i32 %lhs_8, void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.loopexit, i32 %lhs_10, void %.loopexit, i32 %V1_i_i_i_i_i67279_promoted, void"   --->   Operation 174 'phi' 'empty_72' <Predicate = (cmp50 & icmp_ln231) | (!cmp50 & icmp_ln235) | (!cmp50 & !cmp87)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %empty_72, i32 31"   --->   Operation 175 'bitselect' 'tmp' <Predicate = (cmp50 & icmp_ln231) | (!cmp50 & icmp_ln235) | (!cmp50 & !cmp87)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %tmp, void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge, void %_ZN8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit" [model_functions.cpp:240]   --->   Operation 176 'br' 'br_ln240' <Predicate = (cmp50 & icmp_ln231) | (!cmp50 & icmp_ln235) | (!cmp50 & !cmp87)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 6.05>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln211 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [model_functions.cpp:211]   --->   Operation 177 'specloopname' 'specloopname_ln211' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/2] (1.09ns)   --->   "%r_V_18 = load i9 %m_0_0_0_0_addr_4"   --->   Operation 178 'load' 'r_V_18' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1168_4 = sext i32 %r_V_18"   --->   Operation 179 'sext' 'sext_ln1168_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/2] (1.09ns)   --->   "%secondKernel_f_V_2_load_1 = load i7 %secondKernel_f_V_2_addr_1"   --->   Operation 180 'load' 'secondKernel_f_V_2_load_1' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i21 %secondKernel_f_V_2_load_1"   --->   Operation 181 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (3.02ns)   --->   "%r_V_24 = mul i51 %sext_ln1171_5, i51 %sext_ln1168_4"   --->   Operation 182 'mul' 'r_V_24' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%lhs_11 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_10, i19 0"   --->   Operation 183 'bitconcatenate' 'lhs_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.97ns)   --->   "%ret_V_10 = add i51 %lhs_11, i51 %r_V_24"   --->   Operation 184 'add' 'ret_V_10' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%p_Val2_12 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_10, i32 19, i32 50"   --->   Operation 185 'partselect' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_10, i32 19"   --->   Operation 186 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_10, i32 18"   --->   Operation 187 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln727_3 = trunc i51 %r_V_24"   --->   Operation 188 'trunc' 'trunc_ln727_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.94ns)   --->   "%r_4 = icmp_ne  i18 %trunc_ln727_3, i18 0"   --->   Operation 189 'icmp' 'r_4' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%or_ln412_4 = or i1 %p_Result_17, i1 %r_4"   --->   Operation 190 'or' 'or_ln412_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%and_ln412_4 = and i1 %or_ln412_4, i1 %p_Result_21"   --->   Operation 191 'and' 'and_ln412_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%zext_ln415_4 = zext i1 %and_ln412_4"   --->   Operation 192 'zext' 'zext_ln415_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln415_4 = add i32 %p_Val2_12, i32 %zext_ln415_4"   --->   Operation 193 'add' 'add_ln415_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 194 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 7.03>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln211 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [model_functions.cpp:211]   --->   Operation 195 'specloopname' 'specloopname_ln211' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/2] (1.09ns)   --->   "%r_V_14 = load i9 %m_0_0_0_0_addr_2"   --->   Operation 196 'load' 'r_V_14' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1168_2 = sext i32 %r_V_14"   --->   Operation 197 'sext' 'sext_ln1168_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/2] (1.09ns)   --->   "%secondKernel_f_V_2_load = load i7 %secondKernel_f_V_2_addr"   --->   Operation 198 'load' 'secondKernel_f_V_2_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i21 %secondKernel_f_V_2_load"   --->   Operation 199 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (3.02ns)   --->   "%r_V_22 = mul i51 %sext_ln1171_3, i51 %sext_ln1168_2"   --->   Operation 200 'mul' 'r_V_22' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln1168 = trunc i51 %r_V_22"   --->   Operation 201 'trunc' 'trunc_ln1168' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/2] (1.09ns)   --->   "%r_V_16 = load i9 %m_0_0_0_0_addr_3"   --->   Operation 202 'load' 'r_V_16' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 336> <RAM>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1168_3 = sext i32 %r_V_16"   --->   Operation 203 'sext' 'sext_ln1168_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/2] (1.09ns)   --->   "%secondKernel_f_V_3_load = load i7 %secondKernel_f_V_3_addr"   --->   Operation 204 'load' 'secondKernel_f_V_3_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 128> <ROM>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i21 %secondKernel_f_V_3_load"   --->   Operation 205 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (3.02ns)   --->   "%r_V_23 = mul i51 %sext_ln1171_4, i51 %sext_ln1168_3"   --->   Operation 206 'mul' 'r_V_23' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln1168_1 = trunc i51 %r_V_23"   --->   Operation 207 'trunc' 'trunc_ln1168_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.97ns)   --->   "%ret_V_8 = add i51 %r_V_23, i51 %r_V_22"   --->   Operation 208 'add' 'ret_V_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%lhs_9 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %lhs_8, i19 0"   --->   Operation 209 'bitconcatenate' 'lhs_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.97ns)   --->   "%ret_V_9 = add i51 %lhs_9, i51 %ret_V_8"   --->   Operation 210 'add' 'ret_V_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%p_Val2_10 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_9, i32 19, i32 50"   --->   Operation 211 'partselect' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_9, i32 19"   --->   Operation 212 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i51.i32, i51 %ret_V_8, i32 18"   --->   Operation 213 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.85ns)   --->   "%sub_ln727 = sub i18 0, i18 %trunc_ln1168"   --->   Operation 214 'sub' 'sub_ln727' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/1] (0.94ns)   --->   "%r_3 = icmp_ne  i18 %trunc_ln1168_1, i18 %sub_ln727"   --->   Operation 215 'icmp' 'r_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%or_ln412_3 = or i1 %p_Result_15, i1 %r_3"   --->   Operation 216 'or' 'or_ln412_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%and_ln412_3 = and i1 %or_ln412_3, i1 %p_Result_20"   --->   Operation 217 'and' 'and_ln412_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%zext_ln415_3 = zext i1 %and_ln412_3"   --->   Operation 218 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln415_3 = add i32 %p_Val2_10, i32 %zext_ln415_3"   --->   Operation 219 'add' 'add_ln415_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi27ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi26ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 220 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 7> <Delay = 1.09>
ST_12 : Operation 221 [1/1] (1.09ns)   --->   "%store_ln240 = store i32 0, i10 %out_0_0_0_0_addr" [model_functions.cpp:240]   --->   Operation 221 'store' 'store_ln240' <Predicate = (tmp)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 672> <RAM>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln240 = br void %_ZltILi32ELi13ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit._crit_edge" [model_functions.cpp:240]   --->   Operation 222 'br' 'br_ln240' <Predicate = (tmp)> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 223 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.402ns
The critical path consists of the following:
	'alloca' operation ('d') [8]  (0 ns)
	'store' operation ('store_ln213', model_functions.cpp:213) of constant 0 on local variable 'd' [9]  (0.402 ns)

 <State 2>: 0.718ns
The critical path consists of the following:
	'load' operation ('d') on local variable 'd' [12]  (0 ns)
	'add' operation ('add_ln213', model_functions.cpp:213) [19]  (0.718 ns)

 <State 3>: 0.614ns
The critical path consists of the following:
	'load' operation ('secondBias_f_V_load', model_functions.cpp:213) on array 'secondBias_f_V' [24]  (0.614 ns)

 <State 4>: 1.13ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('indvars_iv_next20') [28]  (0 ns)
	'add' operation ('add_ln220', model_functions.cpp:220) [31]  (0.736 ns)
	blocking operation 0.393 ns on control path)

 <State 5>: 1.82ns
The critical path consists of the following:
	'phi' operation ('h', model_functions.cpp:221) with incoming values : ('add_ln221', model_functions.cpp:221) [42]  (0 ns)
	'add' operation ('add_ln1169_1') [49]  (0.719 ns)
	'getelementptr' operation ('m_0_0_0_0_addr') [51]  (0 ns)
	'load' operation ('r.V') on array 'm_0_0_0_0' [58]  (1.1 ns)

 <State 6>: 6.05ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'm_0_0_0_0' [58]  (1.1 ns)
	'mul' operation ('r.V') [62]  (3.02 ns)
	'add' operation ('ret.V') [64]  (0.979 ns)
	'add' operation ('add_ln415') [73]  (0.953 ns)

 <State 7>: 1.82ns
The critical path consists of the following:
	'phi' operation ('h', model_functions.cpp:226) with incoming values : ('add_ln226', model_functions.cpp:226) [89]  (0 ns)
	'add' operation ('add_ln1169_2') [96]  (0.719 ns)
	'getelementptr' operation ('m_0_0_0_0_addr_1') [98]  (0 ns)
	'load' operation ('r.V') on array 'm_0_0_0_0' [105]  (1.1 ns)

 <State 8>: 6.05ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'm_0_0_0_0' [105]  (1.1 ns)
	'mul' operation ('r.V') [109]  (3.02 ns)
	'add' operation ('ret.V') [111]  (0.979 ns)
	'add' operation ('add_ln415_2') [120]  (0.953 ns)

 <State 9>: 1.82ns
The critical path consists of the following:
	'phi' operation ('h', model_functions.cpp:235) with incoming values : ('add_ln235', model_functions.cpp:235) [133]  (0 ns)
	'add' operation ('add_ln1169_5') [140]  (0.719 ns)
	'getelementptr' operation ('m_0_0_0_0_addr_4') [142]  (0 ns)
	'load' operation ('r.V') on array 'm_0_0_0_0' [149]  (1.1 ns)

 <State 10>: 6.05ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'm_0_0_0_0' [149]  (1.1 ns)
	'mul' operation ('r.V') [153]  (3.02 ns)
	'add' operation ('ret.V') [155]  (0.979 ns)
	'add' operation ('add_ln415_4') [164]  (0.953 ns)

 <State 11>: 7.03ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'm_0_0_0_0' [192]  (1.1 ns)
	'mul' operation ('r.V') [196]  (3.02 ns)
	'add' operation ('ret.V') [204]  (0.979 ns)
	'add' operation ('ret.V') [206]  (0.979 ns)
	'add' operation ('add_ln415_3') [215]  (0.953 ns)

 <State 12>: 1.1ns
The critical path consists of the following:
	'store' operation ('store_ln240', model_functions.cpp:240) of constant 0 on array 'out_0_0_0_0' [225]  (1.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
