#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020543d201d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000020543d95a70_0 .net "PC", 31 0, v0000020543d5ac20_0;  1 drivers
v0000020543d94210_0 .var "clk", 0 0;
v0000020543d94f30_0 .net "clkout", 0 0, L_0000020543d91210;  1 drivers
v0000020543d95b10_0 .net "cycles_consumed", 31 0, v0000020543d95bb0_0;  1 drivers
v0000020543d95ed0_0 .var "rst", 0 0;
S_0000020543d204f0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000020543d201d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000020543d3e8d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000020543d3e908 .param/l "add" 0 4 5, C4<100000>;
P_0000020543d3e940 .param/l "addi" 0 4 8, C4<001000>;
P_0000020543d3e978 .param/l "addu" 0 4 5, C4<100001>;
P_0000020543d3e9b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000020543d3e9e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000020543d3ea20 .param/l "beq" 0 4 10, C4<000100>;
P_0000020543d3ea58 .param/l "bne" 0 4 10, C4<000101>;
P_0000020543d3ea90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020543d3eac8 .param/l "j" 0 4 12, C4<000010>;
P_0000020543d3eb00 .param/l "jal" 0 4 12, C4<000011>;
P_0000020543d3eb38 .param/l "jr" 0 4 6, C4<001000>;
P_0000020543d3eb70 .param/l "lw" 0 4 8, C4<100011>;
P_0000020543d3eba8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020543d3ebe0 .param/l "or_" 0 4 5, C4<100101>;
P_0000020543d3ec18 .param/l "ori" 0 4 8, C4<001101>;
P_0000020543d3ec50 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020543d3ec88 .param/l "sll" 0 4 6, C4<000000>;
P_0000020543d3ecc0 .param/l "slt" 0 4 5, C4<101010>;
P_0000020543d3ecf8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020543d3ed30 .param/l "srl" 0 4 6, C4<000010>;
P_0000020543d3ed68 .param/l "sub" 0 4 5, C4<100010>;
P_0000020543d3eda0 .param/l "subu" 0 4 5, C4<100011>;
P_0000020543d3edd8 .param/l "sw" 0 4 8, C4<101011>;
P_0000020543d3ee10 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020543d3ee48 .param/l "xori" 0 4 8, C4<001110>;
L_0000020543d90e90 .functor NOT 1, v0000020543d95ed0_0, C4<0>, C4<0>, C4<0>;
L_0000020543d91910 .functor NOT 1, v0000020543d95ed0_0, C4<0>, C4<0>, C4<0>;
L_0000020543d917c0 .functor NOT 1, v0000020543d95ed0_0, C4<0>, C4<0>, C4<0>;
L_0000020543d90f70 .functor NOT 1, v0000020543d95ed0_0, C4<0>, C4<0>, C4<0>;
L_0000020543d914b0 .functor NOT 1, v0000020543d95ed0_0, C4<0>, C4<0>, C4<0>;
L_0000020543d91a60 .functor NOT 1, v0000020543d95ed0_0, C4<0>, C4<0>, C4<0>;
L_0000020543d91b40 .functor NOT 1, v0000020543d95ed0_0, C4<0>, C4<0>, C4<0>;
L_0000020543d91280 .functor NOT 1, v0000020543d95ed0_0, C4<0>, C4<0>, C4<0>;
L_0000020543d91210 .functor OR 1, v0000020543d94210_0, v0000020543d28a60_0, C4<0>, C4<0>;
L_0000020543d910c0 .functor OR 1, L_0000020543ddf4e0, L_0000020543ddf300, C4<0>, C4<0>;
L_0000020543d91130 .functor AND 1, L_0000020543ddf8a0, L_0000020543de0020, C4<1>, C4<1>;
L_0000020543d91440 .functor NOT 1, v0000020543d95ed0_0, C4<0>, C4<0>, C4<0>;
L_0000020543d90db0 .functor OR 1, L_0000020543ddfb20, L_0000020543ddfa80, C4<0>, C4<0>;
L_0000020543d916e0 .functor OR 1, L_0000020543d90db0, L_0000020543ddeb80, C4<0>, C4<0>;
L_0000020543d90d40 .functor OR 1, L_0000020543de0700, L_0000020543df5fb0, C4<0>, C4<0>;
L_0000020543d912f0 .functor AND 1, L_0000020543de0660, L_0000020543d90d40, C4<1>, C4<1>;
L_0000020543d911a0 .functor OR 1, L_0000020543df6050, L_0000020543df60f0, C4<0>, C4<0>;
L_0000020543d90e20 .functor AND 1, L_0000020543df58d0, L_0000020543d911a0, C4<1>, C4<1>;
L_0000020543d91360 .functor NOT 1, L_0000020543d91210, C4<0>, C4<0>, C4<0>;
v0000020543d59320_0 .net "ALUOp", 3 0, v0000020543d28c40_0;  1 drivers
v0000020543d59460_0 .net "ALUResult", 31 0, v0000020543d59820_0;  1 drivers
v0000020543d595a0_0 .net "ALUSrc", 0 0, v0000020543d27c00_0;  1 drivers
v0000020543d5cf80_0 .net "ALUin2", 31 0, L_0000020543df5150;  1 drivers
v0000020543d5e420_0 .net "MemReadEn", 0 0, v0000020543d29500_0;  1 drivers
v0000020543d5e7e0_0 .net "MemWriteEn", 0 0, v0000020543d293c0_0;  1 drivers
v0000020543d5dd40_0 .net "MemtoReg", 0 0, v0000020543d29140_0;  1 drivers
v0000020543d5dca0_0 .net "PC", 31 0, v0000020543d5ac20_0;  alias, 1 drivers
v0000020543d5dc00_0 .net "PCPlus1", 31 0, L_0000020543ddf620;  1 drivers
v0000020543d5dac0_0 .net "PCsrc", 0 0, v0000020543d593c0_0;  1 drivers
v0000020543d5e4c0_0 .net "RegDst", 0 0, v0000020543d27ca0_0;  1 drivers
v0000020543d5d340_0 .net "RegWriteEn", 0 0, v0000020543d295a0_0;  1 drivers
v0000020543d5ec40_0 .net "WriteRegister", 4 0, L_0000020543ddf940;  1 drivers
v0000020543d5d020_0 .net *"_ivl_0", 0 0, L_0000020543d90e90;  1 drivers
L_0000020543d96850 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020543d5ea60_0 .net/2u *"_ivl_10", 4 0, L_0000020543d96850;  1 drivers
L_0000020543d96c40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d5e9c0_0 .net *"_ivl_101", 15 0, L_0000020543d96c40;  1 drivers
v0000020543d5e560_0 .net *"_ivl_102", 31 0, L_0000020543ddea40;  1 drivers
L_0000020543d96c88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d5e2e0_0 .net *"_ivl_105", 25 0, L_0000020543d96c88;  1 drivers
L_0000020543d96cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d5dde0_0 .net/2u *"_ivl_106", 31 0, L_0000020543d96cd0;  1 drivers
v0000020543d5de80_0 .net *"_ivl_108", 0 0, L_0000020543ddf8a0;  1 drivers
L_0000020543d96d18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000020543d5e380_0 .net/2u *"_ivl_110", 5 0, L_0000020543d96d18;  1 drivers
v0000020543d5e1a0_0 .net *"_ivl_112", 0 0, L_0000020543de0020;  1 drivers
v0000020543d5df20_0 .net *"_ivl_115", 0 0, L_0000020543d91130;  1 drivers
v0000020543d5ece0_0 .net *"_ivl_116", 47 0, L_0000020543ddf6c0;  1 drivers
L_0000020543d96d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d5d3e0_0 .net *"_ivl_119", 15 0, L_0000020543d96d60;  1 drivers
L_0000020543d96898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020543d5ee20_0 .net/2u *"_ivl_12", 5 0, L_0000020543d96898;  1 drivers
v0000020543d5e060_0 .net *"_ivl_120", 47 0, L_0000020543dde900;  1 drivers
L_0000020543d96da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d5eb00_0 .net *"_ivl_123", 15 0, L_0000020543d96da8;  1 drivers
v0000020543d5e880_0 .net *"_ivl_125", 0 0, L_0000020543ddfee0;  1 drivers
v0000020543d5d840_0 .net *"_ivl_126", 31 0, L_0000020543ddff80;  1 drivers
v0000020543d5db60_0 .net *"_ivl_128", 47 0, L_0000020543de03e0;  1 drivers
v0000020543d5d0c0_0 .net *"_ivl_130", 47 0, L_0000020543ddfda0;  1 drivers
v0000020543d5e740_0 .net *"_ivl_132", 47 0, L_0000020543ddeea0;  1 drivers
v0000020543d5d2a0_0 .net *"_ivl_134", 47 0, L_0000020543de0340;  1 drivers
v0000020543d5d160_0 .net *"_ivl_14", 0 0, L_0000020543d940d0;  1 drivers
v0000020543d5e6a0_0 .net *"_ivl_140", 0 0, L_0000020543d91440;  1 drivers
L_0000020543d96e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d5dfc0_0 .net/2u *"_ivl_142", 31 0, L_0000020543d96e38;  1 drivers
L_0000020543d96f10 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000020543d5d520_0 .net/2u *"_ivl_146", 5 0, L_0000020543d96f10;  1 drivers
v0000020543d5e600_0 .net *"_ivl_148", 0 0, L_0000020543ddfb20;  1 drivers
L_0000020543d96f58 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000020543d5d7a0_0 .net/2u *"_ivl_150", 5 0, L_0000020543d96f58;  1 drivers
v0000020543d5e920_0 .net *"_ivl_152", 0 0, L_0000020543ddfa80;  1 drivers
v0000020543d5eba0_0 .net *"_ivl_155", 0 0, L_0000020543d90db0;  1 drivers
L_0000020543d96fa0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000020543d5d8e0_0 .net/2u *"_ivl_156", 5 0, L_0000020543d96fa0;  1 drivers
v0000020543d5d480_0 .net *"_ivl_158", 0 0, L_0000020543ddeb80;  1 drivers
L_0000020543d968e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000020543d5d980_0 .net/2u *"_ivl_16", 4 0, L_0000020543d968e0;  1 drivers
v0000020543d5ed80_0 .net *"_ivl_161", 0 0, L_0000020543d916e0;  1 drivers
L_0000020543d96fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d5d5c0_0 .net/2u *"_ivl_162", 15 0, L_0000020543d96fe8;  1 drivers
v0000020543d5d660_0 .net *"_ivl_164", 31 0, L_0000020543ddefe0;  1 drivers
v0000020543d5d700_0 .net *"_ivl_167", 0 0, L_0000020543ddfd00;  1 drivers
v0000020543d5d200_0 .net *"_ivl_168", 15 0, L_0000020543de0480;  1 drivers
v0000020543d5da20_0 .net *"_ivl_170", 31 0, L_0000020543ddf1c0;  1 drivers
v0000020543d5e100_0 .net *"_ivl_174", 31 0, L_0000020543de05c0;  1 drivers
L_0000020543d97030 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d5e240_0 .net *"_ivl_177", 25 0, L_0000020543d97030;  1 drivers
L_0000020543d97078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d92200_0 .net/2u *"_ivl_178", 31 0, L_0000020543d97078;  1 drivers
v0000020543d920c0_0 .net *"_ivl_180", 0 0, L_0000020543de0660;  1 drivers
L_0000020543d970c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020543d937e0_0 .net/2u *"_ivl_182", 5 0, L_0000020543d970c0;  1 drivers
v0000020543d92340_0 .net *"_ivl_184", 0 0, L_0000020543de0700;  1 drivers
L_0000020543d97108 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020543d939c0_0 .net/2u *"_ivl_186", 5 0, L_0000020543d97108;  1 drivers
v0000020543d92700_0 .net *"_ivl_188", 0 0, L_0000020543df5fb0;  1 drivers
v0000020543d93240_0 .net *"_ivl_19", 4 0, L_0000020543d94490;  1 drivers
v0000020543d92840_0 .net *"_ivl_191", 0 0, L_0000020543d90d40;  1 drivers
v0000020543d936a0_0 .net *"_ivl_193", 0 0, L_0000020543d912f0;  1 drivers
L_0000020543d97150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020543d925c0_0 .net/2u *"_ivl_194", 5 0, L_0000020543d97150;  1 drivers
v0000020543d93740_0 .net *"_ivl_196", 0 0, L_0000020543df5d30;  1 drivers
L_0000020543d97198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020543d92660_0 .net/2u *"_ivl_198", 31 0, L_0000020543d97198;  1 drivers
L_0000020543d96808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020543d92020_0 .net/2u *"_ivl_2", 5 0, L_0000020543d96808;  1 drivers
v0000020543d932e0_0 .net *"_ivl_20", 4 0, L_0000020543d942b0;  1 drivers
v0000020543d928e0_0 .net *"_ivl_200", 31 0, L_0000020543df6230;  1 drivers
v0000020543d93880_0 .net *"_ivl_204", 31 0, L_0000020543df5b50;  1 drivers
L_0000020543d971e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d93920_0 .net *"_ivl_207", 25 0, L_0000020543d971e0;  1 drivers
L_0000020543d97228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d93a60_0 .net/2u *"_ivl_208", 31 0, L_0000020543d97228;  1 drivers
v0000020543d92980_0 .net *"_ivl_210", 0 0, L_0000020543df58d0;  1 drivers
L_0000020543d97270 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020543d927a0_0 .net/2u *"_ivl_212", 5 0, L_0000020543d97270;  1 drivers
v0000020543d92a20_0 .net *"_ivl_214", 0 0, L_0000020543df6050;  1 drivers
L_0000020543d972b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020543d92ac0_0 .net/2u *"_ivl_216", 5 0, L_0000020543d972b8;  1 drivers
v0000020543d934c0_0 .net *"_ivl_218", 0 0, L_0000020543df60f0;  1 drivers
v0000020543d93b00_0 .net *"_ivl_221", 0 0, L_0000020543d911a0;  1 drivers
v0000020543d93ec0_0 .net *"_ivl_223", 0 0, L_0000020543d90e20;  1 drivers
L_0000020543d97300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020543d93ba0_0 .net/2u *"_ivl_224", 5 0, L_0000020543d97300;  1 drivers
v0000020543d923e0_0 .net *"_ivl_226", 0 0, L_0000020543df55b0;  1 drivers
v0000020543d92b60_0 .net *"_ivl_228", 31 0, L_0000020543df51f0;  1 drivers
v0000020543d93060_0 .net *"_ivl_24", 0 0, L_0000020543d917c0;  1 drivers
L_0000020543d96928 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020543d93380_0 .net/2u *"_ivl_26", 4 0, L_0000020543d96928;  1 drivers
v0000020543d92c00_0 .net *"_ivl_29", 4 0, L_0000020543d943f0;  1 drivers
v0000020543d931a0_0 .net *"_ivl_32", 0 0, L_0000020543d90f70;  1 drivers
L_0000020543d96970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020543d92160_0 .net/2u *"_ivl_34", 4 0, L_0000020543d96970;  1 drivers
v0000020543d92ca0_0 .net *"_ivl_37", 4 0, L_0000020543d94990;  1 drivers
v0000020543d922a0_0 .net *"_ivl_40", 0 0, L_0000020543d914b0;  1 drivers
L_0000020543d969b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d93600_0 .net/2u *"_ivl_42", 15 0, L_0000020543d969b8;  1 drivers
v0000020543d92d40_0 .net *"_ivl_45", 15 0, L_0000020543ddec20;  1 drivers
v0000020543d93c40_0 .net *"_ivl_48", 0 0, L_0000020543d91a60;  1 drivers
v0000020543d93ce0_0 .net *"_ivl_5", 5 0, L_0000020543d94a30;  1 drivers
L_0000020543d96a00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d93d80_0 .net/2u *"_ivl_50", 36 0, L_0000020543d96a00;  1 drivers
L_0000020543d96a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d92de0_0 .net/2u *"_ivl_52", 31 0, L_0000020543d96a48;  1 drivers
v0000020543d92e80_0 .net *"_ivl_55", 4 0, L_0000020543ddf760;  1 drivers
v0000020543d93560_0 .net *"_ivl_56", 36 0, L_0000020543ddecc0;  1 drivers
v0000020543d93e20_0 .net *"_ivl_58", 36 0, L_0000020543ddfbc0;  1 drivers
v0000020543d92480_0 .net *"_ivl_62", 0 0, L_0000020543d91b40;  1 drivers
L_0000020543d96a90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020543d92520_0 .net/2u *"_ivl_64", 5 0, L_0000020543d96a90;  1 drivers
v0000020543d92f20_0 .net *"_ivl_67", 5 0, L_0000020543dde860;  1 drivers
v0000020543d92fc0_0 .net *"_ivl_70", 0 0, L_0000020543d91280;  1 drivers
L_0000020543d96ad8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d93100_0 .net/2u *"_ivl_72", 57 0, L_0000020543d96ad8;  1 drivers
L_0000020543d96b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d93420_0 .net/2u *"_ivl_74", 31 0, L_0000020543d96b20;  1 drivers
v0000020543d94fd0_0 .net *"_ivl_77", 25 0, L_0000020543ddf3a0;  1 drivers
v0000020543d95cf0_0 .net *"_ivl_78", 57 0, L_0000020543dded60;  1 drivers
v0000020543d95d90_0 .net *"_ivl_8", 0 0, L_0000020543d91910;  1 drivers
v0000020543d94e90_0 .net *"_ivl_80", 57 0, L_0000020543ddf120;  1 drivers
L_0000020543d96b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020543d956b0_0 .net/2u *"_ivl_84", 31 0, L_0000020543d96b68;  1 drivers
L_0000020543d96bb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020543d95890_0 .net/2u *"_ivl_88", 5 0, L_0000020543d96bb0;  1 drivers
v0000020543d95070_0 .net *"_ivl_90", 0 0, L_0000020543ddf4e0;  1 drivers
L_0000020543d96bf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020543d95250_0 .net/2u *"_ivl_92", 5 0, L_0000020543d96bf8;  1 drivers
v0000020543d95390_0 .net *"_ivl_94", 0 0, L_0000020543ddf300;  1 drivers
v0000020543d95110_0 .net *"_ivl_97", 0 0, L_0000020543d910c0;  1 drivers
v0000020543d94670_0 .net *"_ivl_98", 47 0, L_0000020543ddef40;  1 drivers
v0000020543d95430_0 .net "adderResult", 31 0, L_0000020543dde9a0;  1 drivers
v0000020543d94170_0 .net "address", 31 0, L_0000020543ddee00;  1 drivers
v0000020543d954d0_0 .net "clk", 0 0, L_0000020543d91210;  alias, 1 drivers
v0000020543d95bb0_0 .var "cycles_consumed", 31 0;
v0000020543d95570_0 .net "extImm", 31 0, L_0000020543de0520;  1 drivers
v0000020543d957f0_0 .net "funct", 5 0, L_0000020543de0160;  1 drivers
v0000020543d952f0_0 .net "hlt", 0 0, v0000020543d28a60_0;  1 drivers
v0000020543d95610_0 .net "imm", 15 0, L_0000020543ddf440;  1 drivers
v0000020543d945d0_0 .net "immediate", 31 0, L_0000020543df6190;  1 drivers
v0000020543d94ad0_0 .net "input_clk", 0 0, v0000020543d94210_0;  1 drivers
v0000020543d95750_0 .net "instruction", 31 0, L_0000020543ddf800;  1 drivers
v0000020543d94030_0 .net "memoryReadData", 31 0, v0000020543d5a860_0;  1 drivers
v0000020543d94b70_0 .net "nextPC", 31 0, L_0000020543ddeae0;  1 drivers
v0000020543d95e30_0 .net "opcode", 5 0, L_0000020543d95c50;  1 drivers
v0000020543d94cb0_0 .net "rd", 4 0, L_0000020543d94350;  1 drivers
v0000020543d94710_0 .net "readData1", 31 0, L_0000020543d91980;  1 drivers
v0000020543d94530_0 .net "readData1_w", 31 0, L_0000020543df5bf0;  1 drivers
v0000020543d947b0_0 .net "readData2", 31 0, L_0000020543d90fe0;  1 drivers
v0000020543d94c10_0 .net "rs", 4 0, L_0000020543d948f0;  1 drivers
v0000020543d94df0_0 .net "rst", 0 0, v0000020543d95ed0_0;  1 drivers
v0000020543d95930_0 .net "rt", 4 0, L_0000020543ddf580;  1 drivers
v0000020543d951b0_0 .net "shamt", 31 0, L_0000020543ddfc60;  1 drivers
v0000020543d94d50_0 .net "wire_instruction", 31 0, L_0000020543d918a0;  1 drivers
v0000020543d94850_0 .net "writeData", 31 0, L_0000020543df5790;  1 drivers
v0000020543d959d0_0 .net "zero", 0 0, L_0000020543df5dd0;  1 drivers
L_0000020543d94a30 .part L_0000020543ddf800, 26, 6;
L_0000020543d95c50 .functor MUXZ 6, L_0000020543d94a30, L_0000020543d96808, L_0000020543d90e90, C4<>;
L_0000020543d940d0 .cmp/eq 6, L_0000020543d95c50, L_0000020543d96898;
L_0000020543d94490 .part L_0000020543ddf800, 11, 5;
L_0000020543d942b0 .functor MUXZ 5, L_0000020543d94490, L_0000020543d968e0, L_0000020543d940d0, C4<>;
L_0000020543d94350 .functor MUXZ 5, L_0000020543d942b0, L_0000020543d96850, L_0000020543d91910, C4<>;
L_0000020543d943f0 .part L_0000020543ddf800, 21, 5;
L_0000020543d948f0 .functor MUXZ 5, L_0000020543d943f0, L_0000020543d96928, L_0000020543d917c0, C4<>;
L_0000020543d94990 .part L_0000020543ddf800, 16, 5;
L_0000020543ddf580 .functor MUXZ 5, L_0000020543d94990, L_0000020543d96970, L_0000020543d90f70, C4<>;
L_0000020543ddec20 .part L_0000020543ddf800, 0, 16;
L_0000020543ddf440 .functor MUXZ 16, L_0000020543ddec20, L_0000020543d969b8, L_0000020543d914b0, C4<>;
L_0000020543ddf760 .part L_0000020543ddf800, 6, 5;
L_0000020543ddecc0 .concat [ 5 32 0 0], L_0000020543ddf760, L_0000020543d96a48;
L_0000020543ddfbc0 .functor MUXZ 37, L_0000020543ddecc0, L_0000020543d96a00, L_0000020543d91a60, C4<>;
L_0000020543ddfc60 .part L_0000020543ddfbc0, 0, 32;
L_0000020543dde860 .part L_0000020543ddf800, 0, 6;
L_0000020543de0160 .functor MUXZ 6, L_0000020543dde860, L_0000020543d96a90, L_0000020543d91b40, C4<>;
L_0000020543ddf3a0 .part L_0000020543ddf800, 0, 26;
L_0000020543dded60 .concat [ 26 32 0 0], L_0000020543ddf3a0, L_0000020543d96b20;
L_0000020543ddf120 .functor MUXZ 58, L_0000020543dded60, L_0000020543d96ad8, L_0000020543d91280, C4<>;
L_0000020543ddee00 .part L_0000020543ddf120, 0, 32;
L_0000020543ddf620 .arith/sum 32, v0000020543d5ac20_0, L_0000020543d96b68;
L_0000020543ddf4e0 .cmp/eq 6, L_0000020543d95c50, L_0000020543d96bb0;
L_0000020543ddf300 .cmp/eq 6, L_0000020543d95c50, L_0000020543d96bf8;
L_0000020543ddef40 .concat [ 32 16 0 0], L_0000020543ddee00, L_0000020543d96c40;
L_0000020543ddea40 .concat [ 6 26 0 0], L_0000020543d95c50, L_0000020543d96c88;
L_0000020543ddf8a0 .cmp/eq 32, L_0000020543ddea40, L_0000020543d96cd0;
L_0000020543de0020 .cmp/eq 6, L_0000020543de0160, L_0000020543d96d18;
L_0000020543ddf6c0 .concat [ 32 16 0 0], L_0000020543d91980, L_0000020543d96d60;
L_0000020543dde900 .concat [ 32 16 0 0], v0000020543d5ac20_0, L_0000020543d96da8;
L_0000020543ddfee0 .part L_0000020543ddf440, 15, 1;
LS_0000020543ddff80_0_0 .concat [ 1 1 1 1], L_0000020543ddfee0, L_0000020543ddfee0, L_0000020543ddfee0, L_0000020543ddfee0;
LS_0000020543ddff80_0_4 .concat [ 1 1 1 1], L_0000020543ddfee0, L_0000020543ddfee0, L_0000020543ddfee0, L_0000020543ddfee0;
LS_0000020543ddff80_0_8 .concat [ 1 1 1 1], L_0000020543ddfee0, L_0000020543ddfee0, L_0000020543ddfee0, L_0000020543ddfee0;
LS_0000020543ddff80_0_12 .concat [ 1 1 1 1], L_0000020543ddfee0, L_0000020543ddfee0, L_0000020543ddfee0, L_0000020543ddfee0;
LS_0000020543ddff80_0_16 .concat [ 1 1 1 1], L_0000020543ddfee0, L_0000020543ddfee0, L_0000020543ddfee0, L_0000020543ddfee0;
LS_0000020543ddff80_0_20 .concat [ 1 1 1 1], L_0000020543ddfee0, L_0000020543ddfee0, L_0000020543ddfee0, L_0000020543ddfee0;
LS_0000020543ddff80_0_24 .concat [ 1 1 1 1], L_0000020543ddfee0, L_0000020543ddfee0, L_0000020543ddfee0, L_0000020543ddfee0;
LS_0000020543ddff80_0_28 .concat [ 1 1 1 1], L_0000020543ddfee0, L_0000020543ddfee0, L_0000020543ddfee0, L_0000020543ddfee0;
LS_0000020543ddff80_1_0 .concat [ 4 4 4 4], LS_0000020543ddff80_0_0, LS_0000020543ddff80_0_4, LS_0000020543ddff80_0_8, LS_0000020543ddff80_0_12;
LS_0000020543ddff80_1_4 .concat [ 4 4 4 4], LS_0000020543ddff80_0_16, LS_0000020543ddff80_0_20, LS_0000020543ddff80_0_24, LS_0000020543ddff80_0_28;
L_0000020543ddff80 .concat [ 16 16 0 0], LS_0000020543ddff80_1_0, LS_0000020543ddff80_1_4;
L_0000020543de03e0 .concat [ 16 32 0 0], L_0000020543ddf440, L_0000020543ddff80;
L_0000020543ddfda0 .arith/sum 48, L_0000020543dde900, L_0000020543de03e0;
L_0000020543ddeea0 .functor MUXZ 48, L_0000020543ddfda0, L_0000020543ddf6c0, L_0000020543d91130, C4<>;
L_0000020543de0340 .functor MUXZ 48, L_0000020543ddeea0, L_0000020543ddef40, L_0000020543d910c0, C4<>;
L_0000020543dde9a0 .part L_0000020543de0340, 0, 32;
L_0000020543ddeae0 .functor MUXZ 32, L_0000020543ddf620, L_0000020543dde9a0, v0000020543d593c0_0, C4<>;
L_0000020543ddf800 .functor MUXZ 32, L_0000020543d918a0, L_0000020543d96e38, L_0000020543d91440, C4<>;
L_0000020543ddfb20 .cmp/eq 6, L_0000020543d95c50, L_0000020543d96f10;
L_0000020543ddfa80 .cmp/eq 6, L_0000020543d95c50, L_0000020543d96f58;
L_0000020543ddeb80 .cmp/eq 6, L_0000020543d95c50, L_0000020543d96fa0;
L_0000020543ddefe0 .concat [ 16 16 0 0], L_0000020543ddf440, L_0000020543d96fe8;
L_0000020543ddfd00 .part L_0000020543ddf440, 15, 1;
LS_0000020543de0480_0_0 .concat [ 1 1 1 1], L_0000020543ddfd00, L_0000020543ddfd00, L_0000020543ddfd00, L_0000020543ddfd00;
LS_0000020543de0480_0_4 .concat [ 1 1 1 1], L_0000020543ddfd00, L_0000020543ddfd00, L_0000020543ddfd00, L_0000020543ddfd00;
LS_0000020543de0480_0_8 .concat [ 1 1 1 1], L_0000020543ddfd00, L_0000020543ddfd00, L_0000020543ddfd00, L_0000020543ddfd00;
LS_0000020543de0480_0_12 .concat [ 1 1 1 1], L_0000020543ddfd00, L_0000020543ddfd00, L_0000020543ddfd00, L_0000020543ddfd00;
L_0000020543de0480 .concat [ 4 4 4 4], LS_0000020543de0480_0_0, LS_0000020543de0480_0_4, LS_0000020543de0480_0_8, LS_0000020543de0480_0_12;
L_0000020543ddf1c0 .concat [ 16 16 0 0], L_0000020543ddf440, L_0000020543de0480;
L_0000020543de0520 .functor MUXZ 32, L_0000020543ddf1c0, L_0000020543ddefe0, L_0000020543d916e0, C4<>;
L_0000020543de05c0 .concat [ 6 26 0 0], L_0000020543d95c50, L_0000020543d97030;
L_0000020543de0660 .cmp/eq 32, L_0000020543de05c0, L_0000020543d97078;
L_0000020543de0700 .cmp/eq 6, L_0000020543de0160, L_0000020543d970c0;
L_0000020543df5fb0 .cmp/eq 6, L_0000020543de0160, L_0000020543d97108;
L_0000020543df5d30 .cmp/eq 6, L_0000020543d95c50, L_0000020543d97150;
L_0000020543df6230 .functor MUXZ 32, L_0000020543de0520, L_0000020543d97198, L_0000020543df5d30, C4<>;
L_0000020543df6190 .functor MUXZ 32, L_0000020543df6230, L_0000020543ddfc60, L_0000020543d912f0, C4<>;
L_0000020543df5b50 .concat [ 6 26 0 0], L_0000020543d95c50, L_0000020543d971e0;
L_0000020543df58d0 .cmp/eq 32, L_0000020543df5b50, L_0000020543d97228;
L_0000020543df6050 .cmp/eq 6, L_0000020543de0160, L_0000020543d97270;
L_0000020543df60f0 .cmp/eq 6, L_0000020543de0160, L_0000020543d972b8;
L_0000020543df55b0 .cmp/eq 6, L_0000020543d95c50, L_0000020543d97300;
L_0000020543df51f0 .functor MUXZ 32, L_0000020543d91980, v0000020543d5ac20_0, L_0000020543df55b0, C4<>;
L_0000020543df5bf0 .functor MUXZ 32, L_0000020543df51f0, L_0000020543d90fe0, L_0000020543d90e20, C4<>;
S_0000020543d20680 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000020543d204f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020543d1a4c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020543d91050 .functor NOT 1, v0000020543d27c00_0, C4<0>, C4<0>, C4<0>;
v0000020543d28f60_0 .net *"_ivl_0", 0 0, L_0000020543d91050;  1 drivers
v0000020543d27b60_0 .net "in1", 31 0, L_0000020543d90fe0;  alias, 1 drivers
v0000020543d29000_0 .net "in2", 31 0, L_0000020543df6190;  alias, 1 drivers
v0000020543d28920_0 .net "out", 31 0, L_0000020543df5150;  alias, 1 drivers
v0000020543d284c0_0 .net "s", 0 0, v0000020543d27c00_0;  alias, 1 drivers
L_0000020543df5150 .functor MUXZ 32, L_0000020543df6190, L_0000020543d90fe0, L_0000020543d91050, C4<>;
S_0000020543cc4450 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000020543d204f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000020543d90090 .param/l "RType" 0 4 2, C4<000000>;
P_0000020543d900c8 .param/l "add" 0 4 5, C4<100000>;
P_0000020543d90100 .param/l "addi" 0 4 8, C4<001000>;
P_0000020543d90138 .param/l "addu" 0 4 5, C4<100001>;
P_0000020543d90170 .param/l "and_" 0 4 5, C4<100100>;
P_0000020543d901a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000020543d901e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020543d90218 .param/l "bne" 0 4 10, C4<000101>;
P_0000020543d90250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020543d90288 .param/l "j" 0 4 12, C4<000010>;
P_0000020543d902c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000020543d902f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000020543d90330 .param/l "lw" 0 4 8, C4<100011>;
P_0000020543d90368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020543d903a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000020543d903d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000020543d90410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020543d90448 .param/l "sll" 0 4 6, C4<000000>;
P_0000020543d90480 .param/l "slt" 0 4 5, C4<101010>;
P_0000020543d904b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020543d904f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000020543d90528 .param/l "sub" 0 4 5, C4<100010>;
P_0000020543d90560 .param/l "subu" 0 4 5, C4<100011>;
P_0000020543d90598 .param/l "sw" 0 4 8, C4<101011>;
P_0000020543d905d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020543d90608 .param/l "xori" 0 4 8, C4<001110>;
v0000020543d28c40_0 .var "ALUOp", 3 0;
v0000020543d27c00_0 .var "ALUSrc", 0 0;
v0000020543d29500_0 .var "MemReadEn", 0 0;
v0000020543d293c0_0 .var "MemWriteEn", 0 0;
v0000020543d29140_0 .var "MemtoReg", 0 0;
v0000020543d27ca0_0 .var "RegDst", 0 0;
v0000020543d295a0_0 .var "RegWriteEn", 0 0;
v0000020543d289c0_0 .net "funct", 5 0, L_0000020543de0160;  alias, 1 drivers
v0000020543d28a60_0 .var "hlt", 0 0;
v0000020543d27700_0 .net "opcode", 5 0, L_0000020543d95c50;  alias, 1 drivers
v0000020543d28b00_0 .net "rst", 0 0, v0000020543d95ed0_0;  alias, 1 drivers
E_0000020543d1a780 .event anyedge, v0000020543d28b00_0, v0000020543d27700_0, v0000020543d289c0_0;
S_0000020543cc46a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000020543d204f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000020543d19e40 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000020543d918a0 .functor BUFZ 32, L_0000020543ddf080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020543d28ce0_0 .net "Data_Out", 31 0, L_0000020543d918a0;  alias, 1 drivers
v0000020543d28e20 .array "InstMem", 0 1023, 31 0;
v0000020543d277a0_0 .net *"_ivl_0", 31 0, L_0000020543ddf080;  1 drivers
v0000020543d28ec0_0 .net *"_ivl_3", 9 0, L_0000020543de00c0;  1 drivers
v0000020543d278e0_0 .net *"_ivl_4", 11 0, L_0000020543ddf260;  1 drivers
L_0000020543d96df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020543d27e80_0 .net *"_ivl_7", 1 0, L_0000020543d96df0;  1 drivers
v0000020543d27f20_0 .net "addr", 31 0, v0000020543d5ac20_0;  alias, 1 drivers
v0000020543d28600_0 .var/i "i", 31 0;
L_0000020543ddf080 .array/port v0000020543d28e20, L_0000020543ddf260;
L_0000020543de00c0 .part v0000020543d5ac20_0, 0, 10;
L_0000020543ddf260 .concat [ 10 2 0 0], L_0000020543de00c0, L_0000020543d96df0;
S_0000020543be69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000020543d204f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000020543d91980 .functor BUFZ 32, L_0000020543de0200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020543d90fe0 .functor BUFZ 32, L_0000020543ddfe40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020543d28060_0 .net *"_ivl_0", 31 0, L_0000020543de0200;  1 drivers
v0000020543d28100_0 .net *"_ivl_10", 6 0, L_0000020543ddf9e0;  1 drivers
L_0000020543d96ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020543d04510_0 .net *"_ivl_13", 1 0, L_0000020543d96ec8;  1 drivers
v0000020543d05230_0 .net *"_ivl_2", 6 0, L_0000020543de02a0;  1 drivers
L_0000020543d96e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020543d590a0_0 .net *"_ivl_5", 1 0, L_0000020543d96e80;  1 drivers
v0000020543d5a040_0 .net *"_ivl_8", 31 0, L_0000020543ddfe40;  1 drivers
v0000020543d59aa0_0 .net "clk", 0 0, L_0000020543d91210;  alias, 1 drivers
v0000020543d5a2c0_0 .var/i "i", 31 0;
v0000020543d5a0e0_0 .net "readData1", 31 0, L_0000020543d91980;  alias, 1 drivers
v0000020543d5a4a0_0 .net "readData2", 31 0, L_0000020543d90fe0;  alias, 1 drivers
v0000020543d59500_0 .net "readRegister1", 4 0, L_0000020543d948f0;  alias, 1 drivers
v0000020543d59a00_0 .net "readRegister2", 4 0, L_0000020543ddf580;  alias, 1 drivers
v0000020543d5a5e0 .array "registers", 31 0, 31 0;
v0000020543d58f60_0 .net "rst", 0 0, v0000020543d95ed0_0;  alias, 1 drivers
v0000020543d59780_0 .net "we", 0 0, v0000020543d295a0_0;  alias, 1 drivers
v0000020543d59000_0 .net "writeData", 31 0, L_0000020543df5790;  alias, 1 drivers
v0000020543d5aae0_0 .net "writeRegister", 4 0, L_0000020543ddf940;  alias, 1 drivers
E_0000020543d16980/0 .event negedge, v0000020543d28b00_0;
E_0000020543d16980/1 .event posedge, v0000020543d59aa0_0;
E_0000020543d16980 .event/or E_0000020543d16980/0, E_0000020543d16980/1;
L_0000020543de0200 .array/port v0000020543d5a5e0, L_0000020543de02a0;
L_0000020543de02a0 .concat [ 5 2 0 0], L_0000020543d948f0, L_0000020543d96e80;
L_0000020543ddfe40 .array/port v0000020543d5a5e0, L_0000020543ddf9e0;
L_0000020543ddf9e0 .concat [ 5 2 0 0], L_0000020543ddf580, L_0000020543d96ec8;
S_0000020543be6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000020543be69c0;
 .timescale 0 0;
v0000020543d27fc0_0 .var/i "i", 31 0;
S_0000020543cc1af0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000020543d204f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000020543d18080 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000020543d90cd0 .functor NOT 1, v0000020543d27ca0_0, C4<0>, C4<0>, C4<0>;
v0000020543d59960_0 .net *"_ivl_0", 0 0, L_0000020543d90cd0;  1 drivers
v0000020543d5acc0_0 .net "in1", 4 0, L_0000020543ddf580;  alias, 1 drivers
v0000020543d598c0_0 .net "in2", 4 0, L_0000020543d94350;  alias, 1 drivers
v0000020543d5a400_0 .net "out", 4 0, L_0000020543ddf940;  alias, 1 drivers
v0000020543d596e0_0 .net "s", 0 0, v0000020543d27ca0_0;  alias, 1 drivers
L_0000020543ddf940 .functor MUXZ 5, L_0000020543d94350, L_0000020543ddf580, L_0000020543d90cd0, C4<>;
S_0000020543cc1c80 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000020543d204f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020543d17bc0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020543d91ad0 .functor NOT 1, v0000020543d29140_0, C4<0>, C4<0>, C4<0>;
v0000020543d5a540_0 .net *"_ivl_0", 0 0, L_0000020543d91ad0;  1 drivers
v0000020543d5a180_0 .net "in1", 31 0, v0000020543d59820_0;  alias, 1 drivers
v0000020543d59b40_0 .net "in2", 31 0, v0000020543d5a860_0;  alias, 1 drivers
v0000020543d5a680_0 .net "out", 31 0, L_0000020543df5790;  alias, 1 drivers
v0000020543d5ae00_0 .net "s", 0 0, v0000020543d29140_0;  alias, 1 drivers
L_0000020543df5790 .functor MUXZ 32, v0000020543d5a860_0, v0000020543d59820_0, L_0000020543d91ad0, C4<>;
S_0000020543cadd70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000020543d204f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000020543cadf00 .param/l "ADD" 0 9 12, C4<0000>;
P_0000020543cadf38 .param/l "AND" 0 9 12, C4<0010>;
P_0000020543cadf70 .param/l "NOR" 0 9 12, C4<0101>;
P_0000020543cadfa8 .param/l "OR" 0 9 12, C4<0011>;
P_0000020543cadfe0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000020543cae018 .param/l "SLL" 0 9 12, C4<1000>;
P_0000020543cae050 .param/l "SLT" 0 9 12, C4<0110>;
P_0000020543cae088 .param/l "SRL" 0 9 12, C4<1001>;
P_0000020543cae0c0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000020543cae0f8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000020543cae130 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000020543cae168 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000020543d97348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020543d5a720_0 .net/2u *"_ivl_0", 31 0, L_0000020543d97348;  1 drivers
v0000020543d5ad60_0 .net "opSel", 3 0, v0000020543d28c40_0;  alias, 1 drivers
v0000020543d59be0_0 .net "operand1", 31 0, L_0000020543df5bf0;  alias, 1 drivers
v0000020543d59d20_0 .net "operand2", 31 0, L_0000020543df5150;  alias, 1 drivers
v0000020543d59820_0 .var "result", 31 0;
v0000020543d59fa0_0 .net "zero", 0 0, L_0000020543df5dd0;  alias, 1 drivers
E_0000020543d180c0 .event anyedge, v0000020543d28c40_0, v0000020543d59be0_0, v0000020543d28920_0;
L_0000020543df5dd0 .cmp/eq 32, v0000020543d59820_0, L_0000020543d97348;
S_0000020543cf4950 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000020543d204f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000020543d90650 .param/l "RType" 0 4 2, C4<000000>;
P_0000020543d90688 .param/l "add" 0 4 5, C4<100000>;
P_0000020543d906c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000020543d906f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000020543d90730 .param/l "and_" 0 4 5, C4<100100>;
P_0000020543d90768 .param/l "andi" 0 4 8, C4<001100>;
P_0000020543d907a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020543d907d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000020543d90810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020543d90848 .param/l "j" 0 4 12, C4<000010>;
P_0000020543d90880 .param/l "jal" 0 4 12, C4<000011>;
P_0000020543d908b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000020543d908f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000020543d90928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020543d90960 .param/l "or_" 0 4 5, C4<100101>;
P_0000020543d90998 .param/l "ori" 0 4 8, C4<001101>;
P_0000020543d909d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020543d90a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000020543d90a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000020543d90a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000020543d90ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000020543d90ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000020543d90b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000020543d90b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000020543d90b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020543d90bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000020543d593c0_0 .var "PCsrc", 0 0;
v0000020543d59e60_0 .net "funct", 5 0, L_0000020543de0160;  alias, 1 drivers
v0000020543d59140_0 .net "opcode", 5 0, L_0000020543d95c50;  alias, 1 drivers
v0000020543d5a9a0_0 .net "operand1", 31 0, L_0000020543d91980;  alias, 1 drivers
v0000020543d5aa40_0 .net "operand2", 31 0, L_0000020543df5150;  alias, 1 drivers
v0000020543d59c80_0 .net "rst", 0 0, v0000020543d95ed0_0;  alias, 1 drivers
E_0000020543d18e40/0 .event anyedge, v0000020543d28b00_0, v0000020543d27700_0, v0000020543d5a0e0_0, v0000020543d28920_0;
E_0000020543d18e40/1 .event anyedge, v0000020543d289c0_0;
E_0000020543d18e40 .event/or E_0000020543d18e40/0, E_0000020543d18e40/1;
S_0000020543cf4ae0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000020543d204f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000020543d59dc0 .array "DataMem", 0 1023, 31 0;
v0000020543d5ab80_0 .net "address", 31 0, v0000020543d59820_0;  alias, 1 drivers
v0000020543d5a360_0 .net "clock", 0 0, L_0000020543d91360;  1 drivers
v0000020543d59f00_0 .net "data", 31 0, L_0000020543d90fe0;  alias, 1 drivers
v0000020543d5a7c0_0 .var/i "i", 31 0;
v0000020543d5a860_0 .var "q", 31 0;
v0000020543d59640_0 .net "rden", 0 0, v0000020543d29500_0;  alias, 1 drivers
v0000020543d5a220_0 .net "wren", 0 0, v0000020543d293c0_0;  alias, 1 drivers
E_0000020543d19040 .event posedge, v0000020543d5a360_0;
S_0000020543d91c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000020543d204f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000020543d17f40 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000020543d5a900_0 .net "PCin", 31 0, L_0000020543ddeae0;  alias, 1 drivers
v0000020543d5ac20_0 .var "PCout", 31 0;
v0000020543d591e0_0 .net "clk", 0 0, L_0000020543d91210;  alias, 1 drivers
v0000020543d59280_0 .net "rst", 0 0, v0000020543d95ed0_0;  alias, 1 drivers
    .scope S_0000020543cf4950;
T_0 ;
    %wait E_0000020543d18e40;
    %load/vec4 v0000020543d59c80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020543d593c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020543d59140_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000020543d5a9a0_0;
    %load/vec4 v0000020543d5aa40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000020543d59140_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000020543d5a9a0_0;
    %load/vec4 v0000020543d5aa40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000020543d59140_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000020543d59140_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000020543d59140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000020543d59e60_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000020543d593c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020543d91c20;
T_1 ;
    %wait E_0000020543d16980;
    %load/vec4 v0000020543d59280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020543d5ac20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020543d5a900_0;
    %assign/vec4 v0000020543d5ac20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020543cc46a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020543d28600_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000020543d28600_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020543d28600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %load/vec4 v0000020543d28600_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020543d28600_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d28e20, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000020543cc4450;
T_3 ;
    %wait E_0000020543d1a780;
    %load/vec4 v0000020543d28b00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000020543d28a60_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020543d27c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020543d295a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020543d293c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020543d29140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020543d29500_0, 0;
    %assign/vec4 v0000020543d27ca0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000020543d28a60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000020543d28c40_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000020543d27c00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020543d295a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020543d293c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020543d29140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020543d29500_0, 0, 1;
    %store/vec4 v0000020543d27ca0_0, 0, 1;
    %load/vec4 v0000020543d27700_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d28a60_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d27ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d295a0_0, 0;
    %load/vec4 v0000020543d289c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d27c00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d27c00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d295a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d27ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d27c00_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d295a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020543d27ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d27c00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d295a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d27c00_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d295a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d27c00_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d295a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d27c00_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d295a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d27c00_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d29500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d295a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d27c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d29140_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d293c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020543d27c00_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020543d28c40_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020543be69c0;
T_4 ;
    %wait E_0000020543d16980;
    %fork t_1, S_0000020543be6b50;
    %jmp t_0;
    .scope S_0000020543be6b50;
t_1 ;
    %load/vec4 v0000020543d58f60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020543d27fc0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020543d27fc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020543d27fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d5a5e0, 0, 4;
    %load/vec4 v0000020543d27fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020543d27fc0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020543d59780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000020543d59000_0;
    %load/vec4 v0000020543d5aae0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d5a5e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d5a5e0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000020543be69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020543be69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020543d5a2c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000020543d5a2c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000020543d5a2c0_0;
    %ix/getv/s 4, v0000020543d5a2c0_0;
    %load/vec4a v0000020543d5a5e0, 4;
    %ix/getv/s 4, v0000020543d5a2c0_0;
    %load/vec4a v0000020543d5a5e0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000020543d5a2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020543d5a2c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000020543cadd70;
T_6 ;
    %wait E_0000020543d180c0;
    %load/vec4 v0000020543d5ad60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020543d59820_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000020543d59be0_0;
    %load/vec4 v0000020543d59d20_0;
    %add;
    %assign/vec4 v0000020543d59820_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000020543d59be0_0;
    %load/vec4 v0000020543d59d20_0;
    %sub;
    %assign/vec4 v0000020543d59820_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000020543d59be0_0;
    %load/vec4 v0000020543d59d20_0;
    %and;
    %assign/vec4 v0000020543d59820_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000020543d59be0_0;
    %load/vec4 v0000020543d59d20_0;
    %or;
    %assign/vec4 v0000020543d59820_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000020543d59be0_0;
    %load/vec4 v0000020543d59d20_0;
    %xor;
    %assign/vec4 v0000020543d59820_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000020543d59be0_0;
    %load/vec4 v0000020543d59d20_0;
    %or;
    %inv;
    %assign/vec4 v0000020543d59820_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000020543d59be0_0;
    %load/vec4 v0000020543d59d20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000020543d59820_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000020543d59d20_0;
    %load/vec4 v0000020543d59be0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000020543d59820_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000020543d59be0_0;
    %ix/getv 4, v0000020543d59d20_0;
    %shiftl 4;
    %assign/vec4 v0000020543d59820_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000020543d59be0_0;
    %ix/getv 4, v0000020543d59d20_0;
    %shiftr 4;
    %assign/vec4 v0000020543d59820_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020543cf4ae0;
T_7 ;
    %wait E_0000020543d19040;
    %load/vec4 v0000020543d59640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000020543d5ab80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020543d59dc0, 4;
    %assign/vec4 v0000020543d5a860_0, 0;
T_7.0 ;
    %load/vec4 v0000020543d5a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000020543d59f00_0;
    %ix/getv 3, v0000020543d5ab80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d59dc0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020543cf4ae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020543d5a7c0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000020543d5a7c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020543d5a7c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d59dc0, 0, 4;
    %load/vec4 v0000020543d5a7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020543d5a7c0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d59dc0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d59dc0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d59dc0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d59dc0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d59dc0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d59dc0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d59dc0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d59dc0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d59dc0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d59dc0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d59dc0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020543d59dc0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000020543cf4ae0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020543d5a7c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000020543d5a7c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000020543d5a7c0_0;
    %load/vec4a v0000020543d59dc0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000020543d5a7c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020543d5a7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020543d5a7c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000020543d204f0;
T_10 ;
    %wait E_0000020543d16980;
    %load/vec4 v0000020543d94df0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020543d95bb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020543d95bb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020543d95bb0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020543d201d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020543d94210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020543d95ed0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000020543d201d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000020543d94210_0;
    %inv;
    %assign/vec4 v0000020543d94210_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020543d201d0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020543d95ed0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020543d95ed0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000020543d95b10_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
