{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 16:48:50 2011 " "Info: Processing started: Sun Nov 27 16:48:50 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute vga_IC.v(27) " "Warning (10335): Unrecognized synthesis attribute \"attribute\" at vga_IC.v(27)" {  } { { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "clock_buffer vga_IC.v(27) " "Warning (10335): Unrecognized synthesis attribute \"clock_buffer\" at vga_IC.v(27)" {  } { { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of vga_IC.v(27) " "Warning (10335): Unrecognized synthesis attribute \"of\" at vga_IC.v(27)" {  } { { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rst_n vga_IC.v(27) " "Warning (10335): Unrecognized synthesis attribute \"rst_n\" at vga_IC.v(27)" {  } { { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is vga_IC.v(27) " "Warning (10335): Unrecognized synthesis attribute \"is\" at vga_IC.v(27)" {  } { { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ibufg vga_IC.v(27) " "Warning (10335): Unrecognized synthesis attribute \"ibufg\" at vga_IC.v(27)" {  } { { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_IC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_IC.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_IC " "Info: Found entity 1: vga_IC" {  } { { "vga_IC.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file char_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Info: Found entity 1: char_rom" {  } { { "char_rom.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/char_rom.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_gen_50m.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sync_gen_50m.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_gen_50m " "Info: Found entity 1: sync_gen_50m" {  } { { "sync_gen_50m.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/sync_gen_50m.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "vga.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Info: Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "vga " "Warning: Processing legacy GDF or BDF entity \"vga\" with Max+Plus II bus and instance naming rules" {  } { { "vga.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_IC vga_IC:inst1 " "Info: Elaborating entity \"vga_IC\" for hierarchy \"vga_IC:inst1\"" {  } { { "vga.bdf" "inst1" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga.bdf" { { 120 232 344 248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_gen_50m vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int " "Info: Elaborating entity \"sync_gen_50m\" for hierarchy \"vga_IC:inst1\|sync_gen_50m:sync_gen_50m_int\"" {  } { { "vga_IC.v" "sync_gen_50m_int" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom vga_IC:inst1\|char_rom:char_rom_inst " "Info: Elaborating entity \"char_rom\" for hierarchy \"vga_IC:inst1\|char_rom:char_rom_inst\"" {  } { { "vga_IC.v" "char_rom_inst" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX08/VGA/vga_IC.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Info: Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "225 " "Info: Implemented 225 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "140 " "Info: Allocated 140 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 16:48:59 2011 " "Info: Processing ended: Sun Nov 27 16:48:59 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
