
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top Top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 760
WARNING: [Synth 8-992] TDATA is already implicitly declared earlier [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/CameraManager.sv:58]
WARNING: [Synth 8-992] TUSER is already implicitly declared earlier [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/CameraManager.sv:59]
WARNING: [Synth 8-992] TVALID is already implicitly declared earlier [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/CameraManager.sv:60]
WARNING: [Synth 8-992] CLK200 is already implicitly declared earlier [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/CameraManager.sv:61]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1189.355 ; gain = 29.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/Top.sv:13]
INFO: [Synth 8-6157] synthesizing module 'USBManager' [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/USBManager.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'USBManager' (1#1) [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/USBManager.sv:16]
INFO: [Synth 8-6157] synthesizing module 'RoboRIOManager' [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/RoboRIOManager.sv:15]
	Parameter ADDR bound to: 7'b0110100 
INFO: [Synth 8-6155] done synthesizing module 'RoboRIOManager' (2#1) [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/RoboRIOManager.sv:15]
INFO: [Synth 8-6157] synthesizing module 'ConfigManager' [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/ConfigManager.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ConfigManager' (3#1) [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/ConfigManager.sv:15]
INFO: [Synth 8-6157] synthesizing module 'LEDManager' [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/LEDManager.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'LEDManager' (4#1) [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/LEDManager.sv:13]
INFO: [Synth 8-6157] synthesizing module 'CameraManager' [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/CameraManager.sv:13]
INFO: [Synth 8-6157] synthesizing module 'CameraConfigManager' [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/CameraConfigManager.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'CameraConfigManager' (5#1) [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/CameraConfigManager.sv:14]
INFO: [Synth 8-6157] synthesizing module 'MIPICSI2Reader' [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/synth/MIPICSI2Reader.v:13]
INFO: [Synth 8-6157] synthesizing module 'MIPICSI2Reader_clk_wiz_0_1' [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.runs/synth_1/.Xil/Vivado-21964-liams-desktop/realtime/MIPICSI2Reader_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MIPICSI2Reader_clk_wiz_0_1' (6#1) [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.runs/synth_1/.Xil/Vivado-21964-liams-desktop/realtime/MIPICSI2Reader_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0' [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.runs/synth_1/.Xil/Vivado-21964-liams-desktop/realtime/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0' (7#1) [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.runs/synth_1/.Xil/Vivado-21964-liams-desktop/realtime/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rxbyteclkhs' of module 'MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0' is unconnected for instance 'mipi_csi2_rx_subsyst_1' [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/synth/MIPICSI2Reader.v:87]
WARNING: [Synth 8-7071] port 'system_rst_out' of module 'MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0' is unconnected for instance 'mipi_csi2_rx_subsyst_1' [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/synth/MIPICSI2Reader.v:87]
WARNING: [Synth 8-7071] port 'ctrl_dis_in_prgs' of module 'MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0' is unconnected for instance 'mipi_csi2_rx_subsyst_1' [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/synth/MIPICSI2Reader.v:87]
WARNING: [Synth 8-7071] port 'errsotsynchs_intr' of module 'MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0' is unconnected for instance 'mipi_csi2_rx_subsyst_1' [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/synth/MIPICSI2Reader.v:87]
WARNING: [Synth 8-7071] port 'errsoths_intr' of module 'MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0' is unconnected for instance 'mipi_csi2_rx_subsyst_1' [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/synth/MIPICSI2Reader.v:87]
WARNING: [Synth 8-7071] port 'cl_stopstate_intr' of module 'MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0' is unconnected for instance 'mipi_csi2_rx_subsyst_1' [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/synth/MIPICSI2Reader.v:87]
WARNING: [Synth 8-7071] port 'dl0_stopstate_intr' of module 'MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0' is unconnected for instance 'mipi_csi2_rx_subsyst_1' [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/synth/MIPICSI2Reader.v:87]
WARNING: [Synth 8-7071] port 'dl1_stopstate_intr' of module 'MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0' is unconnected for instance 'mipi_csi2_rx_subsyst_1' [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/synth/MIPICSI2Reader.v:87]
WARNING: [Synth 8-7071] port 'crc_status_intr' of module 'MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0' is unconnected for instance 'mipi_csi2_rx_subsyst_1' [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/synth/MIPICSI2Reader.v:87]
WARNING: [Synth 8-7071] port 'ecc_status_intr' of module 'MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0' is unconnected for instance 'mipi_csi2_rx_subsyst_1' [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/synth/MIPICSI2Reader.v:87]
WARNING: [Synth 8-7071] port 'linebuffer_full' of module 'MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0' is unconnected for instance 'mipi_csi2_rx_subsyst_1' [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/synth/MIPICSI2Reader.v:87]
WARNING: [Synth 8-7071] port 'frame_rcvd_pulse_out' of module 'MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0' is unconnected for instance 'mipi_csi2_rx_subsyst_1' [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/synth/MIPICSI2Reader.v:87]
WARNING: [Synth 8-7023] instance 'mipi_csi2_rx_subsyst_1' of module 'MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0' has 30 connections declared, but only 18 given [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/synth/MIPICSI2Reader.v:87]
INFO: [Synth 8-6155] done synthesizing module 'MIPICSI2Reader' (8#1) [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/synth/MIPICSI2Reader.v:13]
WARNING: [Synth 8-689] width (1) of port connection 'TDATA' does not match port width (8) of module 'MIPICSI2Reader' [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/CameraManager.sv:50]
WARNING: [Synth 8-689] width (1) of port connection 'TUSER' does not match port width (64) of module 'MIPICSI2Reader' [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/CameraManager.sv:53]
WARNING: [Synth 8-7071] port 'TDEST' of module 'MIPICSI2Reader' is unconnected for instance 'MIPICSI2Reader' [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/CameraManager.sv:38]
WARNING: [Synth 8-7071] port 'TLAST' of module 'MIPICSI2Reader' is unconnected for instance 'MIPICSI2Reader' [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/CameraManager.sv:38]
WARNING: [Synth 8-7023] instance 'MIPICSI2Reader' of module 'MIPICSI2Reader' has 17 connections declared, but only 15 given [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/CameraManager.sv:38]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/CameraManager.sv:63]
INFO: [Synth 8-6157] synthesizing module 'BlobProcessor' [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/BlobProcessor.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'BlobProcessor' (9#1) [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/BlobProcessor.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'CameraManager' (10#1) [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/CameraManager.sv:13]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/Top.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'Top' (11#1) [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/sources_1/new/Top.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1247.332 ; gain = 87.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.332 ; gain = 87.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.332 ; gain = 87.594
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1247.332 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0_in_context.xdc] for cell 'CameraManager/MIPICSI2Reader/mipi_csi2_rx_subsyst_1'
Finished Parsing XDC File [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0_in_context.xdc] for cell 'CameraManager/MIPICSI2Reader/mipi_csi2_rx_subsyst_1'
Parsing XDC File [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_clk_wiz_0_1_1/MIPICSI2Reader_clk_wiz_0_1/MIPICSI2Reader_clk_wiz_0_1_in_context.xdc] for cell 'CameraManager/MIPICSI2Reader/clk_wiz_0'
Finished Parsing XDC File [c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_clk_wiz_0_1_1/MIPICSI2Reader_clk_wiz_0_1/MIPICSI2Reader_clk_wiz_0_1_in_context.xdc] for cell 'CameraManager/MIPICSI2Reader/clk_wiz_0'
Parsing XDC File [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/constrs_1/new/Main.xdc]
WARNING: [Vivado 12-584] No ports matched 'USB_BD[7]'. [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/constrs_1/new/Main.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'USB_BD[6]'. [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/constrs_1/new/Main.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'USB_BD[5]'. [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/constrs_1/new/Main.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'USB_BD[4]'. [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/constrs_1/new/Main.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'USB_BC[6]'. [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/constrs_1/new/Main.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'USB_BC[5]'. [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/constrs_1/new/Main.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'USB_BC[4]'. [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/constrs_1/new/Main.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'USB_BC[3]'. [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/constrs_1/new/Main.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'USB_BC[2]'. [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/constrs_1/new/Main.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'USB_BC[1]'. [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/constrs_1/new/Main.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'USB_BC[0]'. [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/constrs_1/new/Main.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'USB_BC'. [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/constrs_1/new/Main.xdc:31]
Finished Parsing XDC File [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/constrs_1/new/Main.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/constrs_1/new/Main.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.srcs/constrs_1/new/Main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1332.668 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '6.666' specified during out-of-context synthesis of instance 'CameraManager/MIPICSI2Reader/mipi_csi2_rx_subsyst_1' at clock pin 'video_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.629 ; gain = 176.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.629 ; gain = 176.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CAM_MC_HSN. (constraint file  c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CAM_MC_HSN. (constraint file  c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for CAM_MC_HSP. (constraint file  c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CAM_MC_HSP. (constraint file  c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for CAM_MD_HSN[0]. (constraint file  c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CAM_MD_HSN[0]. (constraint file  c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for CAM_MD_HSN[1]. (constraint file  c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CAM_MD_HSN[1]. (constraint file  c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for CAM_MD_HSP[0]. (constraint file  c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CAM_MD_HSP[0]. (constraint file  c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for CAM_MD_HSP[1]. (constraint file  c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CAM_MD_HSP[1]. (constraint file  c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0/MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_clk_wiz_0_1_1/MIPICSI2Reader_clk_wiz_0_1/MIPICSI2Reader_clk_wiz_0_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for USB_BD[1]. (constraint file  c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_clk_wiz_0_1_1/MIPICSI2Reader_clk_wiz_0_1/MIPICSI2Reader_clk_wiz_0_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_clk_wiz_0_1_1/MIPICSI2Reader_clk_wiz_0_1/MIPICSI2Reader_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for USB_BD[1]. (constraint file  c:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.gen/sources_1/bd/MIPICSI2Reader/ip/MIPICSI2Reader_clk_wiz_0_1_1/MIPICSI2Reader_clk_wiz_0_1/MIPICSI2Reader_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for CameraManager/MIPICSI2Reader. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CameraManager/MIPICSI2Reader/mipi_csi2_rx_subsyst_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CameraManager/MIPICSI2Reader/clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.629 ; gain = 176.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.629 ; gain = 176.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1336.629 ; gain = 176.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1336.629 ; gain = 176.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1353.250 ; gain = 193.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1354.070 ; gain = 194.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance \CameraManager/BlobProcessor  of module BlobProcessor having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1360.828 ; gain = 201.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1360.828 ; gain = 201.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1360.828 ; gain = 201.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1360.828 ; gain = 201.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1360.828 ; gain = 201.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1360.828 ; gain = 201.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------+----------+
|      |BlackBox name                           |Instances |
+------+----------------------------------------+----------+
|1     |MIPICSI2Reader_clk_wiz_0_1              |         1|
|2     |MIPICSI2Reader_mipi_csi2_rx_subsyst_1_0 |         1|
+------+----------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |MIPICSI2Reader_clk_wiz_0              |     1|
|2     |MIPICSI2Reader_mipi_csi2_rx_subsyst_1 |     1|
|3     |CARRY4                                |     7|
|4     |LUT1                                  |     5|
|5     |LUT2                                  |     2|
|6     |LUT3                                  |     4|
|7     |LUT4                                  |     2|
|8     |LUT5                                  |     6|
|9     |LUT6                                  |     5|
|10    |FDRE                                  |    35|
|11    |IBUF                                  |     7|
|12    |OBUF                                  |    15|
|13    |OBUFT                                 |    12|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1360.828 ; gain = 201.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1360.828 ; gain = 111.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1360.828 ; gain = 201.090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1360.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1371.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1371.855 ; gain = 212.117
INFO: [Common 17-1381] The checkpoint 'C:/Users/liamsnow/Documents/GitHub/Virtex-Embedded-Code/Virtex-Embedded-Code.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 30 01:06:12 2021...
