<stg><name>dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop</name>


<trans_list>

<trans id="221" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten39"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %indvar_flatten39

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader3.preheader:0 %i = load i4 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader3.preheader:1 %indvar_flatten39_load = load i7 %indvar_flatten39

]]></Node>
<StgValue><ssdm name="indvar_flatten39_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="4">
<![CDATA[
.preheader3.preheader:2 %trunc_ln17 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader3.preheader:3 %tmp_21_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln17, i3 0

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3.preheader:5 %icmp_ln43 = icmp_eq  i7 %indvar_flatten39_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3.preheader:6 %add_ln43_1 = add i7 %indvar_flatten39_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.preheader:7 %br_ln43 = br i1 %icmp_ln43, void %dct_1d.exit34.i, void %.preheader.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
dct_1d.exit34.i:0 %k_load = load i4 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
dct_1d.exit34.i:1 %add_ln43 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
dct_1d.exit34.i:4 %icmp_ln13 = icmp_eq  i4 %k_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
dct_1d.exit34.i:5 %select_ln43 = select i1 %icmp_ln13, i4 0, i4 %k_load

]]></Node>
<StgValue><ssdm name="select_ln43"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:6 %trunc_ln17_2 = trunc i4 %add_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln17_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_1d.exit34.i:7 %tmp_29_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln17_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
dct_1d.exit34.i:8 %select_ln43_1 = select i1 %icmp_ln13, i4 %add_ln43, i4 %i

]]></Node>
<StgValue><ssdm name="select_ln43_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:9 %trunc_ln19 = trunc i4 %select_ln43_1

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_1d.exit34.i:10 %tmp_37_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln19, i3 0

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
dct_1d.exit34.i:11 %select_ln43_2 = select i1 %icmp_ln13, i6 %tmp_29_cast, i6 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="select_ln43_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:12 %zext_ln43 = zext i6 %select_ln43_2

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:13 %col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="col_inbuf_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:14 %col_inbuf_load = load i6 %col_inbuf_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:16 %trunc_ln43 = trunc i4 %add_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_1d.exit34.i:17 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:18 %trunc_ln43_1 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln43_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_1d.exit34.i:19 %tmp_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
dct_1d.exit34.i:20 %select_ln43_10 = select i1 %icmp_ln13, i6 %tmp, i6 %tmp_14

]]></Node>
<StgValue><ssdm name="select_ln43_10"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
dct_1d.exit34.i:21 %or_ln43 = or i6 %select_ln43_10, i6 1

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:22 %zext_ln17 = zext i6 %or_ln43

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:23 %col_inbuf_addr_1 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="col_inbuf_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:24 %col_inbuf_load_1 = load i6 %col_inbuf_addr_1

]]></Node>
<StgValue><ssdm name="col_inbuf_load_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:26 %trunc_ln43_2 = trunc i4 %add_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln43_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_1d.exit34.i:27 %tmp_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:28 %trunc_ln43_3 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln43_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_1d.exit34.i:29 %tmp_16 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
dct_1d.exit34.i:30 %select_ln43_11 = select i1 %icmp_ln13, i6 %tmp_15, i6 %tmp_16

]]></Node>
<StgValue><ssdm name="select_ln43_11"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
dct_1d.exit34.i:31 %or_ln43_1 = or i6 %select_ln43_11, i6 2

]]></Node>
<StgValue><ssdm name="or_ln43_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:32 %zext_ln17_7 = zext i6 %or_ln43_1

]]></Node>
<StgValue><ssdm name="zext_ln17_7"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:33 %col_inbuf_addr_2 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln17_7

]]></Node>
<StgValue><ssdm name="col_inbuf_addr_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:34 %col_inbuf_load_2 = load i6 %col_inbuf_addr_2

]]></Node>
<StgValue><ssdm name="col_inbuf_load_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:36 %trunc_ln43_4 = trunc i4 %add_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln43_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_1d.exit34.i:37 %tmp_17 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_4, i3 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:38 %trunc_ln43_5 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln43_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_1d.exit34.i:39 %tmp_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_5, i3 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
dct_1d.exit34.i:40 %select_ln43_12 = select i1 %icmp_ln13, i6 %tmp_17, i6 %tmp_18

]]></Node>
<StgValue><ssdm name="select_ln43_12"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
dct_1d.exit34.i:41 %or_ln43_2 = or i6 %select_ln43_12, i6 3

]]></Node>
<StgValue><ssdm name="or_ln43_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:42 %zext_ln17_8 = zext i6 %or_ln43_2

]]></Node>
<StgValue><ssdm name="zext_ln17_8"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:43 %col_inbuf_addr_3 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln17_8

]]></Node>
<StgValue><ssdm name="col_inbuf_addr_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:44 %col_inbuf_load_3 = load i6 %col_inbuf_addr_3

]]></Node>
<StgValue><ssdm name="col_inbuf_load_3"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:46 %trunc_ln43_6 = trunc i4 %add_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln43_6"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_1d.exit34.i:47 %tmp_19 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_6, i3 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:48 %trunc_ln43_7 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln43_7"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_1d.exit34.i:49 %tmp_20 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_7, i3 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
dct_1d.exit34.i:50 %select_ln43_13 = select i1 %icmp_ln13, i6 %tmp_19, i6 %tmp_20

]]></Node>
<StgValue><ssdm name="select_ln43_13"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
dct_1d.exit34.i:51 %or_ln43_3 = or i6 %select_ln43_13, i6 4

]]></Node>
<StgValue><ssdm name="or_ln43_3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:52 %zext_ln17_9 = zext i6 %or_ln43_3

]]></Node>
<StgValue><ssdm name="zext_ln17_9"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:53 %col_inbuf_addr_4 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln17_9

]]></Node>
<StgValue><ssdm name="col_inbuf_addr_4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:54 %col_inbuf_load_4 = load i6 %col_inbuf_addr_4

]]></Node>
<StgValue><ssdm name="col_inbuf_load_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:56 %trunc_ln43_8 = trunc i4 %add_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln43_8"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_1d.exit34.i:57 %tmp_21 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_8, i3 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:58 %trunc_ln43_9 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln43_9"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_1d.exit34.i:59 %tmp_22 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_9, i3 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
dct_1d.exit34.i:60 %select_ln43_14 = select i1 %icmp_ln13, i6 %tmp_21, i6 %tmp_22

]]></Node>
<StgValue><ssdm name="select_ln43_14"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
dct_1d.exit34.i:61 %or_ln43_4 = or i6 %select_ln43_14, i6 5

]]></Node>
<StgValue><ssdm name="or_ln43_4"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:62 %zext_ln17_10 = zext i6 %or_ln43_4

]]></Node>
<StgValue><ssdm name="zext_ln17_10"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:63 %col_inbuf_addr_5 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln17_10

]]></Node>
<StgValue><ssdm name="col_inbuf_addr_5"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:64 %col_inbuf_load_5 = load i6 %col_inbuf_addr_5

]]></Node>
<StgValue><ssdm name="col_inbuf_load_5"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:66 %trunc_ln43_10 = trunc i4 %add_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln43_10"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_1d.exit34.i:67 %tmp_23 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_10, i3 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:68 %trunc_ln43_11 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln43_11"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_1d.exit34.i:69 %tmp_24 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_11, i3 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
dct_1d.exit34.i:70 %select_ln43_15 = select i1 %icmp_ln13, i6 %tmp_23, i6 %tmp_24

]]></Node>
<StgValue><ssdm name="select_ln43_15"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
dct_1d.exit34.i:71 %or_ln43_5 = or i6 %select_ln43_15, i6 6

]]></Node>
<StgValue><ssdm name="or_ln43_5"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:72 %zext_ln17_11 = zext i6 %or_ln43_5

]]></Node>
<StgValue><ssdm name="zext_ln17_11"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:73 %col_inbuf_addr_6 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln17_11

]]></Node>
<StgValue><ssdm name="col_inbuf_addr_6"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:74 %col_inbuf_load_6 = load i6 %col_inbuf_addr_6

]]></Node>
<StgValue><ssdm name="col_inbuf_load_6"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:76 %trunc_ln43_12 = trunc i4 %add_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln43_12"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_1d.exit34.i:77 %tmp_25 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_12, i3 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:78 %trunc_ln43_13 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln43_13"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
dct_1d.exit34.i:79 %tmp_26 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln43_13, i3 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
dct_1d.exit34.i:80 %select_ln43_16 = select i1 %icmp_ln13, i6 %tmp_25, i6 %tmp_26

]]></Node>
<StgValue><ssdm name="select_ln43_16"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
dct_1d.exit34.i:81 %or_ln43_6 = or i6 %select_ln43_16, i6 7

]]></Node>
<StgValue><ssdm name="or_ln43_6"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:82 %zext_ln17_12 = zext i6 %or_ln43_6

]]></Node>
<StgValue><ssdm name="zext_ln17_12"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:83 %col_inbuf_addr_7 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln17_12

]]></Node>
<StgValue><ssdm name="col_inbuf_addr_7"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:84 %col_inbuf_load_7 = load i6 %col_inbuf_addr_7

]]></Node>
<StgValue><ssdm name="col_inbuf_load_7"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:87 %k_1_cast = zext i4 %select_ln43

]]></Node>
<StgValue><ssdm name="k_1_cast"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="4">
<![CDATA[
dct_1d.exit34.i:88 %zext_ln19 = zext i4 %select_ln43

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
dct_1d.exit34.i:89 %add_ln19 = add i6 %tmp_37_cast, i6 %zext_ln19

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:93 %dct_coeff_table_0_addr = getelementptr i14 %dct_coeff_table_0, i64 0, i64 %k_1_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="3">
<![CDATA[
dct_1d.exit34.i:94 %dct_coeff_table_0_load = load i3 %dct_coeff_table_0_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:97 %dct_coeff_table_1_addr = getelementptr i15 %dct_coeff_table_1, i64 0, i64 %k_1_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_addr"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.exit34.i:98 %dct_coeff_table_1_load = load i3 %dct_coeff_table_1_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:101 %dct_coeff_table_2_addr = getelementptr i15 %dct_coeff_table_2, i64 0, i64 %k_1_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_addr"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.exit34.i:102 %dct_coeff_table_2_load = load i3 %dct_coeff_table_2_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:105 %dct_coeff_table_3_addr = getelementptr i15 %dct_coeff_table_3, i64 0, i64 %k_1_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.exit34.i:106 %dct_coeff_table_3_load = load i3 %dct_coeff_table_3_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:109 %dct_coeff_table_4_addr = getelementptr i15 %dct_coeff_table_4, i64 0, i64 %k_1_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_addr"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.exit34.i:110 %dct_coeff_table_4_load = load i3 %dct_coeff_table_4_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_load"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:113 %dct_coeff_table_5_addr = getelementptr i15 %dct_coeff_table_5, i64 0, i64 %k_1_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_addr"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.exit34.i:114 %dct_coeff_table_5_load = load i3 %dct_coeff_table_5_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_load"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:117 %dct_coeff_table_6_addr = getelementptr i15 %dct_coeff_table_6, i64 0, i64 %k_1_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_addr"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.exit34.i:118 %dct_coeff_table_6_load = load i3 %dct_coeff_table_6_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_load"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:121 %dct_coeff_table_7_addr = getelementptr i15 %dct_coeff_table_7, i64 0, i64 %k_1_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_addr"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.exit34.i:122 %dct_coeff_table_7_load = load i3 %dct_coeff_table_7_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_load"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
dct_1d.exit34.i:135 %add_ln13 = add i4 %select_ln43, i4 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
dct_1d.exit34.i:136 %store_ln43 = store i7 %add_ln43_1, i7 %indvar_flatten39

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
dct_1d.exit34.i:137 %store_ln43 = store i4 %select_ln43_1, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
dct_1d.exit34.i:138 %store_ln13 = store i4 %add_ln13, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="123" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:14 %col_inbuf_load = load i6 %col_inbuf_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:24 %col_inbuf_load_1 = load i6 %col_inbuf_addr_1

]]></Node>
<StgValue><ssdm name="col_inbuf_load_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="29" op_0_bw="16">
<![CDATA[
dct_1d.exit34.i:25 %sext_ln43_1 = sext i16 %col_inbuf_load_1

]]></Node>
<StgValue><ssdm name="sext_ln43_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:34 %col_inbuf_load_2 = load i6 %col_inbuf_addr_2

]]></Node>
<StgValue><ssdm name="col_inbuf_load_2"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="16">
<![CDATA[
dct_1d.exit34.i:35 %sext_ln43_2 = sext i16 %col_inbuf_load_2

]]></Node>
<StgValue><ssdm name="sext_ln43_2"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:44 %col_inbuf_load_3 = load i6 %col_inbuf_addr_3

]]></Node>
<StgValue><ssdm name="col_inbuf_load_3"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:54 %col_inbuf_load_4 = load i6 %col_inbuf_addr_4

]]></Node>
<StgValue><ssdm name="col_inbuf_load_4"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="29" op_0_bw="16">
<![CDATA[
dct_1d.exit34.i:55 %sext_ln43_4 = sext i16 %col_inbuf_load_4

]]></Node>
<StgValue><ssdm name="sext_ln43_4"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:64 %col_inbuf_load_5 = load i6 %col_inbuf_addr_5

]]></Node>
<StgValue><ssdm name="col_inbuf_load_5"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:74 %col_inbuf_load_6 = load i6 %col_inbuf_addr_6

]]></Node>
<StgValue><ssdm name="col_inbuf_load_6"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:84 %col_inbuf_load_7 = load i6 %col_inbuf_addr_7

]]></Node>
<StgValue><ssdm name="col_inbuf_load_7"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="29" op_0_bw="16">
<![CDATA[
dct_1d.exit34.i:85 %sext_ln43_7 = sext i16 %col_inbuf_load_7

]]></Node>
<StgValue><ssdm name="sext_ln43_7"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="3">
<![CDATA[
dct_1d.exit34.i:94 %dct_coeff_table_0_load = load i3 %dct_coeff_table_0_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.exit34.i:98 %dct_coeff_table_1_load = load i3 %dct_coeff_table_1_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="29" op_0_bw="15">
<![CDATA[
dct_1d.exit34.i:99 %sext_ln16 = sext i15 %dct_coeff_table_1_load

]]></Node>
<StgValue><ssdm name="sext_ln16"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:100 %mul_ln16_7 = mul i29 %sext_ln43_1, i29 %sext_ln16

]]></Node>
<StgValue><ssdm name="mul_ln16_7"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.exit34.i:102 %dct_coeff_table_2_load = load i3 %dct_coeff_table_2_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="29" op_0_bw="15">
<![CDATA[
dct_1d.exit34.i:103 %sext_ln16_6 = sext i15 %dct_coeff_table_2_load

]]></Node>
<StgValue><ssdm name="sext_ln16_6"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:104 %mul_ln16_8 = mul i29 %sext_ln43_2, i29 %sext_ln16_6

]]></Node>
<StgValue><ssdm name="mul_ln16_8"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.exit34.i:106 %dct_coeff_table_3_load = load i3 %dct_coeff_table_3_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.exit34.i:110 %dct_coeff_table_4_load = load i3 %dct_coeff_table_4_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="29" op_0_bw="15">
<![CDATA[
dct_1d.exit34.i:111 %sext_ln16_8 = sext i15 %dct_coeff_table_4_load

]]></Node>
<StgValue><ssdm name="sext_ln16_8"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:112 %mul_ln16_10 = mul i29 %sext_ln43_4, i29 %sext_ln16_8

]]></Node>
<StgValue><ssdm name="mul_ln16_10"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.exit34.i:114 %dct_coeff_table_5_load = load i3 %dct_coeff_table_5_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.exit34.i:118 %dct_coeff_table_6_load = load i3 %dct_coeff_table_6_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="15" op_0_bw="3">
<![CDATA[
dct_1d.exit34.i:122 %dct_coeff_table_7_load = load i3 %dct_coeff_table_7_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="29" op_0_bw="15">
<![CDATA[
dct_1d.exit34.i:123 %sext_ln19 = sext i15 %dct_coeff_table_7_load

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:124 %mul_ln19 = mul i29 %sext_ln43_7, i29 %sext_ln19

]]></Node>
<StgValue><ssdm name="mul_ln19"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="29" op_0_bw="16">
<![CDATA[
dct_1d.exit34.i:15 %sext_ln43 = sext i16 %col_inbuf_load

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="29" op_0_bw="16">
<![CDATA[
dct_1d.exit34.i:45 %sext_ln43_3 = sext i16 %col_inbuf_load_3

]]></Node>
<StgValue><ssdm name="sext_ln43_3"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="16">
<![CDATA[
dct_1d.exit34.i:65 %sext_ln43_5 = sext i16 %col_inbuf_load_5

]]></Node>
<StgValue><ssdm name="sext_ln43_5"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="29" op_0_bw="16">
<![CDATA[
dct_1d.exit34.i:75 %sext_ln43_6 = sext i16 %col_inbuf_load_6

]]></Node>
<StgValue><ssdm name="sext_ln43_6"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="29" op_0_bw="14">
<![CDATA[
dct_1d.exit34.i:95 %zext_ln16 = zext i14 %dct_coeff_table_0_load

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:96 %mul_ln16 = mul i29 %sext_ln43, i29 %zext_ln16

]]></Node>
<StgValue><ssdm name="mul_ln16"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:100 %mul_ln16_7 = mul i29 %sext_ln43_1, i29 %sext_ln16

]]></Node>
<StgValue><ssdm name="mul_ln16_7"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:104 %mul_ln16_8 = mul i29 %sext_ln43_2, i29 %sext_ln16_6

]]></Node>
<StgValue><ssdm name="mul_ln16_8"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="29" op_0_bw="15">
<![CDATA[
dct_1d.exit34.i:107 %sext_ln16_7 = sext i15 %dct_coeff_table_3_load

]]></Node>
<StgValue><ssdm name="sext_ln16_7"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:108 %mul_ln16_9 = mul i29 %sext_ln43_3, i29 %sext_ln16_7

]]></Node>
<StgValue><ssdm name="mul_ln16_9"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:112 %mul_ln16_10 = mul i29 %sext_ln43_4, i29 %sext_ln16_8

]]></Node>
<StgValue><ssdm name="mul_ln16_10"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="29" op_0_bw="15">
<![CDATA[
dct_1d.exit34.i:115 %sext_ln16_9 = sext i15 %dct_coeff_table_5_load

]]></Node>
<StgValue><ssdm name="sext_ln16_9"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:116 %mul_ln16_11 = mul i29 %sext_ln43_5, i29 %sext_ln16_9

]]></Node>
<StgValue><ssdm name="mul_ln16_11"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="29" op_0_bw="15">
<![CDATA[
dct_1d.exit34.i:119 %sext_ln16_10 = sext i15 %dct_coeff_table_6_load

]]></Node>
<StgValue><ssdm name="sext_ln16_10"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:120 %mul_ln16_12 = mul i29 %sext_ln43_6, i29 %sext_ln16_10

]]></Node>
<StgValue><ssdm name="mul_ln16_12"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:124 %mul_ln19 = mul i29 %sext_ln43_7, i29 %sext_ln19

]]></Node>
<StgValue><ssdm name="mul_ln19"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="167" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:96 %mul_ln16 = mul i29 %sext_ln43, i29 %zext_ln16

]]></Node>
<StgValue><ssdm name="mul_ln16"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:100 %mul_ln16_7 = mul i29 %sext_ln43_1, i29 %sext_ln16

]]></Node>
<StgValue><ssdm name="mul_ln16_7"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:104 %mul_ln16_8 = mul i29 %sext_ln43_2, i29 %sext_ln16_6

]]></Node>
<StgValue><ssdm name="mul_ln16_8"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:108 %mul_ln16_9 = mul i29 %sext_ln43_3, i29 %sext_ln16_7

]]></Node>
<StgValue><ssdm name="mul_ln16_9"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:112 %mul_ln16_10 = mul i29 %sext_ln43_4, i29 %sext_ln16_8

]]></Node>
<StgValue><ssdm name="mul_ln16_10"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:116 %mul_ln16_11 = mul i29 %sext_ln43_5, i29 %sext_ln16_9

]]></Node>
<StgValue><ssdm name="mul_ln16_11"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:120 %mul_ln16_12 = mul i29 %sext_ln43_6, i29 %sext_ln16_10

]]></Node>
<StgValue><ssdm name="mul_ln16_12"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:124 %mul_ln19 = mul i29 %sext_ln43_7, i29 %sext_ln19

]]></Node>
<StgValue><ssdm name="mul_ln19"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:129 %add_ln19_13 = add i29 %mul_ln19, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln19_13"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="176" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:96 %mul_ln16 = mul i29 %sext_ln43, i29 %zext_ln16

]]></Node>
<StgValue><ssdm name="mul_ln16"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:100 %mul_ln16_7 = mul i29 %sext_ln43_1, i29 %sext_ln16

]]></Node>
<StgValue><ssdm name="mul_ln16_7"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:104 %mul_ln16_8 = mul i29 %sext_ln43_2, i29 %sext_ln16_6

]]></Node>
<StgValue><ssdm name="mul_ln16_8"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:108 %mul_ln16_9 = mul i29 %sext_ln43_3, i29 %sext_ln16_7

]]></Node>
<StgValue><ssdm name="mul_ln16_9"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:112 %mul_ln16_10 = mul i29 %sext_ln43_4, i29 %sext_ln16_8

]]></Node>
<StgValue><ssdm name="mul_ln16_10"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:116 %mul_ln16_11 = mul i29 %sext_ln43_5, i29 %sext_ln16_9

]]></Node>
<StgValue><ssdm name="mul_ln16_11"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:120 %mul_ln16_12 = mul i29 %sext_ln43_6, i29 %sext_ln16_10

]]></Node>
<StgValue><ssdm name="mul_ln16_12"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:125 %add_ln19_9 = add i29 %mul_ln16_7, i29 %mul_ln16

]]></Node>
<StgValue><ssdm name="add_ln19_9"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:126 %add_ln19_10 = add i29 %mul_ln16_8, i29 %mul_ln16_9

]]></Node>
<StgValue><ssdm name="add_ln19_10"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:128 %add_ln19_12 = add i29 %mul_ln16_10, i29 %mul_ln16_11

]]></Node>
<StgValue><ssdm name="add_ln19_12"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:129 %add_ln19_13 = add i29 %mul_ln19, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln19_13"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:130 %add_ln19_14 = add i29 %add_ln19_13, i29 %mul_ln16_12

]]></Node>
<StgValue><ssdm name="add_ln19_14"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0">
<![CDATA[
.preheader.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
dct_1d.exit34.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Col_DCT_Loop_DCT_Outer_Loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
dct_1d.exit34.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
dct_1d.exit34.i:86 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="6">
<![CDATA[
dct_1d.exit34.i:90 %zext_ln19_2 = zext i6 %add_ln19

]]></Node>
<StgValue><ssdm name="zext_ln19_2"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
dct_1d.exit34.i:91 %col_outbuf_addr = getelementptr i16 %col_outbuf, i64 0, i64 %zext_ln19_2

]]></Node>
<StgValue><ssdm name="col_outbuf_addr"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
dct_1d.exit34.i:92 %specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:125 %add_ln19_9 = add i29 %mul_ln16_7, i29 %mul_ln16

]]></Node>
<StgValue><ssdm name="add_ln19_9"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:126 %add_ln19_10 = add i29 %mul_ln16_8, i29 %mul_ln16_9

]]></Node>
<StgValue><ssdm name="add_ln19_10"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:127 %add_ln19_11 = add i29 %add_ln19_10, i29 %add_ln19_9

]]></Node>
<StgValue><ssdm name="add_ln19_11"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:128 %add_ln19_12 = add i29 %mul_ln16_10, i29 %mul_ln16_11

]]></Node>
<StgValue><ssdm name="add_ln19_12"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:130 %add_ln19_14 = add i29 %add_ln19_13, i29 %mul_ln16_12

]]></Node>
<StgValue><ssdm name="add_ln19_14"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:131 %add_ln19_15 = add i29 %add_ln19_14, i29 %add_ln19_12

]]></Node>
<StgValue><ssdm name="add_ln19_15"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
dct_1d.exit34.i:132 %add_ln19_1 = add i29 %add_ln19_15, i29 %add_ln19_11

]]></Node>
<StgValue><ssdm name="add_ln19_1"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
dct_1d.exit34.i:133 %trunc_ln19_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln19_1, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln19_1"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
dct_1d.exit34.i:134 %store_ln19 = store i16 %trunc_ln19_1, i6 %col_outbuf_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
dct_1d.exit34.i:139 %br_ln0 = br void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
