Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: dns_regex.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dns_regex.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dns_regex"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : dns_regex
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/_prj/dns-packet-filter/counter/counter.vhd" in Library work.
Architecture behv of Entity counter is up to date.
Compiling vhdl file "D:/_prj/dns-packet-filter/dns-regex/dns_regex.vhd" in Library work.
Entity <dns_regex> compiled.
Entity <dns_regex> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <dns_regex> in library <work> (architecture <behavioral>) with generics.
	PORT_NUM = "0000000000110101"
	PROTOCOL = "00010001"

Analyzing hierarchy for entity <counter> in library <work> (architecture <behv>) with generics.
	N = 8


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <dns_regex> in library <work> (Architecture <behavioral>).
	PORT_NUM = "0000000000110101"
	PROTOCOL = "00010001"
Entity <dns_regex> analyzed. Unit <dns_regex> generated.

Analyzing generic Entity <counter> in library <work> (Architecture <behv>).
	N = 8
Entity <counter> analyzed. Unit <counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter>.
    Related source file is "D:/_prj/dns-packet-filter/counter/counter.vhd".
    Found 8-bit up counter for signal <Pre_Q>.
    Summary:
	inferred   1 Counter(s).
Unit <counter> synthesized.


Synthesizing Unit <dns_regex>.
    Related source file is "D:/_prj/dns-packet-filter/dns-regex/dns_regex.vhd".
WARNING:Xst:647 - Input <eof_in_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 17                                             |
    | Inputs             | 9                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <clear>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <match_buf_reg>.
    Found 1-bit register for signal <rdy_buf_reg>.
    Found 8-bit comparator lessequal for signal <state_reg$cmp_le0000> created at line 137.
    Found 8-bit comparator less for signal <state_reg$cmp_lt0000> created at line 106.
    Found 8-bit comparator less for signal <state_reg$cmp_lt0001> created at line 121.
    Found 8-bit comparator less for signal <state_reg$cmp_lt0002> created at line 127.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <dns_regex> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 2
 1-bit register                                        : 2
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 4
 8-bit comparator less                                 : 3
 8-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state_reg/FSM> on signal <state_reg[1:8]> with one-hot encoding.
----------------------------------
 State                | Encoding
----------------------------------
 st_idle              | 00000001
 st_any_char_counter  | 00000010
 st_proto             | 00000100
 st_any_char_counter2 | 00001000
 st_port1             | 00100000
 st_port2             | 01000000
 st_match             | 10000000
 st_no_match          | 00010000
----------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 4
 8-bit comparator less                                 : 3
 8-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <state_reg_FSM_FFd1> in Unit <dns_regex> is equivalent to the following FF/Latch, which will be removed : <match_buf_reg> 

Optimizing unit <dns_regex> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dns_regex, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : dns_regex.ngr
Top Level Output File Name         : dns_regex
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 62
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 7
#      LUT2                        : 4
#      LUT3                        : 8
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 16
#      LUT4_D                      : 3
#      LUT4_L                      : 1
#      MUXCY                       : 7
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 18
#      FDC                         : 16
#      FDP                         : 1
#      LD_1                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 11
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       22  out of   4656     0%  
 Number of Slice Flip Flops:             18  out of   9312     0%  
 Number of 4 input LUTs:                 42  out of   9312     0%  
 Number of IOs:                          15
 Number of bonded IOBs:                  14  out of    232     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 17    |
clear_or0000(clear_or00001:O)      | NONE(*)(clear)         | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------+-------+
Control Signal                     | Buffer(FF name)             | Load  |
-----------------------------------+-----------------------------+-------+
reset                              | IBUF                        | 9     |
clear(clear:Q)                     | NONE(counter_8_unit/Pre_Q_0)| 8     |
-----------------------------------+-----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.887ns (Maximum Frequency: 204.614MHz)
   Minimum input arrival time before clock: 8.292ns
   Maximum output required time after clock: 4.182ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.887ns (frequency: 204.614MHz)
  Total number of paths / destination ports: 162 / 17
-------------------------------------------------------------------------
Delay:               4.887ns (Levels of Logic = 4)
  Source:            counter_8_unit/Pre_Q_5 (FF)
  Destination:       state_reg_FSM_FFd3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_8_unit/Pre_Q_5 to state_reg_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.603  counter_8_unit/Pre_Q_5 (counter_8_unit/Pre_Q_5)
     LUT3_D:I0->O          4   0.612   0.502  state_reg_cmp_lt0000111 (N01)
     LUT4:I3->O            2   0.612   0.449  state_reg_cmp_lt00011 (state_reg_cmp_lt0001)
     LUT4_L:I1->LO         1   0.612   0.103  state_reg_FSM_FFd3-In37_SW0 (N19)
     LUT4:I3->O            1   0.612   0.000  state_reg_FSM_FFd3-In37 (state_reg_FSM_FFd3-In)
     FDC:D                     0.268          state_reg_FSM_FFd3
    ----------------------------------------
    Total                      4.887ns (3.230ns logic, 1.657ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 100 / 8
-------------------------------------------------------------------------
Offset:              8.292ns (Levels of Logic = 8)
  Source:            data_in<7> (PAD)
  Destination:       rdy_buf_reg (FF)
  Destination Clock: clk rising

  Data Path: data_in<7> to rdy_buf_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.509  data_in_7_IBUF (data_in_7_IBUF)
     LUT4:I0->O            2   0.612   0.410  state_reg_cmp_eq000011 (N11)
     LUT3:I2->O            4   0.612   0.651  state_reg_cmp_eq000021 (N7)
     LUT3:I0->O            4   0.612   0.651  state_reg_cmp_eq00002 (state_reg_cmp_eq0000)
     LUT4:I0->O            1   0.612   0.000  state_reg_cmp_lt00021_SW2_G (N24)
     MUXF5:I1->O           1   0.278   0.360  state_reg_cmp_lt00021_SW2 (N17)
     LUT4_D:I3->O          1   0.612   0.387  state_reg_FSM_FFd4-In_SW0 (N14)
     LUT4:I2->O            1   0.612   0.000  state_reg_FSM_Out91 (rdy_next)
     FDC:D                     0.268          rdy_buf_reg
    ----------------------------------------
    Total                      8.292ns (5.324ns logic, 2.968ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clear_or0000'
  Total number of paths / destination ports: 10 / 1
-------------------------------------------------------------------------
Offset:              5.960ns (Levels of Logic = 5)
  Source:            data_in<7> (PAD)
  Destination:       clear (LATCH)
  Destination Clock: clear_or0000 rising

  Data Path: data_in<7> to clear
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.509  data_in_7_IBUF (data_in_7_IBUF)
     LUT4:I0->O            2   0.612   0.410  state_reg_cmp_eq000011 (N11)
     LUT3:I2->O            4   0.612   0.651  state_reg_cmp_eq000021 (N7)
     LUT3:I0->O            4   0.612   0.568  state_reg_cmp_eq00002 (state_reg_cmp_eq0000)
     LUT3:I1->O            1   0.612   0.000  clear_mux00011 (clear_mux0001)
     LD_1:D                    0.268          clear
    ----------------------------------------
    Total                      5.960ns (3.822ns logic, 2.138ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.182ns (Levels of Logic = 1)
  Source:            state_reg_FSM_FFd1 (FF)
  Destination:       match_out (PAD)
  Source Clock:      clk rising

  Data Path: state_reg_FSM_FFd1 to match_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.499  state_reg_FSM_FFd1 (state_reg_FSM_FFd1)
     OBUF:I->O                 3.169          match_out_OBUF (match_out)
    ----------------------------------------
    Total                      4.182ns (3.683ns logic, 0.499ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.34 secs
 
--> 

Total memory usage is 228360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

