5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd slist1.vcd -o slist1.cdd -v slist1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" slist1.v 1 29 1
2 1 0 0 2 1 c 0 0 a
2 2 0 0 0 2a 20000 0 0 1 2 2
2 3 0 0 2 29 20000 1 2 1 2 2
2 4 0 0 1 1 4 0 0 e
2 5 0 0 0 2a 20000 0 0 1 2 2
2 6 0 0 1 29 20008 4 5 1 2 2
2 7 0 0 1 1 8 0 0 f
2 8 0 0 0 2a 20000 0 0 1 2 2
2 9 0 0 1 29 20008 7 8 1 2 2
2 10 0 0 1 1 4 0 0 b
2 11 0 0 0 2a 20000 0 0 1 2 2
2 12 0 0 1 29 20008 10 11 1 2 2
2 13 0 0 2 1 c 0 0 c
2 14 0 0 0 2a 20000 0 0 1 2 2
2 15 0 0 2 29 20008 13 14 1 2 2
2 16 0 0 2 2b 20008 12 15 1 2 2
2 17 0 0 2 2b 20008 9 16 1 2 2
2 18 0 0 2 2b 20008 6 17 1 2 2
2 19 0 0 4 2b 20008 3 18 1 2 2
2 20 5 70008 5 45 2100a 19 0 1 2 2
2 21 6 20006 2 3d 126002 0 0 1 2 2 $u0
2 22 11 8000c 1 3d 121002 0 0 1 2 2 $u1
1 a 3 830004 1 0 0 0 1 33 1002
1 b 3 830007 1 0 0 0 1 33 2
1 c 3 83000a 1 0 0 0 1 33 102
1 d 3 83000d 1 0 0 0 1 33 102
1 e 3 830010 1 0 0 0 1 33 2
1 f 3 830013 1 0 0 0 1 33 2
4 21 20 0
4 20 21 0
4 22 0 0
3 1 main.$u0 "main.$u0" slist1.v 0 9 1
2 23 7 c000c 2 1 c 0 0 c
2 24 7 b000b 2 1b 2000c 23 0 1 2 1102
2 25 7 70007 1 1 4 0 0 b
2 26 7 7000c 2 9 200cc 24 25 1 2 11002
2 27 7 30003 0 1 400 0 0 a
2 28 7 3000c 2 37 1100e 26 27
2 29 8 f000f 1 1 8 0 0 f
2 30 8 b000b 1 1 4 0 0 e
2 31 8 7000b 2 1a 2008c 29 30 1 2 1102
2 32 8 70007 2 1 c 0 0 a
2 33 8 7000f 2 19 2018c 31 32 1 2 1102
2 34 8 30003 0 1 400 0 0 d
2 35 8 3000f 2 37 e 33 34
4 35 0 0
4 28 35 35
3 1 main.$u1 "main.$u1" slist1.v 0 18 1
2 36 12 50008 1 0 20004 0 0 1 36 0
2 37 12 10001 0 1 400 0 0 b
2 38 12 10008 1 37 11006 36 37
2 39 13 50008 1 0 20004 0 0 1 36 0
2 40 13 10001 0 1 400 0 0 c
2 41 13 10008 1 37 6 39 40
2 42 14 50008 1 0 20004 0 0 1 36 0
2 43 14 10001 0 1 400 0 0 e
2 44 14 10008 1 37 6 42 43
2 45 15 50008 1 0 20008 0 0 1 36 1
2 46 15 10001 0 1 400 0 0 f
2 47 15 10008 1 37 a 45 46
2 48 16 20002 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 49 16 10002 2 2c 22000a 48 0 32 2 aa aa aa aa aa aa aa aa
2 50 17 50008 1 0 20008 0 0 1 36 1
2 51 17 10001 0 1 400 0 0 c
2 52 17 10008 1 37 a 50 51
4 52 0 0
4 49 52 0
4 47 49 49
4 44 47 47
4 41 44 44
4 38 41 41
3 1 main.$u2 "main.$u2" slist1.v 0 27 1
