Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Sun Mar  3 14:30:25 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   120 |
| Unused register locations in slices containing registers |   286 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           21 |
|      4 |            2 |
|      6 |            1 |
|      8 |           10 |
|     10 |            7 |
|     12 |            2 |
|     14 |            4 |
|    16+ |           73 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             492 |           77 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1090 |          177 |
| Yes          | No                    | No                     |             478 |           89 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2374 |          384 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------+------------------+----------------+
|                              Clock Signal                             |                         Enable Signal                         |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------+------------------+----------------+
|  AudVid/audvid_clockmanager/cm1/SD_WorkCLK                            | AudVid/sd_spi/WorkSpi/Data[6]_i_1__0_n_1                      |                                                  |                1 |              2 |
|  n_0_2567_BUFG                                                        |                                                               |                                                  |                1 |              2 |
|  AudVid/sd_spi/spiInitClock/CLK                                       | AudVid/sd_spi/InitSpi/Data[1]_i_1_n_1                         |                                                  |                1 |              2 |
|  AudVid/sd_spi/spiInitClock/CLK                                       | AudVid/sd_spi/InitSpi/Data[3]_i_1_n_1                         |                                                  |                1 |              2 |
|  AudVid/sd_spi/spiInitClock/CLK                                       | AudVid/sd_spi/InitSpi/Data[4]_i_1_n_1                         |                                                  |                1 |              2 |
|  AudVid/sd_spi/spiInitClock/CLK                                       | AudVid/sd_spi/InitSpi/Data[0]_i_1_n_1                         |                                                  |                1 |              2 |
|  AudVid/sd_spi/spiInitClock/CLK                                       | AudVid/sd_spi/InitSpi/Data[7]_i_1_n_1                         |                                                  |                1 |              2 |
|  AudVid/sd_spi/spiInitClock/CLK                                       | AudVid/sd_spi/InitSpi/Data[5]_i_1_n_1                         |                                                  |                1 |              2 |
|  AudVid/sd_spi/spiInitClock/CLK                                       | AudVid/sd_spi/InitSpi/Data[6]_i_1_n_1                         |                                                  |                1 |              2 |
|  AudVid/sd_spi/spiInitClock/CLK                                       | AudVid/sd_spi/InitSpi/Data[2]_i_1_n_1                         |                                                  |                1 |              2 |
|  AudVid/audvid_clockmanager/cm1/SD_WorkCLK                            | AudVid/sd_spi/WorkSpi/Data[7]_i_1__0_n_1                      |                                                  |                1 |              2 |
|  AudVid/audvid_clockmanager/cm1/SD_WorkCLK                            | AudVid/sd_spi/WorkSpi/Data[3]_i_1__0_n_1                      |                                                  |                1 |              2 |
|  AudVid/audvid_clockmanager/cm1/SD_WorkCLK                            | AudVid/sd_spi/WorkSpi/Data[1]_i_1__0_n_1                      |                                                  |                1 |              2 |
|  AudVid/audvid_clockmanager/cm1/SD_WorkCLK                            | AudVid/sd_spi/WorkSpi/Data[4]_i_1__0_n_1                      |                                                  |                1 |              2 |
|  AudVid/audvid_clockmanager/cm1/SD_WorkCLK                            | AudVid/sd_spi/WorkSpi/Data[2]_i_1__0_n_1                      |                                                  |                1 |              2 |
|  clk100_IBUF_BUFG                                                     | serial_tx_i_1_n_1                                             | soc_int_rst                                      |                1 |              2 |
|  AudVid/audvid_clockmanager/cm1/SD_WorkCLK                            | AudVid/sd_spi/WorkSpi/Data[0]_i_1__0_n_1                      |                                                  |                1 |              2 |
|  AudVid/audvid_clockmanager/cm1/SD_WorkCLK                            |                                                               |                                                  |                1 |              2 |
|  AudVid/tft_spi/spi/dataClk                                           |                                                               |                                                  |                1 |              2 |
|  AudVid/audvid_clockmanager/cm1/SD_WorkCLK                            | AudVid/sd_spi/WorkSpi/Data[5]_i_1__0_n_1                      |                                                  |                1 |              2 |
|  AudVid/audvid_clockmanager/cm1/MasterCLK                             |                                                               | AudVid/tft_spi/counter/CS_reg                    |                1 |              2 |
|  sd_spi/Init_DataClock                                                |                                                               |                                                  |                1 |              4 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/instruction_unit/icache/refill_offset                | lm32_cpu/instruction_unit/icache/SR[0]           |                1 |              4 |
|  SD_InputDataClock                                                    |                                                               |                                                  |                2 |              6 |
|  clk100_IBUF_BUFG                                                     | soc_uart_phy_rx_bitcount                                      | soc_uart_phy_rx_bitcount[3]_i_1_n_1              |                1 |              8 |
|  clk100_IBUF_BUFG                                                     | soc_uart_tx_fifo_wrport_we                                    | soc_int_rst                                      |                1 |              8 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/instruction_unit/icache/state[3]_i_2_n_1             | lm32_cpu/instruction_unit/icache/SR[0]           |                2 |              8 |
|  clk100_IBUF_BUFG                                                     | soc_uart_rx_fifo_wrport_we                                    | soc_int_rst                                      |                1 |              8 |
|  clk100_IBUF_BUFG                                                     | soc_uart_tx_fifo_consume[1]_i_1_n_1                           | soc_int_rst                                      |                1 |              8 |
|  clk100_IBUF_BUFG                                                     | soc_uart_rx_fifo_consume[1]_i_1_n_1                           | soc_int_rst                                      |                1 |              8 |
| ~AudVid/sd_spi/spiInitClock/CLK                                       |                                                               |                                                  |                2 |              8 |
|  clk100_IBUF_BUFG                                                     | soc_uart_phy_sink_ready142_out                                | soc_uart_phy_tx_bitcount[3]_i_1_n_1              |                1 |              8 |
| ~AudVid/audvid_clockmanager/cm1/SD_WorkCLK                            |                                                               |                                                  |                1 |              8 |
|  SD_InputDataClock                                                    | AudVid/sd_spi/WorkSpi/FSM_sequential_Work_Count_reg[0]        |                                                  |                1 |              8 |
|  clk100_IBUF_BUFG                                                     | soc_uart_rx_fifo_level0[4]_i_1_n_1                            | soc_int_rst                                      |                3 |             10 |
|  clk100_IBUF_BUFG                                                     | soc_uart_tx_fifo_level0[4]_i_1_n_1                            | soc_int_rst                                      |                2 |             10 |
| ~AudVid/audvid_clockmanager/cm1/CLK                                   |                                                               |                                                  |                2 |             10 |
|  AudVid/audvid_clockmanager/cm1/SD_WorkCLK                            |                                                               | AudVid/sd_spi/spiInitClock/clear                 |                1 |             10 |
|  clk100_IBUF_BUFG                                                     | csrbank0_Track1ControlRegisterCSR0_re                         | soc_int_rst                                      |                1 |             10 |
|  AudVid/audvid_clockmanager/cm2/CLK                                   |                                                               |                                                  |                3 |             10 |
|  clk100_IBUF_BUFG                                                     | csrbank0_Track2ControlRegisterCSR0_re                         | soc_int_rst                                      |                2 |             10 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/interrupt_unit/product_reg__0[0]                     | lm32_cpu/load_store_unit/dcache/SR[0]            |                2 |             12 |
| ~AudVid/audvid_clockmanager/I2S_WS_reg                                |                                                               |                                                  |                1 |             12 |
|  sd_spi/Init_DataClock                                                | AudVid/sd_spi/Init_UtilCount                                  | AudVid/sd_spi/Init_UtilCount[6]_i_1_n_1          |                2 |             14 |
|  AudVid/audvid_clockmanager/cm1/MasterCLK                             |                                                               | AudVid/WriteAudio_Track1EndAddress[13]_i_1_n_1   |                1 |             14 |
|  AudVid/audvid_clockmanager/cm1/MasterCLK                             |                                                               | AudVid/WriteAudio_Track2EndAddress[13]_i_1_n_1   |                2 |             14 |
|  sd_spi/Init_DataClock                                                | AudVid/sd_spi/Init_OutputData                                 |                                                  |                3 |             14 |
|  clk100_IBUF_BUFG                                                     | soc_uart_phy_source_payload_data[7]_i_1_n_1                   | soc_int_rst                                      |                1 |             16 |
|  AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk    |                                                               |                                                  |                1 |             16 |
|  clk100_IBUF_BUFG                                                     | soc_uart_phy_rx_reg                                           | soc_int_rst                                      |                1 |             16 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/load_store_unit/dcache/flush_set                     | lm32_cpu/instruction_unit/icache/SR[0]           |                4 |             16 |
|  AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk   |                                                               |                                                  |                1 |             16 |
|  clk100_IBUF_BUFG                                                     | soc_uart_phy_tx_reg[7]_i_1_n_1                                | soc_int_rst                                      |                3 |             16 |
|  clk100_IBUF_BUFG                                                     | soc_uart_rx_fifo_syncfifo_re                                  |                                                  |                2 |             16 |
|  AudVid/audvid_clockmanager/cm1/MasterCLK                             | AudVid/TilesPositionsRegister_reg_256_319_0_2_i_1_n_1         |                                                  |                2 |             16 |
|  clk100_IBUF_BUFG                                                     | soc_uart_tx_fifo_syncfifo_re                                  |                                                  |                2 |             16 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/instruction_unit/icache/flush_set                    | lm32_cpu/instruction_unit/icache/SR[0]           |                3 |             16 |
|  AudVid/audvid_clockmanager/cm1/MasterCLK                             | AudVid/TilesPositionsRegister_reg_128_191_0_2_i_1_n_1         |                                                  |                2 |             16 |
|  AudVid/audvid_clockmanager/cm1/MasterCLK                             | AudVid/TilesPositionsRegister_reg_0_63_0_2_i_1_n_1            |                                                  |                2 |             16 |
| ~DAC_I2S_WS_OBUF_BUFG                                                 | AudVid/WriteAudio_Track2AddressCount                          | AudVid/WriteAudio_Track2AddressCount[23]_i_1_n_1 |                3 |             16 |
|  AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk     |                                                               |                                                  |                1 |             16 |
|  n_0_2567_BUFG                                                        | AudVid/TilesWrite_XPosition                                   |                                                  |                3 |             16 |
|  n_0_2567_BUFG                                                        | AudVid/TilesWrite_Started                                     |                                                  |                2 |             16 |
|  n_0_2567_BUFG                                                        | AudVid/TilesWrite_Started                                     | AudVid/TilesWrite_XPosition                      |                2 |             16 |
|  SD_InputDataClock                                                    | AudVid/sd_spi/Work_OutputData[7]_i_1_n_1                      |                                                  |                4 |             16 |
| ~AudVid/audvid_clockmanager/cm1/SD_WorkCLK                            | AudVid/sd_spi/WorkSpi/Data[0]_i_1__0_n_1                      |                                                  |                4 |             16 |
| ~AudVid/sd_spi/spiInitClock/CLK                                       | AudVid/sd_spi/InitSpi/Data[0]_i_1_n_1                         |                                                  |                2 |             16 |
|  clk100_IBUF_BUFG                                                     |                                                               | p_0_out[7]                                       |                2 |             16 |
| ~DAC_I2S_WS_OBUF_BUFG                                                 | AudVid/WriteAudio_Track1AddressCount                          | AudVid/WriteAudio_Track1AddressCount[23]_i_1_n_1 |                3 |             16 |
|  AudVid/audvid_clockmanager/cm1/MasterCLK                             | AudVid/TilesPositionsRegister_reg_64_127_0_2_i_1_n_1          |                                                  |                2 |             16 |
|  AudVid/audvid_clockmanager/cm1/MasterCLK                             | AudVid/TilesPositionsRegister_reg_192_255_0_2_i_1_n_1         |                                                  |                2 |             16 |
|  AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk |                                                               |                                                  |                1 |             16 |
|  n_0_2567_BUFG                                                        | AudVid/TilesWrite_TilePosition[0]_i_2_n_1                     | AudVid/TilesWrite_TilePosition[0]_i_1_n_1        |                4 |             18 |
|  SD_InputDataClock                                                    | AudVid/sd_spi/Work_UtilCount                                  |                                                  |                3 |             20 |
| ~SD_InputDataClock                                                    | SD_EnableDataRead                                             |                                                  |                2 |             20 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/instruction_unit/E[0]                                |                                                  |                4 |             20 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/mc_arithmetic/right_shift_result_reg[31]             |                                                  |                5 |             20 |
|  clk100_IBUF_BUFG                                                     |                                                               | interface0_bank_bus_dat_r[13]_i_1_n_1            |                5 |             28 |
|  clk100_IBUF_BUFG                                                     | csrbank0_TilesControlRegisterCSR0_re                          | soc_int_rst                                      |                4 |             28 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/instruction_unit/icache/i_adr_o_reg[11]              | lm32_cpu/instruction_unit/icache/SR[0]           |                4 |             30 |
|  clk100_IBUF_BUFG                                                     | soc_uart_rx_fifo_wrport_we                                    |                                                  |                2 |             32 |
| ~DAC_I2S_WS_OBUF_BUFG                                                 | AudVid/WriteAudio_Track1AddressCount                          |                                                  |                5 |             32 |
| ~DAC_I2S_WS_OBUF_BUFG                                                 | AudVid/WriteAudio_Track2AddressCount                          |                                                  |                5 |             32 |
|  clk100_IBUF_BUFG                                                     | soc_uart_tx_fifo_wrport_we                                    |                                                  |                2 |             32 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/load_store_unit/dcache/d_sel_o_reg[3]                | lm32_cpu/instruction_unit/icache/SR[0]           |                6 |             38 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/load_store_unit/wb_data_m_reg[31]_0                  | lm32_cpu/load_store_unit/count_reg[0]            |                5 |             40 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/load_store_unit/dcache/E[0]                          | lm32_cpu/instruction_unit/icache/SR[0]           |                9 |             46 |
|  SD_EnableDataRead                                                    |                                                               |                                                  |                6 |             48 |
|  AudVid/tft_spi/spi/dataClk                                           |                                                               | AudVid/tft_spi/counter/count[24]_i_1_n_1         |                6 |             50 |
|  sd_spi/Init_DataClock                                                | AudVid/sd_spi/InitSpi/FSM_onehot_Init_Count_reg[0]            |                                                  |                7 |             52 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/load_store_unit/dcache/refill_address[31]_i_1__0_n_1 |                                                  |                7 |             56 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1   |                                                  |               12 |             60 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/load_store_unit/dcache/restart_address_reg[31]_0[0]  | lm32_cpu/instruction_unit/icache/SR[0]           |               10 |             60 |
|  clk100_IBUF_BUFG                                                     |                                                               | soc_uart_phy_phase_accumulator_rx[30]_i_1_n_1    |                8 |             62 |
|  clk100_IBUF_BUFG                                                     |                                                               | interface1_bank_bus_dat_r[31]_i_1_n_1            |               13 |             64 |
|  clk100_IBUF_BUFG                                                     |                                                               | interface4_bank_bus_dat_r[31]_i_1_n_1            |               13 |             64 |
|  clk100_IBUF_BUFG                                                     |                                                               | interface2_bank_bus_dat_r[31]_i_1_n_1            |               12 |             64 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/mc_arithmetic/result_x[31]_i_1_n_1                   | lm32_cpu/instruction_unit/icache/SR[0]           |               17 |             64 |
|  clk100_IBUF_BUFG                                                     | csrbank2_reload0_re                                           | soc_int_rst                                      |                9 |             64 |
|  clk100_IBUF_BUFG                                                     | soc_timer0_update_value_re                                    | soc_int_rst                                      |                8 |             64 |
|  clk100_IBUF_BUFG                                                     |                                                               | soc_uart_phy_phase_accumulator_tx[31]_i_1_n_1    |                8 |             64 |
|  clk100_IBUF_BUFG                                                     | soc_ctrl_bus_errors                                           | soc_int_rst                                      |                8 |             64 |
|  clk100_IBUF_BUFG                                                     | csrbank4_tuning_word0_re                                      | soc_int_rst                                      |                7 |             64 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/load_store_unit/dcache/im_reg[31][0]                 | lm32_cpu/instruction_unit/icache/SR[0]           |               13 |             64 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/interrupt_unit/d_cyc_o116_out                        | lm32_cpu/instruction_unit/icache/SR[0]           |                7 |             64 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/load_store_unit/wb_load_complete                     | lm32_cpu/instruction_unit/icache/SR[0]           |               11 |             64 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/instruction_unit/icache_refill_data[31]_i_1_n_1      | lm32_cpu/instruction_unit/icache/SR[0]           |                7 |             64 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/mc_arithmetic/b                                      | lm32_cpu/instruction_unit/icache/SR[0]           |                8 |             64 |
|  clk100_IBUF_BUFG                                                     | csrbank1_scratch0_re                                          | soc_int_rst                                      |               11 |             64 |
|  clk100_IBUF_BUFG                                                     | csrbank2_load0_re                                             | soc_int_rst                                      |                6 |             64 |
|  clk100_IBUF_BUFG                                                     |                                                               |                                                  |               21 |             68 |
| ~DAC_I2S_WS_OBUF_BUFG                                                 |                                                               |                                                  |               14 |             90 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_1                      | lm32_cpu/instruction_unit/icache/SR[0]           |               25 |            140 |
|  AudVid/audvid_clockmanager/cm1/MasterCLK                             |                                                               |                                                  |               17 |            158 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/instruction_unit/E[0]                                | lm32_cpu/instruction_unit/icache/SR[0]           |               27 |            184 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/load_store_unit/dcache/reg_write_enable_q_w          |                                                  |               12 |            192 |
|  clk100_IBUF_BUFG                                                     |                                                               | soc_int_rst                                      |               45 |            266 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/interrupt_unit/product_reg__0[0]                     | lm32_cpu/instruction_unit/icache/SR[0]           |               54 |            324 |
|  clk100_IBUF_BUFG                                                     |                                                               | lm32_cpu/instruction_unit/icache/SR[0]           |               60 |            372 |
|  clk100_IBUF_BUFG                                                     | lm32_cpu/mc_arithmetic/right_shift_result_reg[31]             | lm32_cpu/instruction_unit/icache/SR[0]           |               82 |            442 |
+-----------------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------+------------------+----------------+


