

================================================================
== Vitis HLS Report for 'probe_timer'
================================================================
* Date:           Sat Mar 18 14:38:56 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.303 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      239|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        4|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      115|    -|
|Register             |        -|     -|      338|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|      338|      450|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                     Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |probeTimerTable_U  |probe_timer_probeTimerTable_RAM_T2P_BRAM_1R1W  |        4|  0|   0|    0|  1000|   33|     1|        33000|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                               |        4|  0|   0|    0|  1000|   33|     1|        33000|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln885_fu_185_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln886_1_fu_285_p2              |         +|   0|  0|  39|          32|           2|
    |add_ln886_fu_241_p2                |         +|   0|  0|  23|          16|           2|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3   |       and|   0|  0|   2|           1|           1|
    |ap_condition_183                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_185                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_199                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_369                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_50                    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_read_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op51_load_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op54_store_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op56_load_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op68_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op70_store_state4     |       and|   0|  0|   2|           1|           1|
    |tmp_i_326_nbreadreq_fu_82_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_74_p3           |       and|   0|  0|   2|           1|           0|
    |icmp_ln1064_76_fu_273_p2           |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln1064_fu_191_p2              |      icmp|   0|  0|  13|          16|          10|
    |icmp_ln1068_fu_229_p2              |      icmp|   0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0   |        or|   0|  0|   2|           1|           1|
    |or_ln101_fu_279_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln173_fu_308_p2                 |        or|   0|  0|  48|          48|           1|
    |select_ln92_fu_197_p3              |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 239|         199|          55|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done                                  |   9|          2|    1|          2|
    |ap_phi_mux_checkID_V_2_phi_fu_147_p4     |  14|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_fastResume_reg_155  |  14|          3|    1|          3|
    |checkID_V_2_reg_144                      |  14|          3|   16|         48|
    |probeTimer2eventEng_setEvent_blk_n       |   9|          2|    1|          2|
    |probeTimerTable_address1                 |  14|          3|   10|         30|
    |probeTimerTable_d0                       |  14|          3|   33|         99|
    |pt_prevSessionID_V                       |   9|          2|   16|         32|
    |rxEng2timer_clearProbeTimer_blk_n        |   9|          2|    1|          2|
    |txEng2timer_setProbeTimer_blk_n          |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 115|         25|   96|        268|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   1|   0|    1|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_fastResume_reg_155       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_fastResume_reg_155       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_fastResume_reg_155       |   1|   0|    1|          0|
    |checkID_V_2_reg_144                           |  16|   0|   16|          0|
    |icmp_ln1068_reg_335                           |   1|   0|    1|          0|
    |probeTimerTable_addr_1_reg_339                |  10|   0|   10|          0|
    |probeTimerTable_addr_1_reg_339_pp0_iter2_reg  |  10|   0|   10|          0|
    |probeTimerTable_load_reg_345                  |  33|   0|   33|          0|
    |pt_WaitForWrite                               |   1|   0|    1|          0|
    |pt_WaitForWrite_load_reg_319                  |   1|   0|    1|          0|
    |pt_currSessionID_V                            |  16|   0|   16|          0|
    |pt_prevSessionID_V                            |  16|   0|   16|          0|
    |pt_updSessionID_V                             |  16|   0|   16|          0|
    |pt_updSessionID_V_load_reg_323                |  16|   0|   16|          0|
    |tmp_i_reg_328                                 |   1|   0|    1|          0|
    |tmp_reg_350                                   |   1|   0|    1|          0|
    |checkID_V_2_reg_144                           |  64|  32|   16|          0|
    |pt_WaitForWrite_load_reg_319                  |  64|  32|    1|          0|
    |tmp_i_reg_328                                 |  64|  32|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 338|  96|  164|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|rxEng2timer_clearProbeTimer_dout     |   in|   16|     ap_fifo|   rxEng2timer_clearProbeTimer|       pointer|
|rxEng2timer_clearProbeTimer_empty_n  |   in|    1|     ap_fifo|   rxEng2timer_clearProbeTimer|       pointer|
|rxEng2timer_clearProbeTimer_read     |  out|    1|     ap_fifo|   rxEng2timer_clearProbeTimer|       pointer|
|txEng2timer_setProbeTimer_dout       |   in|   16|     ap_fifo|     txEng2timer_setProbeTimer|       pointer|
|txEng2timer_setProbeTimer_empty_n    |   in|    1|     ap_fifo|     txEng2timer_setProbeTimer|       pointer|
|txEng2timer_setProbeTimer_read       |  out|    1|     ap_fifo|     txEng2timer_setProbeTimer|       pointer|
|probeTimer2eventEng_setEvent_din     |  out|   85|     ap_fifo|  probeTimer2eventEng_setEvent|       pointer|
|probeTimer2eventEng_setEvent_full_n  |   in|    1|     ap_fifo|  probeTimer2eventEng_setEvent|       pointer|
|probeTimer2eventEng_setEvent_write   |  out|    1|     ap_fifo|  probeTimer2eventEng_setEvent|       pointer|
+-------------------------------------+-----+-----+------------+------------------------------+--------------+

