/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2018 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_TPC0_CFG_MASKS_H_
#define ASIC_WEG_TPC0_CFG_MASKS_H_

/*
 *****************************************
 *   TPC0_CFG (Pwototype: TPC)
 *****************************************
 */

/* TPC0_CFG_KEWNEW_TENSOW_0_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_0_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_0_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_0_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_0_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_0_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_0_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_DATA_TYPE_MASK        0x7
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_WAST_DIM_MASK         0x70000
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_WMW_SET_SHIFT         19
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_WMW_SET_MASK          0x80000
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_WMW_WESEWV_SHIFT      20
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_WMW_WESEWV_MASK       0x100000
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_WMW_OP_SHIFT          21
#define TPC0_CFG_KEWNEW_TENSOW_0_TENSOW_CONFIG_WMW_OP_MASK           0x600000

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_0_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_0_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_1_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_1_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_1_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_1_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_1_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_1_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_DATA_TYPE_MASK        0x7
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_WAST_DIM_MASK         0x70000
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_WMW_SET_SHIFT         19
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_WMW_SET_MASK          0x80000
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_WMW_WESEWV_SHIFT      20
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_WMW_WESEWV_MASK       0x100000
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_WMW_OP_SHIFT          21
#define TPC0_CFG_KEWNEW_TENSOW_1_TENSOW_CONFIG_WMW_OP_MASK           0x600000

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_1_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_1_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_2_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_2_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_2_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_2_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_2_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_2_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_DATA_TYPE_MASK        0x7
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_WAST_DIM_MASK         0x70000
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_WMW_SET_SHIFT         19
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_WMW_SET_MASK          0x80000
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_WMW_WESEWV_SHIFT      20
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_WMW_WESEWV_MASK       0x100000
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_WMW_OP_SHIFT          21
#define TPC0_CFG_KEWNEW_TENSOW_2_TENSOW_CONFIG_WMW_OP_MASK           0x600000

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_2_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_2_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_3_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_3_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_3_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_3_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_3_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_3_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_DATA_TYPE_MASK        0x7
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_WAST_DIM_MASK         0x70000
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_WMW_SET_SHIFT         19
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_WMW_SET_MASK          0x80000
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_WMW_WESEWV_SHIFT      20
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_WMW_WESEWV_MASK       0x100000
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_WMW_OP_SHIFT          21
#define TPC0_CFG_KEWNEW_TENSOW_3_TENSOW_CONFIG_WMW_OP_MASK           0x600000

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_3_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_3_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_4_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_4_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_4_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_4_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_4_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_4_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_DATA_TYPE_MASK        0x7
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_WAST_DIM_MASK         0x70000
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_WMW_SET_SHIFT         19
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_WMW_SET_MASK          0x80000
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_WMW_WESEWV_SHIFT      20
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_WMW_WESEWV_MASK       0x100000
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_WMW_OP_SHIFT          21
#define TPC0_CFG_KEWNEW_TENSOW_4_TENSOW_CONFIG_WMW_OP_MASK           0x600000

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_4_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_4_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_5_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_5_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_5_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_5_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_5_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_5_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_DATA_TYPE_MASK        0x7
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_WAST_DIM_MASK         0x70000
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_WMW_SET_SHIFT         19
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_WMW_SET_MASK          0x80000
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_WMW_WESEWV_SHIFT      20
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_WMW_WESEWV_MASK       0x100000
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_WMW_OP_SHIFT          21
#define TPC0_CFG_KEWNEW_TENSOW_5_TENSOW_CONFIG_WMW_OP_MASK           0x600000

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_5_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_5_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_6_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_6_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_6_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_6_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_6_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_6_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_DATA_TYPE_MASK        0x7
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_WAST_DIM_MASK         0x70000
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_WMW_SET_SHIFT         19
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_WMW_SET_MASK          0x80000
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_WMW_WESEWV_SHIFT      20
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_WMW_WESEWV_MASK       0x100000
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_WMW_OP_SHIFT          21
#define TPC0_CFG_KEWNEW_TENSOW_6_TENSOW_CONFIG_WMW_OP_MASK           0x600000

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_6_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_6_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_7_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_7_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_7_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_7_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_7_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_7_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_DATA_TYPE_MASK        0x7
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_WAST_DIM_MASK         0x70000
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_WMW_SET_SHIFT         19
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_WMW_SET_MASK          0x80000
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_WMW_WESEWV_SHIFT      20
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_WMW_WESEWV_MASK       0x100000
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_WMW_OP_SHIFT          21
#define TPC0_CFG_KEWNEW_TENSOW_7_TENSOW_CONFIG_WMW_OP_MASK           0x600000

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_7_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_7_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_8_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_8_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_8_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_8_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_8_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_8_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_8_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_8_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_8_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_8_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_8_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_8_TENSOW_CONFIG_DATA_TYPE_MASK        0x7
#define TPC0_CFG_KEWNEW_TENSOW_8_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_8_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_8_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_8_TENSOW_CONFIG_WAST_DIM_MASK         0x70000
#define TPC0_CFG_KEWNEW_TENSOW_8_TENSOW_CONFIG_WMW_SET_SHIFT         19
#define TPC0_CFG_KEWNEW_TENSOW_8_TENSOW_CONFIG_WMW_SET_MASK          0x80000
#define TPC0_CFG_KEWNEW_TENSOW_8_TENSOW_CONFIG_WMW_WESEWV_SHIFT      20
#define TPC0_CFG_KEWNEW_TENSOW_8_TENSOW_CONFIG_WMW_WESEWV_MASK       0x100000
#define TPC0_CFG_KEWNEW_TENSOW_8_TENSOW_CONFIG_WMW_OP_SHIFT          21
#define TPC0_CFG_KEWNEW_TENSOW_8_TENSOW_CONFIG_WMW_OP_MASK           0x600000

/* TPC0_CFG_KEWNEW_TENSOW_8_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_8_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_8_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_8_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_8_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_8_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_8_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_8_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_8_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_8_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_8_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_9_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_9_BASE_ADDW_WOW_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_9_BASE_ADDW_WOW_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_9_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_9_BASE_ADDW_HIGH_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_9_BASE_ADDW_HIGH_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_9_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_9_PADDING_VAWUE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_9_PADDING_VAWUE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_9_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_9_TENSOW_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KEWNEW_TENSOW_9_TENSOW_CONFIG_DATA_TYPE_MASK        0x7
#define TPC0_CFG_KEWNEW_TENSOW_9_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KEWNEW_TENSOW_9_TENSOW_CONFIG_VAWID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_9_TENSOW_CONFIG_WAST_DIM_SHIFT        16
#define TPC0_CFG_KEWNEW_TENSOW_9_TENSOW_CONFIG_WAST_DIM_MASK         0x70000
#define TPC0_CFG_KEWNEW_TENSOW_9_TENSOW_CONFIG_WMW_SET_SHIFT         19
#define TPC0_CFG_KEWNEW_TENSOW_9_TENSOW_CONFIG_WMW_SET_MASK          0x80000
#define TPC0_CFG_KEWNEW_TENSOW_9_TENSOW_CONFIG_WMW_WESEWV_SHIFT      20
#define TPC0_CFG_KEWNEW_TENSOW_9_TENSOW_CONFIG_WMW_WESEWV_MASK       0x100000
#define TPC0_CFG_KEWNEW_TENSOW_9_TENSOW_CONFIG_WMW_OP_SHIFT          21
#define TPC0_CFG_KEWNEW_TENSOW_9_TENSOW_CONFIG_WMW_OP_MASK           0x600000

/* TPC0_CFG_KEWNEW_TENSOW_9_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_9_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_0_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_0_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_9_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_9_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_1_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_1_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_9_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_9_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_2_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_2_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_9_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_9_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_3_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_3_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_9_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_9_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_4_STWIDE_V_SHIFT                0
#define TPC0_CFG_KEWNEW_TENSOW_9_DIM_4_STWIDE_V_MASK                 0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_10_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_10_BASE_ADDW_WOW_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_10_BASE_ADDW_WOW_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_10_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_10_BASE_ADDW_HIGH_V_SHIFT             0
#define TPC0_CFG_KEWNEW_TENSOW_10_BASE_ADDW_HIGH_V_MASK              0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_10_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_10_PADDING_VAWUE_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_10_PADDING_VAWUE_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_10_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_10_TENSOW_CONFIG_DATA_TYPE_SHIFT      0
#define TPC0_CFG_KEWNEW_TENSOW_10_TENSOW_CONFIG_DATA_TYPE_MASK       0x7
#define TPC0_CFG_KEWNEW_TENSOW_10_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT 8
#define TPC0_CFG_KEWNEW_TENSOW_10_TENSOW_CONFIG_VAWID_DIM_MASK_MASK  0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_10_TENSOW_CONFIG_WAST_DIM_SHIFT       16
#define TPC0_CFG_KEWNEW_TENSOW_10_TENSOW_CONFIG_WAST_DIM_MASK        0x70000
#define TPC0_CFG_KEWNEW_TENSOW_10_TENSOW_CONFIG_WMW_SET_SHIFT        19
#define TPC0_CFG_KEWNEW_TENSOW_10_TENSOW_CONFIG_WMW_SET_MASK         0x80000
#define TPC0_CFG_KEWNEW_TENSOW_10_TENSOW_CONFIG_WMW_WESEWV_SHIFT     20
#define TPC0_CFG_KEWNEW_TENSOW_10_TENSOW_CONFIG_WMW_WESEWV_MASK      0x100000
#define TPC0_CFG_KEWNEW_TENSOW_10_TENSOW_CONFIG_WMW_OP_SHIFT         21
#define TPC0_CFG_KEWNEW_TENSOW_10_TENSOW_CONFIG_WMW_OP_MASK          0x600000

/* TPC0_CFG_KEWNEW_TENSOW_10_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_0_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_0_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_10_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_0_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_0_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_10_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_1_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_1_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_10_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_1_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_1_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_10_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_2_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_2_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_10_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_2_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_2_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_10_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_3_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_3_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_10_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_3_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_3_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_10_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_4_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_4_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_10_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_4_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_10_DIM_4_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_11_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_11_BASE_ADDW_WOW_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_11_BASE_ADDW_WOW_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_11_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_11_BASE_ADDW_HIGH_V_SHIFT             0
#define TPC0_CFG_KEWNEW_TENSOW_11_BASE_ADDW_HIGH_V_MASK              0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_11_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_11_PADDING_VAWUE_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_11_PADDING_VAWUE_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_11_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_11_TENSOW_CONFIG_DATA_TYPE_SHIFT      0
#define TPC0_CFG_KEWNEW_TENSOW_11_TENSOW_CONFIG_DATA_TYPE_MASK       0x7
#define TPC0_CFG_KEWNEW_TENSOW_11_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT 8
#define TPC0_CFG_KEWNEW_TENSOW_11_TENSOW_CONFIG_VAWID_DIM_MASK_MASK  0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_11_TENSOW_CONFIG_WAST_DIM_SHIFT       16
#define TPC0_CFG_KEWNEW_TENSOW_11_TENSOW_CONFIG_WAST_DIM_MASK        0x70000
#define TPC0_CFG_KEWNEW_TENSOW_11_TENSOW_CONFIG_WMW_SET_SHIFT        19
#define TPC0_CFG_KEWNEW_TENSOW_11_TENSOW_CONFIG_WMW_SET_MASK         0x80000
#define TPC0_CFG_KEWNEW_TENSOW_11_TENSOW_CONFIG_WMW_WESEWV_SHIFT     20
#define TPC0_CFG_KEWNEW_TENSOW_11_TENSOW_CONFIG_WMW_WESEWV_MASK      0x100000
#define TPC0_CFG_KEWNEW_TENSOW_11_TENSOW_CONFIG_WMW_OP_SHIFT         21
#define TPC0_CFG_KEWNEW_TENSOW_11_TENSOW_CONFIG_WMW_OP_MASK          0x600000

/* TPC0_CFG_KEWNEW_TENSOW_11_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_0_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_0_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_11_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_0_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_0_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_11_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_1_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_1_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_11_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_1_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_1_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_11_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_2_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_2_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_11_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_2_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_2_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_11_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_3_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_3_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_11_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_3_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_3_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_11_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_4_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_4_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_11_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_4_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_11_DIM_4_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_12_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_12_BASE_ADDW_WOW_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_12_BASE_ADDW_WOW_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_12_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_12_BASE_ADDW_HIGH_V_SHIFT             0
#define TPC0_CFG_KEWNEW_TENSOW_12_BASE_ADDW_HIGH_V_MASK              0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_12_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_12_PADDING_VAWUE_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_12_PADDING_VAWUE_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_12_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_12_TENSOW_CONFIG_DATA_TYPE_SHIFT      0
#define TPC0_CFG_KEWNEW_TENSOW_12_TENSOW_CONFIG_DATA_TYPE_MASK       0x7
#define TPC0_CFG_KEWNEW_TENSOW_12_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT 8
#define TPC0_CFG_KEWNEW_TENSOW_12_TENSOW_CONFIG_VAWID_DIM_MASK_MASK  0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_12_TENSOW_CONFIG_WAST_DIM_SHIFT       16
#define TPC0_CFG_KEWNEW_TENSOW_12_TENSOW_CONFIG_WAST_DIM_MASK        0x70000
#define TPC0_CFG_KEWNEW_TENSOW_12_TENSOW_CONFIG_WMW_SET_SHIFT        19
#define TPC0_CFG_KEWNEW_TENSOW_12_TENSOW_CONFIG_WMW_SET_MASK         0x80000
#define TPC0_CFG_KEWNEW_TENSOW_12_TENSOW_CONFIG_WMW_WESEWV_SHIFT     20
#define TPC0_CFG_KEWNEW_TENSOW_12_TENSOW_CONFIG_WMW_WESEWV_MASK      0x100000
#define TPC0_CFG_KEWNEW_TENSOW_12_TENSOW_CONFIG_WMW_OP_SHIFT         21
#define TPC0_CFG_KEWNEW_TENSOW_12_TENSOW_CONFIG_WMW_OP_MASK          0x600000

/* TPC0_CFG_KEWNEW_TENSOW_12_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_0_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_0_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_12_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_0_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_0_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_12_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_1_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_1_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_12_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_1_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_1_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_12_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_2_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_2_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_12_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_2_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_2_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_12_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_3_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_3_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_12_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_3_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_3_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_12_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_4_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_4_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_12_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_4_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_12_DIM_4_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_13_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_13_BASE_ADDW_WOW_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_13_BASE_ADDW_WOW_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_13_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_13_BASE_ADDW_HIGH_V_SHIFT             0
#define TPC0_CFG_KEWNEW_TENSOW_13_BASE_ADDW_HIGH_V_MASK              0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_13_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_13_PADDING_VAWUE_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_13_PADDING_VAWUE_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_13_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_13_TENSOW_CONFIG_DATA_TYPE_SHIFT      0
#define TPC0_CFG_KEWNEW_TENSOW_13_TENSOW_CONFIG_DATA_TYPE_MASK       0x7
#define TPC0_CFG_KEWNEW_TENSOW_13_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT 8
#define TPC0_CFG_KEWNEW_TENSOW_13_TENSOW_CONFIG_VAWID_DIM_MASK_MASK  0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_13_TENSOW_CONFIG_WAST_DIM_SHIFT       16
#define TPC0_CFG_KEWNEW_TENSOW_13_TENSOW_CONFIG_WAST_DIM_MASK        0x70000
#define TPC0_CFG_KEWNEW_TENSOW_13_TENSOW_CONFIG_WMW_SET_SHIFT        19
#define TPC0_CFG_KEWNEW_TENSOW_13_TENSOW_CONFIG_WMW_SET_MASK         0x80000
#define TPC0_CFG_KEWNEW_TENSOW_13_TENSOW_CONFIG_WMW_WESEWV_SHIFT     20
#define TPC0_CFG_KEWNEW_TENSOW_13_TENSOW_CONFIG_WMW_WESEWV_MASK      0x100000
#define TPC0_CFG_KEWNEW_TENSOW_13_TENSOW_CONFIG_WMW_OP_SHIFT         21
#define TPC0_CFG_KEWNEW_TENSOW_13_TENSOW_CONFIG_WMW_OP_MASK          0x600000

/* TPC0_CFG_KEWNEW_TENSOW_13_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_0_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_0_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_13_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_0_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_0_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_13_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_1_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_1_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_13_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_1_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_1_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_13_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_2_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_2_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_13_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_2_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_2_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_13_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_3_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_3_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_13_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_3_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_3_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_13_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_4_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_4_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_13_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_4_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_13_DIM_4_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_14_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_14_BASE_ADDW_WOW_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_14_BASE_ADDW_WOW_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_14_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_14_BASE_ADDW_HIGH_V_SHIFT             0
#define TPC0_CFG_KEWNEW_TENSOW_14_BASE_ADDW_HIGH_V_MASK              0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_14_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_14_PADDING_VAWUE_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_14_PADDING_VAWUE_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_14_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_14_TENSOW_CONFIG_DATA_TYPE_SHIFT      0
#define TPC0_CFG_KEWNEW_TENSOW_14_TENSOW_CONFIG_DATA_TYPE_MASK       0x7
#define TPC0_CFG_KEWNEW_TENSOW_14_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT 8
#define TPC0_CFG_KEWNEW_TENSOW_14_TENSOW_CONFIG_VAWID_DIM_MASK_MASK  0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_14_TENSOW_CONFIG_WAST_DIM_SHIFT       16
#define TPC0_CFG_KEWNEW_TENSOW_14_TENSOW_CONFIG_WAST_DIM_MASK        0x70000
#define TPC0_CFG_KEWNEW_TENSOW_14_TENSOW_CONFIG_WMW_SET_SHIFT        19
#define TPC0_CFG_KEWNEW_TENSOW_14_TENSOW_CONFIG_WMW_SET_MASK         0x80000
#define TPC0_CFG_KEWNEW_TENSOW_14_TENSOW_CONFIG_WMW_WESEWV_SHIFT     20
#define TPC0_CFG_KEWNEW_TENSOW_14_TENSOW_CONFIG_WMW_WESEWV_MASK      0x100000
#define TPC0_CFG_KEWNEW_TENSOW_14_TENSOW_CONFIG_WMW_OP_SHIFT         21
#define TPC0_CFG_KEWNEW_TENSOW_14_TENSOW_CONFIG_WMW_OP_MASK          0x600000

/* TPC0_CFG_KEWNEW_TENSOW_14_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_0_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_0_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_14_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_0_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_0_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_14_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_1_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_1_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_14_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_1_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_1_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_14_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_2_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_2_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_14_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_2_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_2_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_14_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_3_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_3_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_14_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_3_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_3_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_14_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_4_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_4_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_14_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_4_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_14_DIM_4_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_15_BASE_ADDW_WOW */
#define TPC0_CFG_KEWNEW_TENSOW_15_BASE_ADDW_WOW_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_15_BASE_ADDW_WOW_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_15_BASE_ADDW_HIGH */
#define TPC0_CFG_KEWNEW_TENSOW_15_BASE_ADDW_HIGH_V_SHIFT             0
#define TPC0_CFG_KEWNEW_TENSOW_15_BASE_ADDW_HIGH_V_MASK              0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_15_PADDING_VAWUE */
#define TPC0_CFG_KEWNEW_TENSOW_15_PADDING_VAWUE_V_SHIFT              0
#define TPC0_CFG_KEWNEW_TENSOW_15_PADDING_VAWUE_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_15_TENSOW_CONFIG */
#define TPC0_CFG_KEWNEW_TENSOW_15_TENSOW_CONFIG_DATA_TYPE_SHIFT      0
#define TPC0_CFG_KEWNEW_TENSOW_15_TENSOW_CONFIG_DATA_TYPE_MASK       0x7
#define TPC0_CFG_KEWNEW_TENSOW_15_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT 8
#define TPC0_CFG_KEWNEW_TENSOW_15_TENSOW_CONFIG_VAWID_DIM_MASK_MASK  0x1F00
#define TPC0_CFG_KEWNEW_TENSOW_15_TENSOW_CONFIG_WAST_DIM_SHIFT       16
#define TPC0_CFG_KEWNEW_TENSOW_15_TENSOW_CONFIG_WAST_DIM_MASK        0x70000
#define TPC0_CFG_KEWNEW_TENSOW_15_TENSOW_CONFIG_WMW_SET_SHIFT        19
#define TPC0_CFG_KEWNEW_TENSOW_15_TENSOW_CONFIG_WMW_SET_MASK         0x80000
#define TPC0_CFG_KEWNEW_TENSOW_15_TENSOW_CONFIG_WMW_WESEWV_SHIFT     20
#define TPC0_CFG_KEWNEW_TENSOW_15_TENSOW_CONFIG_WMW_WESEWV_MASK      0x100000
#define TPC0_CFG_KEWNEW_TENSOW_15_TENSOW_CONFIG_WMW_OP_SHIFT         21
#define TPC0_CFG_KEWNEW_TENSOW_15_TENSOW_CONFIG_WMW_OP_MASK          0x600000

/* TPC0_CFG_KEWNEW_TENSOW_15_DIM_0_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_0_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_0_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_15_DIM_0_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_0_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_0_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_15_DIM_1_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_1_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_1_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_15_DIM_1_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_1_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_1_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_15_DIM_2_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_2_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_2_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_15_DIM_2_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_2_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_2_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_15_DIM_3_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_3_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_3_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_15_DIM_3_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_3_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_3_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_15_DIM_4_SIZE */
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_4_SIZE_V_SHIFT                 0
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_4_SIZE_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TENSOW_15_DIM_4_STWIDE */
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_4_STWIDE_V_SHIFT               0
#define TPC0_CFG_KEWNEW_TENSOW_15_DIM_4_STWIDE_V_MASK                0xFFFFFFFF

/* TPC0_CFG_KEWNEW_SYNC_OBJECT_MESSAGE */
#define TPC0_CFG_KEWNEW_SYNC_OBJECT_MESSAGE_SO_WWITE_VAWUE_SHIFT     0
#define TPC0_CFG_KEWNEW_SYNC_OBJECT_MESSAGE_SO_WWITE_VAWUE_MASK      0xFFFF
#define TPC0_CFG_KEWNEW_SYNC_OBJECT_MESSAGE_WSV_SHIFT                16
#define TPC0_CFG_KEWNEW_SYNC_OBJECT_MESSAGE_WSV_MASK                 0x1FFF0000
#define TPC0_CFG_KEWNEW_SYNC_OBJECT_MESSAGE_SO_OPEWATION_SHIFT       29
#define TPC0_CFG_KEWNEW_SYNC_OBJECT_MESSAGE_SO_OPEWATION_MASK        0xE0000000

/* TPC0_CFG_KEWNEW_SYNC_OBJECT_ADDW */
#define TPC0_CFG_KEWNEW_SYNC_OBJECT_ADDW_V_SHIFT                     0
#define TPC0_CFG_KEWNEW_SYNC_OBJECT_ADDW_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_KEWNEW_KEWNEW_BASE_ADDWESS_WOW */
#define TPC0_CFG_KEWNEW_KEWNEW_BASE_ADDWESS_WOW_V_SHIFT              0
#define TPC0_CFG_KEWNEW_KEWNEW_BASE_ADDWESS_WOW_V_MASK               0xFFFFFFFF

/* TPC0_CFG_KEWNEW_KEWNEW_BASE_ADDWESS_HIGH */
#define TPC0_CFG_KEWNEW_KEWNEW_BASE_ADDWESS_HIGH_V_SHIFT             0
#define TPC0_CFG_KEWNEW_KEWNEW_BASE_ADDWESS_HIGH_V_MASK              0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_BASE_DIM_0 */
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_0_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_0_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_SIZE_DIM_0 */
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_0_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_0_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_BASE_DIM_1 */
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_1_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_1_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_SIZE_DIM_1 */
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_1_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_1_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_BASE_DIM_2 */
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_2_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_2_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_SIZE_DIM_2 */
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_2_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_2_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_BASE_DIM_3 */
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_3_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_3_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_SIZE_DIM_3 */
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_3_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_3_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_BASE_DIM_4 */
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_4_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_BASE_DIM_4_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_TID_SIZE_DIM_4 */
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_4_V_SHIFT                       0
#define TPC0_CFG_KEWNEW_TID_SIZE_DIM_4_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_KEWNEW_KEWNEW_CONFIG */
#define TPC0_CFG_KEWNEW_KEWNEW_CONFIG_SMAWW_VWM_SHIFT                0
#define TPC0_CFG_KEWNEW_KEWNEW_CONFIG_SMAWW_VWM_MASK                 0x1
#define TPC0_CFG_KEWNEW_KEWNEW_CONFIG_ASO_EVICT_W0_SHIFT             1
#define TPC0_CFG_KEWNEW_KEWNEW_CONFIG_ASO_EVICT_W0_MASK              0x2
#define TPC0_CFG_KEWNEW_KEWNEW_CONFIG_NUM_VAWID_SWFS_SHIFT           2
#define TPC0_CFG_KEWNEW_KEWNEW_CONFIG_NUM_VAWID_SWFS_MASK            0xFC
#define TPC0_CFG_KEWNEW_KEWNEW_CONFIG_WD_WATE_WIMIT_WST_TOKEN_SHIFT  8
#define TPC0_CFG_KEWNEW_KEWNEW_CONFIG_WD_WATE_WIMIT_WST_TOKEN_MASK   0xFF00
#define TPC0_CFG_KEWNEW_KEWNEW_CONFIG_WW_WATE_WIMIT_WST_TOKEN_SHIFT  16
#define TPC0_CFG_KEWNEW_KEWNEW_CONFIG_WW_WATE_WIMIT_WST_TOKEN_MASK   0xFF0000

/* TPC0_CFG_KEWNEW_KEWNEW_ID */
#define TPC0_CFG_KEWNEW_KEWNEW_ID_V_SHIFT                            0
#define TPC0_CFG_KEWNEW_KEWNEW_ID_V_MASK                             0xFFFF

/* TPC0_CFG_KEWNEW_SWF */
#define TPC0_CFG_KEWNEW_SWF_V_SHIFT                                  0
#define TPC0_CFG_KEWNEW_SWF_V_MASK                                   0xFFFFFFFF

/* TPC0_CFG_WOUND_CSW */
#define TPC0_CFG_WOUND_CSW_MODE_SHIFT                                0
#define TPC0_CFG_WOUND_CSW_MODE_MASK                                 0x7

/* TPC0_CFG_PWOT */
#define TPC0_CFG_PWOT_AWPWOT_SHIFT                                   0
#define TPC0_CFG_PWOT_AWPWOT_MASK                                    0x7
#define TPC0_CFG_PWOT_AWPWOT_SHIFT                                   3
#define TPC0_CFG_PWOT_AWPWOT_MASK                                    0x38

/* TPC0_CFG_SEMAPHOWE */
#define TPC0_CFG_SEMAPHOWE_V_SHIFT                                   0
#define TPC0_CFG_SEMAPHOWE_V_MASK                                    0xFFFFFFFF

/* TPC0_CFG_VFWAGS */
#define TPC0_CFG_VFWAGS_V_SHIFT                                      0
#define TPC0_CFG_VFWAGS_V_MASK                                       0xF

/* TPC0_CFG_SFWAGS */
#define TPC0_CFG_SFWAGS_V_SHIFT                                      0
#define TPC0_CFG_SFWAGS_V_MASK                                       0xF

/* TPC0_CFG_WFSW_POWYNOM */
#define TPC0_CFG_WFSW_POWYNOM_V_SHIFT                                0
#define TPC0_CFG_WFSW_POWYNOM_V_MASK                                 0xFFFFFFFF

/* TPC0_CFG_STATUS */
#define TPC0_CFG_STATUS_SCAWAW_PIPE_EMPTY_SHIFT                      1
#define TPC0_CFG_STATUS_SCAWAW_PIPE_EMPTY_MASK                       0x2
#define TPC0_CFG_STATUS_VECTOW_PIPE_EMPTY_SHIFT                      2
#define TPC0_CFG_STATUS_VECTOW_PIPE_EMPTY_MASK                       0x4
#define TPC0_CFG_STATUS_IQ_EMPTY_SHIFT                               3
#define TPC0_CFG_STATUS_IQ_EMPTY_MASK                                0x8
#define TPC0_CFG_STATUS_SB_EMPTY_SHIFT                               5
#define TPC0_CFG_STATUS_SB_EMPTY_MASK                                0x20
#define TPC0_CFG_STATUS_QM_IDWE_SHIFT                                6
#define TPC0_CFG_STATUS_QM_IDWE_MASK                                 0x40
#define TPC0_CFG_STATUS_QM_WDY_SHIFT                                 7
#define TPC0_CFG_STATUS_QM_WDY_MASK                                  0x80

/* TPC0_CFG_CFG_BASE_ADDWESS_HIGH */
#define TPC0_CFG_CFG_BASE_ADDWESS_HIGH_V_SHIFT                       0
#define TPC0_CFG_CFG_BASE_ADDWESS_HIGH_V_MASK                        0xFFFFFFFF

/* TPC0_CFG_CFG_SUBTWACT_VAWUE */
#define TPC0_CFG_CFG_SUBTWACT_VAWUE_V_SHIFT                          0
#define TPC0_CFG_CFG_SUBTWACT_VAWUE_V_MASK                           0xFFFFFFFF

/* TPC0_CFG_SM_BASE_ADDWESS_HIGH */
#define TPC0_CFG_SM_BASE_ADDWESS_HIGH_V_SHIFT                        0
#define TPC0_CFG_SM_BASE_ADDWESS_HIGH_V_MASK                         0xFFFFFFFF

/* TPC0_CFG_TPC_CMD */
#define TPC0_CFG_TPC_CMD_ICACHE_INVAWIDATE_SHIFT                     0
#define TPC0_CFG_TPC_CMD_ICACHE_INVAWIDATE_MASK                      0x1
#define TPC0_CFG_TPC_CMD_DCACHE_INVAWIDATE_SHIFT                     1
#define TPC0_CFG_TPC_CMD_DCACHE_INVAWIDATE_MASK                      0x2
#define TPC0_CFG_TPC_CMD_WCACHE_INVAWIDATE_SHIFT                     2
#define TPC0_CFG_TPC_CMD_WCACHE_INVAWIDATE_MASK                      0x4
#define TPC0_CFG_TPC_CMD_TCACHE_INVAWIDATE_SHIFT                     3
#define TPC0_CFG_TPC_CMD_TCACHE_INVAWIDATE_MASK                      0x8
#define TPC0_CFG_TPC_CMD_ICACHE_PWEFETCH_64KB_SHIFT                  4
#define TPC0_CFG_TPC_CMD_ICACHE_PWEFETCH_64KB_MASK                   0x10
#define TPC0_CFG_TPC_CMD_ICACHE_PWEFETCH_32KB_SHIFT                  5
#define TPC0_CFG_TPC_CMD_ICACHE_PWEFETCH_32KB_MASK                   0x20
#define TPC0_CFG_TPC_CMD_QMAN_STOP_SHIFT                             6
#define TPC0_CFG_TPC_CMD_QMAN_STOP_MASK                              0x40

/* TPC0_CFG_TPC_EXECUTE */
#define TPC0_CFG_TPC_EXECUTE_V_SHIFT                                 0
#define TPC0_CFG_TPC_EXECUTE_V_MASK                                  0x1

/* TPC0_CFG_TPC_STAWW */
#define TPC0_CFG_TPC_STAWW_V_SHIFT                                   0
#define TPC0_CFG_TPC_STAWW_V_MASK                                    0x1

/* TPC0_CFG_ICACHE_BASE_ADDEWESS_WOW */
#define TPC0_CFG_ICACHE_BASE_ADDEWESS_WOW_V_SHIFT                    0
#define TPC0_CFG_ICACHE_BASE_ADDEWESS_WOW_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_ICACHE_BASE_ADDEWESS_HIGH */
#define TPC0_CFG_ICACHE_BASE_ADDEWESS_HIGH_V_SHIFT                   0
#define TPC0_CFG_ICACHE_BASE_ADDEWESS_HIGH_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_WD_WATE_WIMIT */
#define TPC0_CFG_WD_WATE_WIMIT_ENABWE_SHIFT                          0
#define TPC0_CFG_WD_WATE_WIMIT_ENABWE_MASK                           0x1
#define TPC0_CFG_WD_WATE_WIMIT_SATUWATION_SHIFT                      1
#define TPC0_CFG_WD_WATE_WIMIT_SATUWATION_MASK                       0x1FE
#define TPC0_CFG_WD_WATE_WIMIT_TIMEOUT_SHIFT                         9
#define TPC0_CFG_WD_WATE_WIMIT_TIMEOUT_MASK                          0x1FE00

/* TPC0_CFG_WW_WATE_WIMIT */
#define TPC0_CFG_WW_WATE_WIMIT_ENABWE_SHIFT                          0
#define TPC0_CFG_WW_WATE_WIMIT_ENABWE_MASK                           0x1
#define TPC0_CFG_WW_WATE_WIMIT_SATUWATION_SHIFT                      1
#define TPC0_CFG_WW_WATE_WIMIT_SATUWATION_MASK                       0x1FE
#define TPC0_CFG_WW_WATE_WIMIT_TIMEOUT_SHIFT                         9
#define TPC0_CFG_WW_WATE_WIMIT_TIMEOUT_MASK                          0x1FE00

/* TPC0_CFG_MSS_CONFIG */
#define TPC0_CFG_MSS_CONFIG_AWCACHE_SHIFT                            0
#define TPC0_CFG_MSS_CONFIG_AWCACHE_MASK                             0xF
#define TPC0_CFG_MSS_CONFIG_AWCACHE_SHIFT                            4
#define TPC0_CFG_MSS_CONFIG_AWCACHE_MASK                             0xF0
#define TPC0_CFG_MSS_CONFIG_ICACHE_FETCH_WINE_NUM_SHIFT              8
#define TPC0_CFG_MSS_CONFIG_ICACHE_FETCH_WINE_NUM_MASK               0x300
#define TPC0_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_SHIFT                   10
#define TPC0_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_MASK                    0x400
#define TPC0_CFG_MSS_CONFIG_DCACHE_PWEFETCH_DIS_SHIFT                11
#define TPC0_CFG_MSS_CONFIG_DCACHE_PWEFETCH_DIS_MASK                 0x800

/* TPC0_CFG_TPC_INTW_CAUSE */
#define TPC0_CFG_TPC_INTW_CAUSE_CAUSE_SHIFT                          0
#define TPC0_CFG_TPC_INTW_CAUSE_CAUSE_MASK                           0xFFFFF

/* TPC0_CFG_TPC_INTW_MASK */
#define TPC0_CFG_TPC_INTW_MASK_MASK_SHIFT                            0
#define TPC0_CFG_TPC_INTW_MASK_MASK_MASK                             0xFFFFF

/* TPC0_CFG_WQ_CWEDITS */
#define TPC0_CFG_WQ_CWEDITS_ST_G_SHIFT                               0
#define TPC0_CFG_WQ_CWEDITS_ST_G_MASK                                0xF
#define TPC0_CFG_WQ_CWEDITS_KEWNEW_FIFO_SHIFT                        4
#define TPC0_CFG_WQ_CWEDITS_KEWNEW_FIFO_MASK                         0x70

/* TPC0_CFG_AWUSEW_WO */
#define TPC0_CFG_AWUSEW_WO_V_SHIFT                                   0
#define TPC0_CFG_AWUSEW_WO_V_MASK                                    0x7FF

/* TPC0_CFG_AWUSEW_HI */
#define TPC0_CFG_AWUSEW_HI_V_SHIFT                                   11
#define TPC0_CFG_AWUSEW_HI_V_MASK                                    0x1800
#define TPC0_CFG_AWUSEW_HI_WSWV_SHIFT                                13
#define TPC0_CFG_AWUSEW_HI_WSWV_MASK                                 0xFFFFE000

/* TPC0_CFG_AWUSEW_WO */
#define TPC0_CFG_AWUSEW_WO_V_SHIFT                                   0
#define TPC0_CFG_AWUSEW_WO_V_MASK                                    0x7FF

/* TPC0_CFG_AWUSEW_HI */
#define TPC0_CFG_AWUSEW_HI_V_SHIFT                                   11
#define TPC0_CFG_AWUSEW_HI_V_MASK                                    0x1800
#define TPC0_CFG_AWUSEW_HI_WSWV_SHIFT                                13
#define TPC0_CFG_AWUSEW_HI_WSWV_MASK                                 0xFFFFE000

/* TPC0_CFG_OPCODE_EXEC */
#define TPC0_CFG_OPCODE_EXEC_SPU_OP_SHIFT                            0
#define TPC0_CFG_OPCODE_EXEC_SPU_OP_MASK                             0x7F
#define TPC0_CFG_OPCODE_EXEC_SPU_EN_SHIFT                            7
#define TPC0_CFG_OPCODE_EXEC_SPU_EN_MASK                             0x80
#define TPC0_CFG_OPCODE_EXEC_VPU_OP_SHIFT                            8
#define TPC0_CFG_OPCODE_EXEC_VPU_OP_MASK                             0x7F00
#define TPC0_CFG_OPCODE_EXEC_VPU_EN_SHIFT                            15
#define TPC0_CFG_OPCODE_EXEC_VPU_EN_MASK                             0x8000
#define TPC0_CFG_OPCODE_EXEC_WD_OP_SHIFT                             16
#define TPC0_CFG_OPCODE_EXEC_WD_OP_MASK                              0x7F0000
#define TPC0_CFG_OPCODE_EXEC_WD_EN_SHIFT                             23
#define TPC0_CFG_OPCODE_EXEC_WD_EN_MASK                              0x800000
#define TPC0_CFG_OPCODE_EXEC_ST_OP_SHIFT                             24
#define TPC0_CFG_OPCODE_EXEC_ST_OP_MASK                              0x7F000000
#define TPC0_CFG_OPCODE_EXEC_ST_EN_SHIFT                             31
#define TPC0_CFG_OPCODE_EXEC_ST_EN_MASK                              0x80000000

/* TPC0_CFG_WUT_FUNC32_BASE_ADDW_WO */
#define TPC0_CFG_WUT_FUNC32_BASE_ADDW_WO_V_SHIFT                     0
#define TPC0_CFG_WUT_FUNC32_BASE_ADDW_WO_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_WUT_FUNC32_BASE_ADDW_HI */
#define TPC0_CFG_WUT_FUNC32_BASE_ADDW_HI_V_SHIFT                     0
#define TPC0_CFG_WUT_FUNC32_BASE_ADDW_HI_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_WUT_FUNC64_BASE_ADDW_WO */
#define TPC0_CFG_WUT_FUNC64_BASE_ADDW_WO_V_SHIFT                     0
#define TPC0_CFG_WUT_FUNC64_BASE_ADDW_WO_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_WUT_FUNC64_BASE_ADDW_HI */
#define TPC0_CFG_WUT_FUNC64_BASE_ADDW_HI_V_SHIFT                     0
#define TPC0_CFG_WUT_FUNC64_BASE_ADDW_HI_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_WUT_FUNC128_BASE_ADDW_WO */
#define TPC0_CFG_WUT_FUNC128_BASE_ADDW_WO_V_SHIFT                    0
#define TPC0_CFG_WUT_FUNC128_BASE_ADDW_WO_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_WUT_FUNC128_BASE_ADDW_HI */
#define TPC0_CFG_WUT_FUNC128_BASE_ADDW_HI_V_SHIFT                    0
#define TPC0_CFG_WUT_FUNC128_BASE_ADDW_HI_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_WUT_FUNC256_BASE_ADDW_WO */
#define TPC0_CFG_WUT_FUNC256_BASE_ADDW_WO_V_SHIFT                    0
#define TPC0_CFG_WUT_FUNC256_BASE_ADDW_WO_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_WUT_FUNC256_BASE_ADDW_HI */
#define TPC0_CFG_WUT_FUNC256_BASE_ADDW_HI_V_SHIFT                    0
#define TPC0_CFG_WUT_FUNC256_BASE_ADDW_HI_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_TSB_CFG_MAX_SIZE */
#define TPC0_CFG_TSB_CFG_MAX_SIZE_DATA_SHIFT                         0
#define TPC0_CFG_TSB_CFG_MAX_SIZE_DATA_MASK                          0xFFFF
#define TPC0_CFG_TSB_CFG_MAX_SIZE_MD_SHIFT                           16
#define TPC0_CFG_TSB_CFG_MAX_SIZE_MD_MASK                            0xFFFF0000

/* TPC0_CFG_TSB_CFG */
#define TPC0_CFG_TSB_CFG_FOWCE_MISS_SHIFT                            0
#define TPC0_CFG_TSB_CFG_FOWCE_MISS_MASK                             0x1
#define TPC0_CFG_TSB_CFG_MAX_OS_SHIFT                                1
#define TPC0_CFG_TSB_CFG_MAX_OS_MASK                                 0x1FFFE

/* TPC0_CFG_DBGMEM_ADD */
#define TPC0_CFG_DBGMEM_ADD_V_SHIFT                                  0
#define TPC0_CFG_DBGMEM_ADD_V_MASK                                   0xFFFFFFFF

/* TPC0_CFG_DBGMEM_DATA_WW */
#define TPC0_CFG_DBGMEM_DATA_WW_V_SHIFT                              0
#define TPC0_CFG_DBGMEM_DATA_WW_V_MASK                               0xFFFFFFFF

/* TPC0_CFG_DBGMEM_DATA_WD */
#define TPC0_CFG_DBGMEM_DATA_WD_V_SHIFT                              0
#define TPC0_CFG_DBGMEM_DATA_WD_V_MASK                               0xFFFFFFFF

/* TPC0_CFG_DBGMEM_CTWW */
#define TPC0_CFG_DBGMEM_CTWW_WW_NWD_SHIFT                            0
#define TPC0_CFG_DBGMEM_CTWW_WW_NWD_MASK                             0x1

/* TPC0_CFG_DBGMEM_WC */
#define TPC0_CFG_DBGMEM_WC_VAWID_SHIFT                               0
#define TPC0_CFG_DBGMEM_WC_VAWID_MASK                                0x1

/* TPC0_CFG_TSB_INFWIGHT_CNTW */
#define TPC0_CFG_TSB_INFWIGHT_CNTW_V_SHIFT                           0
#define TPC0_CFG_TSB_INFWIGHT_CNTW_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_WQ_INFWIGHT_CNTW */
#define TPC0_CFG_WQ_INFWIGHT_CNTW_HBW_SHIFT                          0
#define TPC0_CFG_WQ_INFWIGHT_CNTW_HBW_MASK                           0xFFFF
#define TPC0_CFG_WQ_INFWIGHT_CNTW_WBW_SHIFT                          16
#define TPC0_CFG_WQ_INFWIGHT_CNTW_WBW_MASK                           0xF0000

/* TPC0_CFG_WQ_WBW_TOTAW_CNTW */
#define TPC0_CFG_WQ_WBW_TOTAW_CNTW_V_SHIFT                           0
#define TPC0_CFG_WQ_WBW_TOTAW_CNTW_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_WQ_HBW_TOTAW_CNTW */
#define TPC0_CFG_WQ_HBW_TOTAW_CNTW_V_SHIFT                           0
#define TPC0_CFG_WQ_HBW_TOTAW_CNTW_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_IWQ_OCCOUPY_CNTW */
#define TPC0_CFG_IWQ_OCCOUPY_CNTW_V_SHIFT                            0
#define TPC0_CFG_IWQ_OCCOUPY_CNTW_V_MASK                             0xFFFFFFFF

/* TPC0_CFG_FUNC_MBIST_CNTWW */
#define TPC0_CFG_FUNC_MBIST_CNTWW_MBIST_STAWT_SHIFT                  0
#define TPC0_CFG_FUNC_MBIST_CNTWW_MBIST_STAWT_MASK                   0x1
#define TPC0_CFG_FUNC_MBIST_CNTWW_MBIST_DONE_SHIFT                   1
#define TPC0_CFG_FUNC_MBIST_CNTWW_MBIST_DONE_MASK                    0x2
#define TPC0_CFG_FUNC_MBIST_CNTWW_MBIST_ACTIVE_SHIFT                 2
#define TPC0_CFG_FUNC_MBIST_CNTWW_MBIST_ACTIVE_MASK                  0x4
#define TPC0_CFG_FUNC_MBIST_CNTWW_MBIST_FAIWED_SHIFT                 16
#define TPC0_CFG_FUNC_MBIST_CNTWW_MBIST_FAIWED_MASK                  0x3FF0000

/* TPC0_CFG_FUNC_MBIST_PAT */
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN0_EVEN_SHIFT            0
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN0_EVEN_MASK             0x3
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN0_ODD_SHIFT             2
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN0_ODD_MASK              0xC
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN1_EVEN_SHIFT            4
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN1_EVEN_MASK             0x30
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN1_ODD_SHIFT             6
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN1_ODD_MASK              0xC0
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN2_EVEN_SHIFT            8
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN2_EVEN_MASK             0x300
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN2_ODD_SHIFT             10
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTEWN2_ODD_MASK              0xC00

/* TPC0_CFG_FUNC_MBIST_MEM */
#define TPC0_CFG_FUNC_MBIST_MEM_MAX_ADDW_SHIFT                       0
#define TPC0_CFG_FUNC_MBIST_MEM_MAX_ADDW_MASK                        0x7FF
#define TPC0_CFG_FUNC_MBIST_MEM_PATTEWN_EN_SHIFT                     12
#define TPC0_CFG_FUNC_MBIST_MEM_PATTEWN_EN_MASK                      0x7000
#define TPC0_CFG_FUNC_MBIST_MEM_WAST_FAIWED_ADDW_SHIFT               16
#define TPC0_CFG_FUNC_MBIST_MEM_WAST_FAIWED_ADDW_MASK                0x7FF0000
#define TPC0_CFG_FUNC_MBIST_MEM_WAST_FAIWED_PATTEWN_SHIFT            28
#define TPC0_CFG_FUNC_MBIST_MEM_WAST_FAIWED_PATTEWN_MASK             0x70000000

/* TPC0_CFG_QM_TENSOW_0_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_0_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_0_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_0_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_0_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_0_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_0_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_DATA_TYPE_MASK            0x7
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_WAST_DIM_MASK             0x70000
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_WMW_SET_SHIFT             19
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_WMW_SET_MASK              0x80000
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_WMW_WESEWV_SHIFT          20
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_WMW_WESEWV_MASK           0x100000
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_WMW_OP_SHIFT              21
#define TPC0_CFG_QM_TENSOW_0_TENSOW_CONFIG_WMW_OP_MASK               0x600000

/* TPC0_CFG_QM_TENSOW_0_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_0_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_0_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_0_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_0_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_0_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_0_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_0_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_0_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_0_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_0_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_0_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_0_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_0_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_0_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_0_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_0_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_0_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_0_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_0_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_0_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_0_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_1_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_1_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_1_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_1_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_1_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_1_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_DATA_TYPE_MASK            0x7
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_WAST_DIM_MASK             0x70000
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_WMW_SET_SHIFT             19
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_WMW_SET_MASK              0x80000
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_WMW_WESEWV_SHIFT          20
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_WMW_WESEWV_MASK           0x100000
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_WMW_OP_SHIFT              21
#define TPC0_CFG_QM_TENSOW_1_TENSOW_CONFIG_WMW_OP_MASK               0x600000

/* TPC0_CFG_QM_TENSOW_1_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_1_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_1_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_1_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_1_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_1_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_1_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_1_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_1_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_1_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_1_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_1_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_1_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_1_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_1_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_1_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_1_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_1_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_1_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_1_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_1_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_1_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_2_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_2_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_2_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_2_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_2_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_2_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_DATA_TYPE_MASK            0x7
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_WAST_DIM_MASK             0x70000
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_WMW_SET_SHIFT             19
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_WMW_SET_MASK              0x80000
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_WMW_WESEWV_SHIFT          20
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_WMW_WESEWV_MASK           0x100000
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_WMW_OP_SHIFT              21
#define TPC0_CFG_QM_TENSOW_2_TENSOW_CONFIG_WMW_OP_MASK               0x600000

/* TPC0_CFG_QM_TENSOW_2_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_2_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_2_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_2_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_2_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_2_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_2_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_2_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_2_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_2_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_2_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_2_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_2_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_2_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_2_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_2_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_2_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_2_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_2_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_2_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_2_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_2_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_3_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_3_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_3_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_3_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_3_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_3_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_DATA_TYPE_MASK            0x7
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_WAST_DIM_MASK             0x70000
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_WMW_SET_SHIFT             19
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_WMW_SET_MASK              0x80000
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_WMW_WESEWV_SHIFT          20
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_WMW_WESEWV_MASK           0x100000
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_WMW_OP_SHIFT              21
#define TPC0_CFG_QM_TENSOW_3_TENSOW_CONFIG_WMW_OP_MASK               0x600000

/* TPC0_CFG_QM_TENSOW_3_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_3_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_3_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_3_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_3_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_3_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_3_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_3_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_3_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_3_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_3_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_3_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_3_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_3_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_3_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_3_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_3_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_3_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_3_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_3_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_3_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_3_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_4_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_4_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_4_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_4_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_4_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_4_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_DATA_TYPE_MASK            0x7
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_WAST_DIM_MASK             0x70000
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_WMW_SET_SHIFT             19
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_WMW_SET_MASK              0x80000
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_WMW_WESEWV_SHIFT          20
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_WMW_WESEWV_MASK           0x100000
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_WMW_OP_SHIFT              21
#define TPC0_CFG_QM_TENSOW_4_TENSOW_CONFIG_WMW_OP_MASK               0x600000

/* TPC0_CFG_QM_TENSOW_4_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_4_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_4_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_4_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_4_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_4_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_4_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_4_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_4_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_4_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_4_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_4_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_4_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_4_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_4_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_4_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_4_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_4_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_4_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_4_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_4_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_4_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_5_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_5_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_5_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_5_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_5_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_5_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_DATA_TYPE_MASK            0x7
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_WAST_DIM_MASK             0x70000
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_WMW_SET_SHIFT             19
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_WMW_SET_MASK              0x80000
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_WMW_WESEWV_SHIFT          20
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_WMW_WESEWV_MASK           0x100000
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_WMW_OP_SHIFT              21
#define TPC0_CFG_QM_TENSOW_5_TENSOW_CONFIG_WMW_OP_MASK               0x600000

/* TPC0_CFG_QM_TENSOW_5_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_5_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_5_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_5_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_5_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_5_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_5_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_5_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_5_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_5_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_5_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_5_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_5_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_5_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_5_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_5_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_5_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_5_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_5_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_5_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_5_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_5_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_6_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_6_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_6_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_6_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_6_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_6_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_DATA_TYPE_MASK            0x7
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_WAST_DIM_MASK             0x70000
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_WMW_SET_SHIFT             19
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_WMW_SET_MASK              0x80000
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_WMW_WESEWV_SHIFT          20
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_WMW_WESEWV_MASK           0x100000
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_WMW_OP_SHIFT              21
#define TPC0_CFG_QM_TENSOW_6_TENSOW_CONFIG_WMW_OP_MASK               0x600000

/* TPC0_CFG_QM_TENSOW_6_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_6_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_6_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_6_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_6_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_6_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_6_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_6_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_6_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_6_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_6_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_6_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_6_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_6_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_6_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_6_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_6_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_6_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_6_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_6_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_6_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_6_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_7_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_7_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_7_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_7_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_7_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_7_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_DATA_TYPE_MASK            0x7
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_WAST_DIM_MASK             0x70000
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_WMW_SET_SHIFT             19
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_WMW_SET_MASK              0x80000
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_WMW_WESEWV_SHIFT          20
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_WMW_WESEWV_MASK           0x100000
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_WMW_OP_SHIFT              21
#define TPC0_CFG_QM_TENSOW_7_TENSOW_CONFIG_WMW_OP_MASK               0x600000

/* TPC0_CFG_QM_TENSOW_7_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_7_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_7_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_7_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_7_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_7_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_7_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_7_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_7_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_7_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_7_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_7_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_7_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_7_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_7_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_7_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_7_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_7_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_7_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_7_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_7_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_7_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_8_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_8_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_8_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_8_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_8_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_8_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_8_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_8_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_8_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_8_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_8_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_8_TENSOW_CONFIG_DATA_TYPE_MASK            0x7
#define TPC0_CFG_QM_TENSOW_8_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_8_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_8_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_8_TENSOW_CONFIG_WAST_DIM_MASK             0x70000
#define TPC0_CFG_QM_TENSOW_8_TENSOW_CONFIG_WMW_SET_SHIFT             19
#define TPC0_CFG_QM_TENSOW_8_TENSOW_CONFIG_WMW_SET_MASK              0x80000
#define TPC0_CFG_QM_TENSOW_8_TENSOW_CONFIG_WMW_WESEWV_SHIFT          20
#define TPC0_CFG_QM_TENSOW_8_TENSOW_CONFIG_WMW_WESEWV_MASK           0x100000
#define TPC0_CFG_QM_TENSOW_8_TENSOW_CONFIG_WMW_OP_SHIFT              21
#define TPC0_CFG_QM_TENSOW_8_TENSOW_CONFIG_WMW_OP_MASK               0x600000

/* TPC0_CFG_QM_TENSOW_8_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_8_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_8_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_8_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_8_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_8_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_8_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_8_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_8_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_8_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_8_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_8_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_8_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_8_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_8_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_8_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_8_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_8_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_8_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_8_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_8_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_8_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_8_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_8_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_8_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_8_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_8_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_8_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_8_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_8_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_9_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_9_BASE_ADDW_WOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_9_BASE_ADDW_WOW_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_9_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_9_BASE_ADDW_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_9_BASE_ADDW_HIGH_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_9_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_9_PADDING_VAWUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_9_PADDING_VAWUE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_9_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_9_TENSOW_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOW_9_TENSOW_CONFIG_DATA_TYPE_MASK            0x7
#define TPC0_CFG_QM_TENSOW_9_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOW_9_TENSOW_CONFIG_VAWID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOW_9_TENSOW_CONFIG_WAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOW_9_TENSOW_CONFIG_WAST_DIM_MASK             0x70000
#define TPC0_CFG_QM_TENSOW_9_TENSOW_CONFIG_WMW_SET_SHIFT             19
#define TPC0_CFG_QM_TENSOW_9_TENSOW_CONFIG_WMW_SET_MASK              0x80000
#define TPC0_CFG_QM_TENSOW_9_TENSOW_CONFIG_WMW_WESEWV_SHIFT          20
#define TPC0_CFG_QM_TENSOW_9_TENSOW_CONFIG_WMW_WESEWV_MASK           0x100000
#define TPC0_CFG_QM_TENSOW_9_TENSOW_CONFIG_WMW_OP_SHIFT              21
#define TPC0_CFG_QM_TENSOW_9_TENSOW_CONFIG_WMW_OP_MASK               0x600000

/* TPC0_CFG_QM_TENSOW_9_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_9_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_9_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_9_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_9_DIM_0_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_9_DIM_0_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_9_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_9_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_9_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_9_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_9_DIM_1_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_9_DIM_1_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_9_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_9_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_9_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_9_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_9_DIM_2_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_9_DIM_2_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_9_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_9_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_9_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_9_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_9_DIM_3_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_9_DIM_3_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_9_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_9_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOW_9_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_9_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_9_DIM_4_STWIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOW_9_DIM_4_STWIDE_V_MASK                     0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_10_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_10_BASE_ADDW_WOW_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_10_BASE_ADDW_WOW_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_10_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_10_BASE_ADDW_HIGH_V_SHIFT                 0
#define TPC0_CFG_QM_TENSOW_10_BASE_ADDW_HIGH_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_10_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_10_PADDING_VAWUE_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_10_PADDING_VAWUE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_10_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_10_TENSOW_CONFIG_DATA_TYPE_SHIFT          0
#define TPC0_CFG_QM_TENSOW_10_TENSOW_CONFIG_DATA_TYPE_MASK           0x7
#define TPC0_CFG_QM_TENSOW_10_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT     8
#define TPC0_CFG_QM_TENSOW_10_TENSOW_CONFIG_VAWID_DIM_MASK_MASK      0x1F00
#define TPC0_CFG_QM_TENSOW_10_TENSOW_CONFIG_WAST_DIM_SHIFT           16
#define TPC0_CFG_QM_TENSOW_10_TENSOW_CONFIG_WAST_DIM_MASK            0x70000
#define TPC0_CFG_QM_TENSOW_10_TENSOW_CONFIG_WMW_SET_SHIFT            19
#define TPC0_CFG_QM_TENSOW_10_TENSOW_CONFIG_WMW_SET_MASK             0x80000
#define TPC0_CFG_QM_TENSOW_10_TENSOW_CONFIG_WMW_WESEWV_SHIFT         20
#define TPC0_CFG_QM_TENSOW_10_TENSOW_CONFIG_WMW_WESEWV_MASK          0x100000
#define TPC0_CFG_QM_TENSOW_10_TENSOW_CONFIG_WMW_OP_SHIFT             21
#define TPC0_CFG_QM_TENSOW_10_TENSOW_CONFIG_WMW_OP_MASK              0x600000

/* TPC0_CFG_QM_TENSOW_10_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_10_DIM_0_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_10_DIM_0_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_10_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_10_DIM_0_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_10_DIM_0_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_10_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_10_DIM_1_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_10_DIM_1_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_10_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_10_DIM_1_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_10_DIM_1_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_10_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_10_DIM_2_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_10_DIM_2_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_10_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_10_DIM_2_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_10_DIM_2_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_10_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_10_DIM_3_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_10_DIM_3_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_10_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_10_DIM_3_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_10_DIM_3_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_10_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_10_DIM_4_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_10_DIM_4_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_10_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_10_DIM_4_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_10_DIM_4_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_11_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_11_BASE_ADDW_WOW_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_11_BASE_ADDW_WOW_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_11_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_11_BASE_ADDW_HIGH_V_SHIFT                 0
#define TPC0_CFG_QM_TENSOW_11_BASE_ADDW_HIGH_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_11_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_11_PADDING_VAWUE_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_11_PADDING_VAWUE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_11_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_11_TENSOW_CONFIG_DATA_TYPE_SHIFT          0
#define TPC0_CFG_QM_TENSOW_11_TENSOW_CONFIG_DATA_TYPE_MASK           0x7
#define TPC0_CFG_QM_TENSOW_11_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT     8
#define TPC0_CFG_QM_TENSOW_11_TENSOW_CONFIG_VAWID_DIM_MASK_MASK      0x1F00
#define TPC0_CFG_QM_TENSOW_11_TENSOW_CONFIG_WAST_DIM_SHIFT           16
#define TPC0_CFG_QM_TENSOW_11_TENSOW_CONFIG_WAST_DIM_MASK            0x70000
#define TPC0_CFG_QM_TENSOW_11_TENSOW_CONFIG_WMW_SET_SHIFT            19
#define TPC0_CFG_QM_TENSOW_11_TENSOW_CONFIG_WMW_SET_MASK             0x80000
#define TPC0_CFG_QM_TENSOW_11_TENSOW_CONFIG_WMW_WESEWV_SHIFT         20
#define TPC0_CFG_QM_TENSOW_11_TENSOW_CONFIG_WMW_WESEWV_MASK          0x100000
#define TPC0_CFG_QM_TENSOW_11_TENSOW_CONFIG_WMW_OP_SHIFT             21
#define TPC0_CFG_QM_TENSOW_11_TENSOW_CONFIG_WMW_OP_MASK              0x600000

/* TPC0_CFG_QM_TENSOW_11_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_11_DIM_0_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_11_DIM_0_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_11_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_11_DIM_0_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_11_DIM_0_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_11_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_11_DIM_1_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_11_DIM_1_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_11_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_11_DIM_1_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_11_DIM_1_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_11_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_11_DIM_2_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_11_DIM_2_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_11_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_11_DIM_2_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_11_DIM_2_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_11_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_11_DIM_3_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_11_DIM_3_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_11_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_11_DIM_3_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_11_DIM_3_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_11_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_11_DIM_4_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_11_DIM_4_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_11_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_11_DIM_4_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_11_DIM_4_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_12_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_12_BASE_ADDW_WOW_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_12_BASE_ADDW_WOW_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_12_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_12_BASE_ADDW_HIGH_V_SHIFT                 0
#define TPC0_CFG_QM_TENSOW_12_BASE_ADDW_HIGH_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_12_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_12_PADDING_VAWUE_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_12_PADDING_VAWUE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_12_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_12_TENSOW_CONFIG_DATA_TYPE_SHIFT          0
#define TPC0_CFG_QM_TENSOW_12_TENSOW_CONFIG_DATA_TYPE_MASK           0x7
#define TPC0_CFG_QM_TENSOW_12_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT     8
#define TPC0_CFG_QM_TENSOW_12_TENSOW_CONFIG_VAWID_DIM_MASK_MASK      0x1F00
#define TPC0_CFG_QM_TENSOW_12_TENSOW_CONFIG_WAST_DIM_SHIFT           16
#define TPC0_CFG_QM_TENSOW_12_TENSOW_CONFIG_WAST_DIM_MASK            0x70000
#define TPC0_CFG_QM_TENSOW_12_TENSOW_CONFIG_WMW_SET_SHIFT            19
#define TPC0_CFG_QM_TENSOW_12_TENSOW_CONFIG_WMW_SET_MASK             0x80000
#define TPC0_CFG_QM_TENSOW_12_TENSOW_CONFIG_WMW_WESEWV_SHIFT         20
#define TPC0_CFG_QM_TENSOW_12_TENSOW_CONFIG_WMW_WESEWV_MASK          0x100000
#define TPC0_CFG_QM_TENSOW_12_TENSOW_CONFIG_WMW_OP_SHIFT             21
#define TPC0_CFG_QM_TENSOW_12_TENSOW_CONFIG_WMW_OP_MASK              0x600000

/* TPC0_CFG_QM_TENSOW_12_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_12_DIM_0_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_12_DIM_0_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_12_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_12_DIM_0_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_12_DIM_0_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_12_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_12_DIM_1_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_12_DIM_1_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_12_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_12_DIM_1_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_12_DIM_1_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_12_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_12_DIM_2_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_12_DIM_2_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_12_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_12_DIM_2_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_12_DIM_2_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_12_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_12_DIM_3_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_12_DIM_3_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_12_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_12_DIM_3_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_12_DIM_3_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_12_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_12_DIM_4_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_12_DIM_4_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_12_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_12_DIM_4_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_12_DIM_4_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_13_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_13_BASE_ADDW_WOW_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_13_BASE_ADDW_WOW_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_13_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_13_BASE_ADDW_HIGH_V_SHIFT                 0
#define TPC0_CFG_QM_TENSOW_13_BASE_ADDW_HIGH_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_13_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_13_PADDING_VAWUE_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_13_PADDING_VAWUE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_13_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_13_TENSOW_CONFIG_DATA_TYPE_SHIFT          0
#define TPC0_CFG_QM_TENSOW_13_TENSOW_CONFIG_DATA_TYPE_MASK           0x7
#define TPC0_CFG_QM_TENSOW_13_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT     8
#define TPC0_CFG_QM_TENSOW_13_TENSOW_CONFIG_VAWID_DIM_MASK_MASK      0x1F00
#define TPC0_CFG_QM_TENSOW_13_TENSOW_CONFIG_WAST_DIM_SHIFT           16
#define TPC0_CFG_QM_TENSOW_13_TENSOW_CONFIG_WAST_DIM_MASK            0x70000
#define TPC0_CFG_QM_TENSOW_13_TENSOW_CONFIG_WMW_SET_SHIFT            19
#define TPC0_CFG_QM_TENSOW_13_TENSOW_CONFIG_WMW_SET_MASK             0x80000
#define TPC0_CFG_QM_TENSOW_13_TENSOW_CONFIG_WMW_WESEWV_SHIFT         20
#define TPC0_CFG_QM_TENSOW_13_TENSOW_CONFIG_WMW_WESEWV_MASK          0x100000
#define TPC0_CFG_QM_TENSOW_13_TENSOW_CONFIG_WMW_OP_SHIFT             21
#define TPC0_CFG_QM_TENSOW_13_TENSOW_CONFIG_WMW_OP_MASK              0x600000

/* TPC0_CFG_QM_TENSOW_13_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_13_DIM_0_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_13_DIM_0_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_13_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_13_DIM_0_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_13_DIM_0_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_13_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_13_DIM_1_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_13_DIM_1_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_13_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_13_DIM_1_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_13_DIM_1_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_13_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_13_DIM_2_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_13_DIM_2_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_13_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_13_DIM_2_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_13_DIM_2_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_13_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_13_DIM_3_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_13_DIM_3_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_13_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_13_DIM_3_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_13_DIM_3_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_13_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_13_DIM_4_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_13_DIM_4_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_13_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_13_DIM_4_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_13_DIM_4_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_14_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_14_BASE_ADDW_WOW_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_14_BASE_ADDW_WOW_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_14_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_14_BASE_ADDW_HIGH_V_SHIFT                 0
#define TPC0_CFG_QM_TENSOW_14_BASE_ADDW_HIGH_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_14_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_14_PADDING_VAWUE_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_14_PADDING_VAWUE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_14_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_14_TENSOW_CONFIG_DATA_TYPE_SHIFT          0
#define TPC0_CFG_QM_TENSOW_14_TENSOW_CONFIG_DATA_TYPE_MASK           0x7
#define TPC0_CFG_QM_TENSOW_14_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT     8
#define TPC0_CFG_QM_TENSOW_14_TENSOW_CONFIG_VAWID_DIM_MASK_MASK      0x1F00
#define TPC0_CFG_QM_TENSOW_14_TENSOW_CONFIG_WAST_DIM_SHIFT           16
#define TPC0_CFG_QM_TENSOW_14_TENSOW_CONFIG_WAST_DIM_MASK            0x70000
#define TPC0_CFG_QM_TENSOW_14_TENSOW_CONFIG_WMW_SET_SHIFT            19
#define TPC0_CFG_QM_TENSOW_14_TENSOW_CONFIG_WMW_SET_MASK             0x80000
#define TPC0_CFG_QM_TENSOW_14_TENSOW_CONFIG_WMW_WESEWV_SHIFT         20
#define TPC0_CFG_QM_TENSOW_14_TENSOW_CONFIG_WMW_WESEWV_MASK          0x100000
#define TPC0_CFG_QM_TENSOW_14_TENSOW_CONFIG_WMW_OP_SHIFT             21
#define TPC0_CFG_QM_TENSOW_14_TENSOW_CONFIG_WMW_OP_MASK              0x600000

/* TPC0_CFG_QM_TENSOW_14_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_14_DIM_0_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_14_DIM_0_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_14_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_14_DIM_0_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_14_DIM_0_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_14_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_14_DIM_1_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_14_DIM_1_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_14_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_14_DIM_1_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_14_DIM_1_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_14_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_14_DIM_2_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_14_DIM_2_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_14_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_14_DIM_2_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_14_DIM_2_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_14_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_14_DIM_3_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_14_DIM_3_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_14_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_14_DIM_3_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_14_DIM_3_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_14_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_14_DIM_4_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_14_DIM_4_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_14_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_14_DIM_4_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_14_DIM_4_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_15_BASE_ADDW_WOW */
#define TPC0_CFG_QM_TENSOW_15_BASE_ADDW_WOW_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_15_BASE_ADDW_WOW_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_15_BASE_ADDW_HIGH */
#define TPC0_CFG_QM_TENSOW_15_BASE_ADDW_HIGH_V_SHIFT                 0
#define TPC0_CFG_QM_TENSOW_15_BASE_ADDW_HIGH_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_15_PADDING_VAWUE */
#define TPC0_CFG_QM_TENSOW_15_PADDING_VAWUE_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOW_15_PADDING_VAWUE_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_15_TENSOW_CONFIG */
#define TPC0_CFG_QM_TENSOW_15_TENSOW_CONFIG_DATA_TYPE_SHIFT          0
#define TPC0_CFG_QM_TENSOW_15_TENSOW_CONFIG_DATA_TYPE_MASK           0x7
#define TPC0_CFG_QM_TENSOW_15_TENSOW_CONFIG_VAWID_DIM_MASK_SHIFT     8
#define TPC0_CFG_QM_TENSOW_15_TENSOW_CONFIG_VAWID_DIM_MASK_MASK      0x1F00
#define TPC0_CFG_QM_TENSOW_15_TENSOW_CONFIG_WAST_DIM_SHIFT           16
#define TPC0_CFG_QM_TENSOW_15_TENSOW_CONFIG_WAST_DIM_MASK            0x70000
#define TPC0_CFG_QM_TENSOW_15_TENSOW_CONFIG_WMW_SET_SHIFT            19
#define TPC0_CFG_QM_TENSOW_15_TENSOW_CONFIG_WMW_SET_MASK             0x80000
#define TPC0_CFG_QM_TENSOW_15_TENSOW_CONFIG_WMW_WESEWV_SHIFT         20
#define TPC0_CFG_QM_TENSOW_15_TENSOW_CONFIG_WMW_WESEWV_MASK          0x100000
#define TPC0_CFG_QM_TENSOW_15_TENSOW_CONFIG_WMW_OP_SHIFT             21
#define TPC0_CFG_QM_TENSOW_15_TENSOW_CONFIG_WMW_OP_MASK              0x600000

/* TPC0_CFG_QM_TENSOW_15_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOW_15_DIM_0_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_15_DIM_0_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_15_DIM_0_STWIDE */
#define TPC0_CFG_QM_TENSOW_15_DIM_0_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_15_DIM_0_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_15_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOW_15_DIM_1_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_15_DIM_1_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_15_DIM_1_STWIDE */
#define TPC0_CFG_QM_TENSOW_15_DIM_1_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_15_DIM_1_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_15_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOW_15_DIM_2_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_15_DIM_2_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_15_DIM_2_STWIDE */
#define TPC0_CFG_QM_TENSOW_15_DIM_2_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_15_DIM_2_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_15_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOW_15_DIM_3_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_15_DIM_3_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_15_DIM_3_STWIDE */
#define TPC0_CFG_QM_TENSOW_15_DIM_3_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_15_DIM_3_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_15_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOW_15_DIM_4_SIZE_V_SHIFT                     0
#define TPC0_CFG_QM_TENSOW_15_DIM_4_SIZE_V_MASK                      0xFFFFFFFF

/* TPC0_CFG_QM_TENSOW_15_DIM_4_STWIDE */
#define TPC0_CFG_QM_TENSOW_15_DIM_4_STWIDE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOW_15_DIM_4_STWIDE_V_MASK                    0xFFFFFFFF

/* TPC0_CFG_QM_SYNC_OBJECT_MESSAGE */
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WWITE_VAWUE_SHIFT         0
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WWITE_VAWUE_MASK          0xFFFF
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_WSV_SHIFT                    16
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_WSV_MASK                     0x1FFF0000
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPEWATION_SHIFT           29
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPEWATION_MASK            0xE0000000

/* TPC0_CFG_QM_SYNC_OBJECT_ADDW */
#define TPC0_CFG_QM_SYNC_OBJECT_ADDW_V_SHIFT                         0
#define TPC0_CFG_QM_SYNC_OBJECT_ADDW_V_MASK                          0xFFFFFFFF

/* TPC0_CFG_QM_KEWNEW_BASE_ADDWESS_WOW */
#define TPC0_CFG_QM_KEWNEW_BASE_ADDWESS_WOW_V_SHIFT                  0
#define TPC0_CFG_QM_KEWNEW_BASE_ADDWESS_WOW_V_MASK                   0xFFFFFFFF

/* TPC0_CFG_QM_KEWNEW_BASE_ADDWESS_HIGH */
#define TPC0_CFG_QM_KEWNEW_BASE_ADDWESS_HIGH_V_SHIFT                 0
#define TPC0_CFG_QM_KEWNEW_BASE_ADDWESS_HIGH_V_MASK                  0xFFFFFFFF

/* TPC0_CFG_QM_TID_BASE_DIM_0 */
#define TPC0_CFG_QM_TID_BASE_DIM_0_V_SHIFT                           0
#define TPC0_CFG_QM_TID_BASE_DIM_0_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_SIZE_DIM_0 */
#define TPC0_CFG_QM_TID_SIZE_DIM_0_V_SHIFT                           0
#define TPC0_CFG_QM_TID_SIZE_DIM_0_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_BASE_DIM_1 */
#define TPC0_CFG_QM_TID_BASE_DIM_1_V_SHIFT                           0
#define TPC0_CFG_QM_TID_BASE_DIM_1_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_SIZE_DIM_1 */
#define TPC0_CFG_QM_TID_SIZE_DIM_1_V_SHIFT                           0
#define TPC0_CFG_QM_TID_SIZE_DIM_1_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_BASE_DIM_2 */
#define TPC0_CFG_QM_TID_BASE_DIM_2_V_SHIFT                           0
#define TPC0_CFG_QM_TID_BASE_DIM_2_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_SIZE_DIM_2 */
#define TPC0_CFG_QM_TID_SIZE_DIM_2_V_SHIFT                           0
#define TPC0_CFG_QM_TID_SIZE_DIM_2_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_BASE_DIM_3 */
#define TPC0_CFG_QM_TID_BASE_DIM_3_V_SHIFT                           0
#define TPC0_CFG_QM_TID_BASE_DIM_3_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_SIZE_DIM_3 */
#define TPC0_CFG_QM_TID_SIZE_DIM_3_V_SHIFT                           0
#define TPC0_CFG_QM_TID_SIZE_DIM_3_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_BASE_DIM_4 */
#define TPC0_CFG_QM_TID_BASE_DIM_4_V_SHIFT                           0
#define TPC0_CFG_QM_TID_BASE_DIM_4_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_TID_SIZE_DIM_4 */
#define TPC0_CFG_QM_TID_SIZE_DIM_4_V_SHIFT                           0
#define TPC0_CFG_QM_TID_SIZE_DIM_4_V_MASK                            0xFFFFFFFF

/* TPC0_CFG_QM_KEWNEW_CONFIG */
#define TPC0_CFG_QM_KEWNEW_CONFIG_SMAWW_VWM_SHIFT                    0
#define TPC0_CFG_QM_KEWNEW_CONFIG_SMAWW_VWM_MASK                     0x1
#define TPC0_CFG_QM_KEWNEW_CONFIG_ASO_EVICT_W0_SHIFT                 1
#define TPC0_CFG_QM_KEWNEW_CONFIG_ASO_EVICT_W0_MASK                  0x2
#define TPC0_CFG_QM_KEWNEW_CONFIG_NUM_VAWID_SWFS_SHIFT               2
#define TPC0_CFG_QM_KEWNEW_CONFIG_NUM_VAWID_SWFS_MASK                0xFC
#define TPC0_CFG_QM_KEWNEW_CONFIG_WD_WATE_WIMIT_WST_TOKEN_SHIFT      8
#define TPC0_CFG_QM_KEWNEW_CONFIG_WD_WATE_WIMIT_WST_TOKEN_MASK       0xFF00
#define TPC0_CFG_QM_KEWNEW_CONFIG_WW_WATE_WIMIT_WST_TOKEN_SHIFT      16
#define TPC0_CFG_QM_KEWNEW_CONFIG_WW_WATE_WIMIT_WST_TOKEN_MASK       0xFF0000

/* TPC0_CFG_QM_KEWNEW_ID */
#define TPC0_CFG_QM_KEWNEW_ID_V_SHIFT                                0
#define TPC0_CFG_QM_KEWNEW_ID_V_MASK                                 0xFFFF

/* TPC0_CFG_QM_SWF */
#define TPC0_CFG_QM_SWF_V_SHIFT                                      0
#define TPC0_CFG_QM_SWF_V_MASK                                       0xFFFFFFFF

#endif /* ASIC_WEG_TPC0_CFG_MASKS_H_ */
