Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 11 16:51:28 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Clear_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Run_DB/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.671        0.000                      0                  177        0.192        0.000                      0                  177        4.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.671        0.000                      0                  177        0.192        0.000                      0                  177        4.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 U_Btn_Run_DB/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Run_DB/r_1khz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 1.070ns (25.707%)  route 3.092ns (74.293%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.635     5.156    U_Btn_Run_DB/CLK
    SLICE_X61Y9          FDCE                                         r  U_Btn_Run_DB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_Btn_Run_DB/counter_reg[16]/Q
                         net (fo=2, routed)           1.001     6.577    U_Btn_Run_DB/counter[16]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.325     6.902 f  U_Btn_Run_DB/counter[16]_i_3/O
                         net (fo=1, routed)           0.575     7.477    U_Btn_Run_DB/counter[16]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I4_O)        0.326     7.803 r  U_Btn_Run_DB/counter[16]_i_2/O
                         net (fo=17, routed)          1.516     9.319    U_Btn_Run_DB/r_1khz_0
    SLICE_X59Y11         FDCE                                         r  U_Btn_Run_DB/r_1khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.515    14.856    U_Btn_Run_DB/CLK
    SLICE_X59Y11         FDCE                                         r  U_Btn_Run_DB/r_1khz_reg/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X59Y11         FDCE (Setup_fdce_C_D)       -0.105    14.990    U_Btn_Run_DB/r_1khz_reg
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 U_Btn_Run_DB/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Run_DB/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 1.194ns (29.685%)  route 2.828ns (70.314%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.635     5.156    U_Btn_Run_DB/CLK
    SLICE_X61Y9          FDCE                                         r  U_Btn_Run_DB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  U_Btn_Run_DB/counter_reg[16]/Q
                         net (fo=2, routed)           1.001     6.577    U_Btn_Run_DB/counter[16]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.325     6.902 r  U_Btn_Run_DB/counter[16]_i_3/O
                         net (fo=1, routed)           0.575     7.477    U_Btn_Run_DB/counter[16]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I4_O)        0.326     7.803 f  U_Btn_Run_DB/counter[16]_i_2/O
                         net (fo=17, routed)          1.252     9.054    U_Btn_Run_DB/r_1khz_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.124     9.178 r  U_Btn_Run_DB/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.178    U_Btn_Run_DB/counter_1[14]
    SLICE_X61Y9          FDCE                                         r  U_Btn_Run_DB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.516    14.857    U_Btn_Run_DB/CLK
    SLICE_X61Y9          FDCE                                         r  U_Btn_Run_DB/counter_reg[14]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X61Y9          FDCE (Setup_fdce_C_D)        0.031    15.152    U_Btn_Run_DB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 U_Btn_Run_DB/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Run_DB/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.224ns (30.206%)  route 2.828ns (69.794%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.635     5.156    U_Btn_Run_DB/CLK
    SLICE_X61Y9          FDCE                                         r  U_Btn_Run_DB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.419     5.575 f  U_Btn_Run_DB/counter_reg[16]/Q
                         net (fo=2, routed)           1.001     6.577    U_Btn_Run_DB/counter[16]
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.325     6.902 r  U_Btn_Run_DB/counter[16]_i_3/O
                         net (fo=1, routed)           0.575     7.477    U_Btn_Run_DB/counter[16]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I4_O)        0.326     7.803 f  U_Btn_Run_DB/counter[16]_i_2/O
                         net (fo=17, routed)          1.252     9.054    U_Btn_Run_DB/r_1khz_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.154     9.208 r  U_Btn_Run_DB/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.208    U_Btn_Run_DB/counter_1[16]
    SLICE_X61Y9          FDCE                                         r  U_Btn_Run_DB/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.516    14.857    U_Btn_Run_DB/CLK
    SLICE_X61Y9          FDCE                                         r  U_Btn_Run_DB/counter_reg[16]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X61Y9          FDCE (Setup_fdce_C_D)        0.075    15.196    U_Btn_Run_DB/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_dot_divider/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_dot_divider/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.964ns (24.763%)  route 2.929ns (75.237%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.147    U_Fnd_Ctrl/U_dot_divider/CLK
    SLICE_X65Y19         FDCE                                         r  U_Fnd_Ctrl/U_dot_divider/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_Fnd_Ctrl/U_dot_divider/r_counter_reg[16]/Q
                         net (fo=3, routed)           0.806     6.372    U_Fnd_Ctrl/U_dot_divider/r_counter_reg_n_0_[16]
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.297     6.669 r  U_Fnd_Ctrl/U_dot_divider/r_counter[25]_i_5/O
                         net (fo=1, routed)           0.571     7.240    U_Fnd_Ctrl/U_dot_divider/r_counter[25]_i_5_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.364 f  U_Fnd_Ctrl/U_dot_divider/r_counter[25]_i_2/O
                         net (fo=26, routed)          1.552     8.916    U_Fnd_Ctrl/U_dot_divider/r_counter[25]_i_2_n_0
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     9.040 r  U_Fnd_Ctrl/U_dot_divider/r_counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     9.040    U_Fnd_Ctrl/U_dot_divider/r_counter[2]_i_1__1_n_0
    SLICE_X65Y16         FDCE                                         r  U_Fnd_Ctrl/U_dot_divider/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.512    14.853    U_Fnd_Ctrl/U_dot_divider/CLK
    SLICE_X65Y16         FDCE                                         r  U_Fnd_Ctrl/U_dot_divider/r_counter_reg[2]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X65Y16         FDCE (Setup_fdce_C_D)        0.031    15.123    U_Fnd_Ctrl/U_dot_divider/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_dot_divider/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_dot_divider/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.994ns (25.339%)  route 2.929ns (74.661%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.626     5.147    U_Fnd_Ctrl/U_dot_divider/CLK
    SLICE_X65Y19         FDCE                                         r  U_Fnd_Ctrl/U_dot_divider/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_Fnd_Ctrl/U_dot_divider/r_counter_reg[16]/Q
                         net (fo=3, routed)           0.806     6.372    U_Fnd_Ctrl/U_dot_divider/r_counter_reg_n_0_[16]
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.297     6.669 r  U_Fnd_Ctrl/U_dot_divider/r_counter[25]_i_5/O
                         net (fo=1, routed)           0.571     7.240    U_Fnd_Ctrl/U_dot_divider/r_counter[25]_i_5_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.364 f  U_Fnd_Ctrl/U_dot_divider/r_counter[25]_i_2/O
                         net (fo=26, routed)          1.552     8.916    U_Fnd_Ctrl/U_dot_divider/r_counter[25]_i_2_n_0
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.154     9.070 r  U_Fnd_Ctrl/U_dot_divider/r_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.070    U_Fnd_Ctrl/U_dot_divider/r_counter[3]_i_1__0_n_0
    SLICE_X65Y16         FDCE                                         r  U_Fnd_Ctrl/U_dot_divider/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.512    14.853    U_Fnd_Ctrl/U_dot_divider/CLK
    SLICE_X65Y16         FDCE                                         r  U_Fnd_Ctrl/U_dot_divider/r_counter_reg[3]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X65Y16         FDCE (Setup_fdce_C_D)        0.075    15.167    U_Fnd_Ctrl/U_dot_divider/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.014ns (26.141%)  route 2.865ns (73.859%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.634     5.155    U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg_0
    SLICE_X64Y12         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDCE (Prop_fdce_C_Q)         0.518     5.673 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.808     6.482    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X64Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.606 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.432     7.038    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.162 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.425     7.587    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          1.199     8.910    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.034 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.034    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[10]
    SLICE_X64Y12         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.515    14.856    U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg_0
    SLICE_X64Y12         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X64Y12         FDCE (Setup_fdce_C_D)        0.077    15.197    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.014ns (26.195%)  route 2.857ns (73.805%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.634     5.155    U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg_0
    SLICE_X64Y12         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDCE (Prop_fdce_C_Q)         0.518     5.673 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.808     6.482    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X64Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.606 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.432     7.038    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.162 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.425     7.587    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          1.191     8.902    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.026 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.026    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[11]
    SLICE_X64Y12         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.515    14.856    U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg_0
    SLICE_X64Y12         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[11]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X64Y12         FDCE (Setup_fdce_C_D)        0.081    15.201    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 1.036ns (26.558%)  route 2.865ns (73.442%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.634     5.155    U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg_0
    SLICE_X64Y12         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDCE (Prop_fdce_C_Q)         0.518     5.673 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.808     6.482    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X64Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.606 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.432     7.038    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.162 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.425     7.587    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          1.199     8.910    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.146     9.056 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.056    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[13]
    SLICE_X64Y12         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.515    14.856    U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg_0
    SLICE_X64Y12         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[13]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X64Y12         FDCE (Setup_fdce_C_D)        0.118    15.238    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.042ns (26.725%)  route 2.857ns (73.275%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.634     5.155    U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg_0
    SLICE_X64Y12         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDCE (Prop_fdce_C_Q)         0.518     5.673 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.808     6.482    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X64Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.606 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.432     7.038    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.162 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.425     7.587    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.711 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          1.191     8.902    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X64Y12         LUT2 (Prop_lut2_I0_O)        0.152     9.054 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.054    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[12]
    SLICE_X64Y12         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.515    14.856    U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg_0
    SLICE_X64Y12         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[12]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X64Y12         FDCE (Setup_fdce_C_D)        0.118    15.238    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 U_StopWatch_dp/U_CLK_Div/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_CLK_Div/count_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.964ns (25.617%)  route 2.799ns (74.383%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.633     5.154    U_StopWatch_dp/U_CLK_Div/CLK
    SLICE_X58Y12         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[8]/Q
                         net (fo=2, routed)           1.267     6.840    U_StopWatch_dp/U_CLK_Div/count_reg_reg_n_0_[8]
    SLICE_X61Y13         LUT4 (Prop_lut4_I1_O)        0.297     7.137 r  U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_6/O
                         net (fo=2, routed)           0.665     7.802    U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_6_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I2_O)        0.124     7.926 f  U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_3/O
                         net (fo=19, routed)          0.867     8.793    U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_3_n_0
    SLICE_X58Y14         LUT2 (Prop_lut2_I1_O)        0.124     8.917 r  U_StopWatch_dp/U_CLK_Div/count_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     8.917    U_StopWatch_dp/U_CLK_Div/count_reg[14]_i_1_n_0
    SLICE_X58Y14         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.513    14.854    U_StopWatch_dp/U_CLK_Div/CLK
    SLICE_X58Y14         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[14]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y14         FDCE (Setup_fdce_C_D)        0.029    15.122    U_StopWatch_dp/U_CLK_Div/count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  6.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Min/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Min/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.761%)  route 0.110ns (37.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.587     1.470    U_StopWatch_dp/U_Time_Min/CLK
    SLICE_X58Y18         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_StopWatch_dp/U_Time_Min/count_reg_reg[3]/Q
                         net (fo=10, routed)          0.110     1.721    U_StopWatch_dp/U_Time_Min/count_reg_reg_n_0_[3]
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.766 r  U_StopWatch_dp/U_Time_Min/count_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.766    U_StopWatch_dp/U_Time_Min/count_reg[4]_i_1__2_n_0
    SLICE_X59Y18         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.855     1.982    U_StopWatch_dp/U_Time_Min/CLK
    SLICE_X59Y18         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[4]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.091     1.574    U_StopWatch_dp/U_Time_Min/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Hour/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Hour/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.035%)  route 0.142ns (42.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.589     1.472    U_StopWatch_dp/U_Time_Hour/CLK
    SLICE_X59Y16         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[0]/Q
                         net (fo=6, routed)           0.142     1.756    U_StopWatch_dp/U_Time_Hour/Q[0]
    SLICE_X58Y16         LUT4 (Prop_lut4_I2_O)        0.048     1.804 r  U_StopWatch_dp/U_Time_Hour/count_reg[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.804    U_StopWatch_dp/U_Time_Hour/count_reg[2]_i_1__3_n_0
    SLICE_X58Y16         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.857     1.984    U_StopWatch_dp/U_Time_Hour/CLK
    SLICE_X58Y16         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X58Y16         FDCE (Hold_fdce_C_D)         0.107     1.592    U_StopWatch_dp/U_Time_Hour/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Min/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Min/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.588%)  route 0.131ns (41.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.587     1.470    U_StopWatch_dp/U_Time_Min/CLK
    SLICE_X58Y18         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  U_StopWatch_dp/U_Time_Min/count_reg_reg[5]/Q
                         net (fo=10, routed)          0.131     1.743    U_StopWatch_dp/U_Time_Min/count_reg_reg_n_0_[5]
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.788 r  U_StopWatch_dp/U_Time_Min/count_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.788    U_StopWatch_dp/U_Time_Min/count_reg[2]_i_1__1_n_0
    SLICE_X59Y18         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.855     1.982    U_StopWatch_dp/U_Time_Min/CLK
    SLICE_X59Y18         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.092     1.575    U_StopWatch_dp/U_Time_Min/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Hour/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Hour/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.589     1.472    U_StopWatch_dp/U_Time_Hour/CLK
    SLICE_X59Y16         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[0]/Q
                         net (fo=6, routed)           0.142     1.756    U_StopWatch_dp/U_Time_Hour/Q[0]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.801 r  U_StopWatch_dp/U_Time_Hour/count_reg[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.801    U_StopWatch_dp/U_Time_Hour/count_next[1]
    SLICE_X58Y16         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.857     1.984    U_StopWatch_dp/U_Time_Hour/CLK
    SLICE_X58Y16         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X58Y16         FDCE (Hold_fdce_C_D)         0.091     1.576    U_StopWatch_dp/U_Time_Hour/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Hour/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.470%)  route 0.143ns (43.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.589     1.472    U_StopWatch_dp/U_Time_Hour/CLK
    SLICE_X59Y16         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[0]/Q
                         net (fo=6, routed)           0.143     1.757    U_StopWatch_dp/U_Time_Hour/Q[0]
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.802 r  U_StopWatch_dp/U_Time_Hour/count_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.802    U_StopWatch_dp/U_Time_Hour/count_reg[4]_i_2_n_0
    SLICE_X58Y16         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.857     1.984    U_StopWatch_dp/U_Time_Hour/CLK
    SLICE_X58Y16         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X58Y16         FDCE (Hold_fdce_C_D)         0.092     1.577    U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Sec/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.325%)  route 0.144ns (43.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.585     1.468    U_StopWatch_dp/U_Time_Sec/CLK
    SLICE_X59Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.144     1.753    U_StopWatch_dp/U_Time_Sec/count_reg_reg_n_0_[2]
    SLICE_X59Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.798 r  U_StopWatch_dp/U_Time_Sec/count_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.798    U_StopWatch_dp/U_Time_Sec/count_reg[5]_i_2__0_n_0
    SLICE_X59Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.853     1.980    U_StopWatch_dp/U_Time_Sec/CLK
    SLICE_X59Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[5]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y20         FDCE (Hold_fdce_C_D)         0.092     1.560    U_StopWatch_dp/U_Time_Sec/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Sec/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Sec/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.381%)  route 0.169ns (47.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.585     1.468    U_StopWatch_dp/U_Time_Sec/CLK
    SLICE_X59Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[4]/Q
                         net (fo=9, routed)           0.169     1.778    U_StopWatch_dp/U_Time_Sec/count_reg_reg_n_0_[4]
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.823 r  U_StopWatch_dp/U_Time_Sec/count_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.823    U_StopWatch_dp/U_Time_Sec/count_reg[4]_i_1__1_n_0
    SLICE_X59Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.853     1.980    U_StopWatch_dp/U_Time_Sec/CLK
    SLICE_X59Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y20         FDCE (Hold_fdce_C_D)         0.092     1.560    U_StopWatch_dp/U_Time_Sec/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_Btn_Clear_DB/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.591     1.474    U_Btn_Clear_DB/CLK
    SLICE_X60Y12         FDCE                                         r  U_Btn_Clear_DB/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_Btn_Clear_DB/edge_detect_reg/Q
                         net (fo=2, routed)           0.175     1.813    U_Stopwatch/edge_detect
    SLICE_X60Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.858 r  U_Stopwatch/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    U_Stopwatch/FSM_onehot_state[2]_i_1_n_0
    SLICE_X60Y12         FDCE                                         r  U_Stopwatch/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.860     1.987    U_Stopwatch/CLK
    SLICE_X60Y12         FDCE                                         r  U_Stopwatch/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X60Y12         FDCE (Hold_fdce_C_D)         0.121     1.595    U_Stopwatch/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Msec/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Msec/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.376%)  route 0.183ns (49.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.588     1.471    U_StopWatch_dp/U_Time_Msec/CLK
    SLICE_X59Y17         FDCE                                         r  U_StopWatch_dp/U_Time_Msec/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  U_StopWatch_dp/U_Time_Msec/count_reg_reg[2]/Q
                         net (fo=13, routed)          0.183     1.795    U_StopWatch_dp/U_Time_Msec/count_reg[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  U_StopWatch_dp/U_Time_Msec/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.840    U_StopWatch_dp/U_Time_Msec/tick_reg_i_1_n_0
    SLICE_X58Y17         FDCE                                         r  U_StopWatch_dp/U_Time_Msec/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.856     1.983    U_StopWatch_dp/U_Time_Msec/CLK
    SLICE_X58Y17         FDCE                                         r  U_StopWatch_dp/U_Time_Msec/tick_reg_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X58Y17         FDCE (Hold_fdce_C_D)         0.092     1.576    U_StopWatch_dp/U_Time_Msec/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.585     1.468    U_StopWatch_dp/U_Time_Sec/CLK
    SLICE_X59Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/Q
                         net (fo=9, routed)           0.170     1.779    U_StopWatch_dp/U_Time_Sec/count_reg_reg_n_0_[2]
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  U_StopWatch_dp/U_Time_Sec/count_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    U_StopWatch_dp/U_Time_Sec/count_reg[2]_i_1__0_n_0
    SLICE_X59Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.853     1.980    U_StopWatch_dp/U_Time_Sec/CLK
    SLICE_X59Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y20         FDCE (Hold_fdce_C_D)         0.092     1.560    U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y9    U_Btn_Clear_DB/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y10   U_Btn_Clear_DB/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y10   U_Btn_Clear_DB/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y10   U_Btn_Clear_DB/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y11   U_Btn_Clear_DB/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y11   U_Btn_Clear_DB/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y11   U_Btn_Clear_DB/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y11   U_Btn_Clear_DB/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y8    U_Btn_Clear_DB/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_StopWatch_dp/U_Time_Min/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   U_StopWatch_dp/U_Time_Sec/tick_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_StopWatch_dp/U_Time_Sec/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_StopWatch_dp/U_Time_Sec/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_StopWatch_dp/U_Time_Sec/count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_StopWatch_dp/U_Time_Sec/count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_StopWatch_dp/U_Time_Sec/count_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y9    U_Btn_Run_DB/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y8    U_Btn_Run_DB/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y9    U_Btn_Clear_DB/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   U_Btn_Clear_DB/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   U_Btn_Clear_DB/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   U_Btn_Clear_DB/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   U_Btn_Clear_DB/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   U_Btn_Clear_DB/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   U_Btn_Clear_DB/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   U_Btn_Clear_DB/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   U_Btn_Clear_DB/r_1khz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   U_Fnd_Ctrl/U_dot_divider/r_clk_reg/C



