[2025-09-16 19:31:11] START suite=gap trace=bfs-3
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bfs-3.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2864176 heartbeat IPC: 3.491 cumulative IPC: 3.491 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 7047830 cumulative IPC: 2.838 (Simulation time: 00 hr 01 min 35 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 7047830 cumulative IPC: 2.838 (Simulation time: 00 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 7047831 heartbeat IPC: 2.39 cumulative IPC: 5 (Simulation time: 00 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 41293914 heartbeat IPC: 0.292 cumulative IPC: 0.292 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 75502332 heartbeat IPC: 0.2923 cumulative IPC: 0.2922 (Simulation time: 00 hr 07 min 24 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 115797896 heartbeat IPC: 0.2482 cumulative IPC: 0.2759 (Simulation time: 00 hr 10 min 45 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 160889966 heartbeat IPC: 0.2218 cumulative IPC: 0.26 (Simulation time: 00 hr 13 min 59 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 193486865 heartbeat IPC: 0.3068 cumulative IPC: 0.2682 (Simulation time: 00 hr 15 min 50 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 195899644 heartbeat IPC: 4.145 cumulative IPC: 0.3177 (Simulation time: 00 hr 16 min 08 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 211864348 heartbeat IPC: 0.6264 cumulative IPC: 0.3418 (Simulation time: 00 hr 16 min 58 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 243074672 heartbeat IPC: 0.3204 cumulative IPC: 0.3389 (Simulation time: 00 hr 19 min 14 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 272780119 heartbeat IPC: 0.3366 cumulative IPC: 0.3387 (Simulation time: 00 hr 21 min 31 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 301050475 cumulative IPC: 0.3322 (Simulation time: 00 hr 24 min 05 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 301050475 cumulative IPC: 0.3322 (Simulation time: 00 hr 24 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bfs-3.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3322 instructions: 100000000 cycles: 301050475
CPU 0 Branch Prediction Accuracy: 84.12% MPKI: 32.8 Average ROB Occupancy at Mispredict: 6.61
Branch type MPKI
BRANCH_DIRECT_JUMP: 6e-05
BRANCH_INDIRECT: 1e-05
BRANCH_CONDITIONAL: 32.8
BRANCH_DIRECT_CALL: 0.00014
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00021


====Backend Stall Breakdown====
ROB_STALL: 2811940
LQ_STALL: 0
SQ_STALL: 320522


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 120.223076
REPLAY_LOAD: 120.19329
NON_REPLAY_LOAD: 43.600822

== Total ==
ADDR_TRANS: 93774
REPLAY_LOAD: 240026
NON_REPLAY_LOAD: 2478140

== Counts ==
ADDR_TRANS: 780
REPLAY_LOAD: 1997
NON_REPLAY_LOAD: 56837

cpu0->cpu0_STLB TOTAL        ACCESS:     155850 HIT:      75435 MISS:      80415 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     155850 HIT:      75435 MISS:      80415 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 229.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3786859 HIT:    1626459 MISS:    2160400 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3131369 HIT:    1158222 MISS:    1973147 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      95620 HIT:       5000 MISS:      90620 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     460249 HIT:     460233 MISS:         16 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      99621 HIT:       3004 MISS:      96617 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 111.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3547822 HIT:    3547804 MISS:         18 MSHR_MERGE:          1
cpu0->cpu0_L1I LOAD         ACCESS:    3547822 HIT:    3547804 MISS:         18 MSHR_MERGE:          1
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 157.8 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24958640 HIT:   19407357 MISS:    5551283 MSHR_MERGE:    2224691
cpu0->cpu0_L1D LOAD         ACCESS:   21236447 HIT:   16065452 MISS:    5170995 MSHR_MERGE:    2039644
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3560944 HIT:    3281212 MISS:     279732 MSHR_MERGE:     184112
cpu0->cpu0_L1D TRANSLATION  ACCESS:     161249 HIT:      60693 MISS:     100556 MSHR_MERGE:        935
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 84.51 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3510081 HIT:    3510081 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    3510081 HIT:    3510081 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24638977 HIT:   24368457 MISS:     270520 MSHR_MERGE:     114670
cpu0->cpu0_DTLB LOAD         ACCESS:   24638977 HIT:   24368457 MISS:     270520 MSHR_MERGE:     114670
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 121.7 cycles
cpu0->LLC TOTAL        ACCESS:    2571590 HIT:     664760 MISS:    1906830 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1973147 HIT:     249012 MISS:    1724135 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90620 HIT:       6301 MISS:      84319 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     411206 HIT:     408695 MISS:       2511 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      96617 HIT:        752 MISS:      95865 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 94.09 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      80537
  ROW_BUFFER_MISS:    1823745
  AVG DBUS CONGESTED CYCLE: 7.356
Channel 0 WQ ROW_BUFFER_HIT:      52993
  ROW_BUFFER_MISS:     325571
  FULL:          0
Channel 0 REFRESHES ISSUED:      25087

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0         2202        23092        52289        50737
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           10           21          247       119380
  STLB miss resolved @ L2C                0            3           20           21         5934
  STLB miss resolved @ LLC                0            7           33          335          588
  STLB miss resolved @ MEM                0           68          284          546        94176

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 19:55:17] END   suite=gap trace=bfs-3 (rc=0)
