{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.0987,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09973,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00130047,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000758952,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000219148,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000758952,
	"finish__design__instance__count__class:fill_cell": 876,
	"finish__design__instance__area__class:fill_cell": 6129.7,
	"finish__design__instance__count__class:tap_cell": 112,
	"finish__design__instance__area__class:tap_cell": 29.792,
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 5.054,
	"finish__design__instance__count__class:timing_repair_buffer": 32,
	"finish__design__instance__area__class:timing_repair_buffer": 26.068,
	"finish__design__instance__count__class:inverter": 10,
	"finish__design__instance__area__class:inverter": 5.852,
	"finish__design__instance__count__class:multi_input_combinational_cell": 33,
	"finish__design__instance__area__class:multi_input_combinational_cell": 59.85,
	"finish__design__instance__count": 1066,
	"finish__design__instance__area": 6256.32,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.673883,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.552568,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 6.94309e-05,
	"finish__power__switching__total": 5.40446e-05,
	"finish__power__leakage__total": 2.43346e-06,
	"finish__power__total": 0.000125909,
	"finish__design__io": 36,
	"finish__design__die__area": 10000,
	"finish__design__core__area": 6256.32,
	"finish__design__instance__count": 190,
	"finish__design__instance__area": 126.616,
	"finish__design__instance__count__stdcell": 190,
	"finish__design__instance__area__stdcell": 126.616,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0202381,
	"finish__design__instance__utilization__stdcell": 0.0202381,
	"finish__design__rows": 56,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 56,
	"finish__design__sites": 23520,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 23520,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}