#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023dec25ab20 .scope module, "controller_tb" "controller_tb" 2 3;
 .timescale -9 -12;
v0000023dec2e0620_0 .net "aluControl", 3 0, v0000023dec260520_0;  1 drivers
v0000023dec2e04e0_0 .net "aluSrc", 0 0, v0000023dec274880_0;  1 drivers
v0000023dec2e0760_0 .var "funct", 5 0;
v0000023dec2e09e0_0 .net "jump", 0 0, v0000023dec274a60_0;  1 drivers
v0000023dec2e0800_0 .net "memWrite", 0 0, v0000023dec2e0080_0;  1 drivers
v0000023dec2e0a80_0 .net "memtoReg", 0 0, v0000023dec2e06c0_0;  1 drivers
v0000023dec2e0580_0 .var "opcode", 5 0;
v0000023dec2e2d50_0 .net "pcsrc", 0 0, L_0000023dec2829c0;  1 drivers
v0000023dec2e16d0_0 .net "regWrite", 0 0, v0000023dec2e0b20_0;  1 drivers
v0000023dec2e1950_0 .net "regdst", 0 0, v0000023dec2e0260_0;  1 drivers
v0000023dec2e2530_0 .var "zero", 0 0;
S_0000023dec260390 .scope task, "display_result" "display_result" 2 30, 2 30 0, S_0000023dec25ab20;
 .timescale -9 -12;
TD_controller_tb.display_result ;
    %vpi_call 2 32 "$display", "opcode = %b, funct = %b, zero = %b | aluControl = %b | memWrite = %b, regWrite = %b, aluSrc = %b, jump = %b, memtoReg = %b, pcsrc = %b, regdst = %b", v0000023dec2e0580_0, v0000023dec2e0760_0, v0000023dec2e2530_0, v0000023dec2e0620_0, v0000023dec2e0800_0, v0000023dec2e16d0_0, v0000023dec2e04e0_0, v0000023dec2e09e0_0, v0000023dec2e0a80_0, v0000023dec2e2d50_0, v0000023dec2e1950_0 {0 0 0};
    %end;
S_0000023dec39d410 .scope module, "uut" "controller" 2 15, 3 1 0, S_0000023dec25ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 4 "aluControl";
    .port_info 4 /OUTPUT 1 "memWrite";
    .port_info 5 /OUTPUT 1 "regWrite";
    .port_info 6 /OUTPUT 1 "aluSrc";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 1 "memtoReg";
    .port_info 9 /OUTPUT 1 "pcsrc";
    .port_info 10 /OUTPUT 1 "regdst";
L_0000023dec2829c0 .functor AND 1, v0000023dec2e2530_0, v0000023dec2749c0_0, C4<1>, C4<1>;
v0000023dec2e0120_0 .net "aluControl", 3 0, v0000023dec260520_0;  alias, 1 drivers
v0000023dec2e0300_0 .net "aluSrc", 0 0, v0000023dec274880_0;  alias, 1 drivers
v0000023dec2e0d00_0 .net "aluop", 1 0, v0000023dec274920_0;  1 drivers
v0000023dec2e0c60_0 .net "branch", 0 0, v0000023dec2749c0_0;  1 drivers
v0000023dec2e08a0_0 .net "funct", 5 0, v0000023dec2e0760_0;  1 drivers
v0000023dec2e0ee0_0 .net "jump", 0 0, v0000023dec274a60_0;  alias, 1 drivers
v0000023dec2e01c0_0 .net "memWrite", 0 0, v0000023dec2e0080_0;  alias, 1 drivers
v0000023dec2e0da0_0 .net "memtoReg", 0 0, v0000023dec2e06c0_0;  alias, 1 drivers
v0000023dec2e0e40_0 .net "opcode", 5 0, v0000023dec2e0580_0;  1 drivers
v0000023dec2e03a0_0 .net "pcsrc", 0 0, L_0000023dec2829c0;  alias, 1 drivers
v0000023dec2e0940_0 .net "regWrite", 0 0, v0000023dec2e0b20_0;  alias, 1 drivers
v0000023dec2e0440_0 .net "regdst", 0 0, v0000023dec2e0260_0;  alias, 1 drivers
v0000023dec2e0f80_0 .net "zero", 0 0, v0000023dec2e2530_0;  1 drivers
S_0000023dec39d5a0 .scope module, "ad" "aluDecoder" 3 25, 4 1 0, S_0000023dec39d410;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 4 "aluControl";
v0000023dec260520_0 .var "aluControl", 3 0;
v0000023dec2605c0_0 .net "aluop", 1 0, v0000023dec274920_0;  alias, 1 drivers
v0000023dec2796e0_0 .net "funct", 5 0, v0000023dec2e0760_0;  alias, 1 drivers
v0000023dec265170_0 .net "opcode", 5 0, v0000023dec2e0580_0;  alias, 1 drivers
E_0000023dec2629e0 .event anyedge, v0000023dec2605c0_0, v0000023dec265170_0, v0000023dec2796e0_0;
S_0000023dec39d730 .scope module, "md" "mainDecoder" 3 13, 5 1 0, S_0000023dec39d410;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "memWrite";
    .port_info 2 /OUTPUT 1 "regWrite";
    .port_info 3 /OUTPUT 1 "aluSrc";
    .port_info 4 /OUTPUT 1 "jump";
    .port_info 5 /OUTPUT 1 "memtoReg";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 2 "aluop";
v0000023dec274880_0 .var "aluSrc", 0 0;
v0000023dec274920_0 .var "aluop", 1 0;
v0000023dec2749c0_0 .var "branch", 0 0;
v0000023dec274a60_0 .var "jump", 0 0;
v0000023dec2e0080_0 .var "memWrite", 0 0;
v0000023dec2e06c0_0 .var "memtoReg", 0 0;
v0000023dec2e0bc0_0 .net "opcode", 5 0, v0000023dec2e0580_0;  alias, 1 drivers
v0000023dec2e0b20_0 .var "regWrite", 0 0;
v0000023dec2e0260_0 .var "regdst", 0 0;
E_0000023dec262ce0 .event anyedge, v0000023dec265170_0;
    .scope S_0000023dec39d730;
T_1 ;
    %wait E_0000023dec262ce0;
    %load/vec4 v0000023dec2e0bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000023dec2e0080_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000023dec2e0b20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000023dec274880_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000023dec274a60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000023dec2e06c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000023dec2749c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000023dec2e0260_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000023dec274920_0, 0, 2;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e0080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec2e0b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec274880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec274a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e06c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2749c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec2e0260_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023dec274920_0, 0, 2;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e0080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec2e0b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec274880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec274a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec2e06c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2749c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e0260_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023dec274920_0, 0, 2;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec2e0080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e0b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec274880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec274a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e06c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2749c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e0260_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023dec274920_0, 0, 2;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e0080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e0b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec274880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec274a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e06c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec2749c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e0260_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023dec274920_0, 0, 2;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e0080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec2e0b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec274880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec274a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e06c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2749c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e0260_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023dec274920_0, 0, 2;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e0080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec2e0b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec274880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec274a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e06c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2749c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e0260_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023dec274920_0, 0, 2;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e0080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec2e0b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec274880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec274a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e06c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2749c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e0260_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023dec274920_0, 0, 2;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e0080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec2e0b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec274880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec274a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e06c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2749c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e0260_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023dec274920_0, 0, 2;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023dec39d5a0;
T_2 ;
    %wait E_0000023dec2629e0;
    %load/vec4 v0000023dec2605c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000023dec260520_0, 0, 4;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023dec260520_0, 0, 4;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023dec260520_0, 0, 4;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0000023dec265170_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000023dec260520_0, 0, 4;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023dec260520_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023dec260520_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023dec260520_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000023dec260520_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0000023dec2796e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000023dec260520_0, 0, 4;
    %jmp T_2.18;
T_2.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023dec260520_0, 0, 4;
    %jmp T_2.18;
T_2.13 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023dec260520_0, 0, 4;
    %jmp T_2.18;
T_2.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023dec260520_0, 0, 4;
    %jmp T_2.18;
T_2.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023dec260520_0, 0, 4;
    %jmp T_2.18;
T_2.16 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000023dec260520_0, 0, 4;
    %jmp T_2.18;
T_2.18 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000023dec25ab20;
T_3 ;
    %vpi_call 2 38 "$display", "Testing controller...\012" {0 0 0};
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0000023dec2e0580_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0000023dec2e0760_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e2530_0, 0, 1;
    %delay 10000, 0;
    %fork TD_controller_tb.display_result, S_0000023dec260390;
    %join;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0000023dec2e0580_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0000023dec2e0760_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e2530_0, 0, 1;
    %delay 10000, 0;
    %fork TD_controller_tb.display_result, S_0000023dec260390;
    %join;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000023dec2e0580_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0000023dec2e0760_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dec2e2530_0, 0, 1;
    %delay 10000, 0;
    %fork TD_controller_tb.display_result, S_0000023dec260390;
    %join;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000023dec2e0580_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0000023dec2e0760_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e2530_0, 0, 1;
    %delay 10000, 0;
    %fork TD_controller_tb.display_result, S_0000023dec260390;
    %join;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000023dec2e0580_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0000023dec2e0760_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e2530_0, 0, 1;
    %delay 10000, 0;
    %fork TD_controller_tb.display_result, S_0000023dec260390;
    %join;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0000023dec2e0580_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0000023dec2e0760_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e2530_0, 0, 1;
    %delay 10000, 0;
    %fork TD_controller_tb.display_result, S_0000023dec260390;
    %join;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0000023dec2e0580_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0000023dec2e0760_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e2530_0, 0, 1;
    %delay 10000, 0;
    %fork TD_controller_tb.display_result, S_0000023dec260390;
    %join;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0000023dec2e0580_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0000023dec2e0760_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e2530_0, 0, 1;
    %delay 10000, 0;
    %fork TD_controller_tb.display_result, S_0000023dec260390;
    %join;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000023dec2e0580_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0000023dec2e0760_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e2530_0, 0, 1;
    %delay 10000, 0;
    %fork TD_controller_tb.display_result, S_0000023dec260390;
    %join;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023dec2e0580_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000023dec2e0760_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e2530_0, 0, 1;
    %delay 10000, 0;
    %fork TD_controller_tb.display_result, S_0000023dec260390;
    %join;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023dec2e0580_0, 0, 6;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0000023dec2e0760_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e2530_0, 0, 1;
    %delay 10000, 0;
    %fork TD_controller_tb.display_result, S_0000023dec260390;
    %join;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023dec2e0580_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0000023dec2e0760_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e2530_0, 0, 1;
    %delay 10000, 0;
    %fork TD_controller_tb.display_result, S_0000023dec260390;
    %join;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023dec2e0580_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0000023dec2e0760_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e2530_0, 0, 1;
    %delay 10000, 0;
    %fork TD_controller_tb.display_result, S_0000023dec260390;
    %join;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023dec2e0580_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0000023dec2e0760_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e2530_0, 0, 1;
    %delay 10000, 0;
    %fork TD_controller_tb.display_result, S_0000023dec260390;
    %join;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0000023dec2e0580_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000023dec2e0760_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dec2e2530_0, 0, 1;
    %delay 10000, 0;
    %fork TD_controller_tb.display_result, S_0000023dec260390;
    %join;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "../../../Verification/controller/controller_tb.v";
    "controller.v";
    "aluDecoder.v";
    "mainDecoder.v";
