

================================================================
== Vivado HLS Report for 'divide'
================================================================
* Date:           Sun Mar 10 22:12:35 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        divide
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.927 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7| 70.000 ns | 70.000 ns |    7|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|      58|      23|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      44|    -|
|Register         |        -|      -|       8|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      66|      67|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+----+----+-----+
    |divide_udiv_4ns_4bkb_U1  |divide_udiv_4ns_4bkb  |        0|      0|  58|  23|    0|
    +-------------------------+----------------------+---------+-------+----+----+-----+
    |Total                    |                      |        0|      0|  58|  23|    0|
    +-------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  44|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+
    |Total      |  44|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  8|   0|    8|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  8|   0|    8|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    divide    | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    divide    | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    divide    | return value |
|ap_done          | out |    1| ap_ctrl_hs |    divide    | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    divide    | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    divide    | return value |
|A_V              |  in |    4|   ap_none  |      A_V     |    scalar    |
|B_V              |  in |    4|   ap_none  |      B_V     |    scalar    |
|result_V         | out |    8|   ap_vld   |   result_V   |    pointer   |
|result_V_ap_vld  | out |    1|   ap_vld   |   result_V   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

