<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/cc26x0/include/cc26x0_uart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a95cda937068b4ab7a9996f58570f0d2.html">cc26x0</a></li><li class="navelem"><a class="el" href="dir_f06aa3c7ce67a8f21ea80958965a5d60.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">cc26x0_uart.h File Reference<div class="ingroups"><a class="el" href="group__cpu__cc26x0__definitions.html">Cpu_cc26x0_definitions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>CC26x0 UART interface.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="cc26x0_8h_source.html">cc26x0.h</a>&quot;</code><br />
</div>
<p><a href="cc26x0__uart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__regs__t.html">uart_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART component registers.  <a href="structuart__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa501d94aad5260161a3f0b89ec827e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gaa501d94aad5260161a3f0b89ec827e92">UART_BASE</a>&#160;&#160;&#160;(0x40001000)</td></tr>
<tr class="separator:gaa501d94aad5260161a3f0b89ec827e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7cb12b462b4594bd759d1b4e241ec4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gaf7cb12b462b4594bd759d1b4e241ec4c">UART</a>&#160;&#160;&#160;((<a class="el" href="structuart__regs__t.html">uart_regs_t</a> *) (<a class="el" href="group__cpu__cc26x0__definitions.html#gaa501d94aad5260161a3f0b89ec827e92">UART_BASE</a>))</td></tr>
<tr class="separator:gaf7cb12b462b4594bd759d1b4e241ec4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ga7094d4dad011a96622d9ae4d9c4a491f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga7094d4dad011a96622d9ae4d9c4a491f">UART_DR_DATA_mask</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ga7094d4dad011a96622d9ae4d9c4a491f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART register values.  <a href="group__cpu__cc26x0__definitions.html#ga7094d4dad011a96622d9ae4d9c4a491f">More...</a><br /></td></tr>
<tr class="separator:ga7094d4dad011a96622d9ae4d9c4a491f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759524d95ccfeb42ae6973ef1e727e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga759524d95ccfeb42ae6973ef1e727e92">UART_DR_FE</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:ga759524d95ccfeb42ae6973ef1e727e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce57f5f6c7670322e73a4156223a03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga3ce57f5f6c7670322e73a4156223a03c">UART_DR_PE</a>&#160;&#160;&#160;0x200</td></tr>
<tr class="separator:ga3ce57f5f6c7670322e73a4156223a03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8abd67385293e64f5736e5faddc68909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga8abd67385293e64f5736e5faddc68909">UART_DR_BE</a>&#160;&#160;&#160;0x400</td></tr>
<tr class="separator:ga8abd67385293e64f5736e5faddc68909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc33d9ca903b5498498845fedcc2406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gaddc33d9ca903b5498498845fedcc2406">UART_DR_OE</a>&#160;&#160;&#160;0x800</td></tr>
<tr class="separator:gaddc33d9ca903b5498498845fedcc2406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec82766aab21d63699124a51321e3338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gaec82766aab21d63699124a51321e3338">UART_ECR_FE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaec82766aab21d63699124a51321e3338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6fc535899592c587bb1928652cf23f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gaf6fc535899592c587bb1928652cf23f7">UART_ECR_PE</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gaf6fc535899592c587bb1928652cf23f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569f917039cac70a8025b01a10a50336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga569f917039cac70a8025b01a10a50336">UART_ECR_BE</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga569f917039cac70a8025b01a10a50336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4632898178edfb6ad83501d557f9e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gac4632898178edfb6ad83501d557f9e08">UART_ECR_OE</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:gac4632898178edfb6ad83501d557f9e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f708d80e15117726f4faf915fc8c349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga3f708d80e15117726f4faf915fc8c349">UART_FR_CTS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga3f708d80e15117726f4faf915fc8c349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a3e9403d1914dba75ca838fdc73364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga39a3e9403d1914dba75ca838fdc73364">UART_FR_BUSY</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga39a3e9403d1914dba75ca838fdc73364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba067e6425a6c5b5aca79874c549364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga9ba067e6425a6c5b5aca79874c549364">UART_FR_RXFE</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga9ba067e6425a6c5b5aca79874c549364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6a08ae8a3005e737005cbd607081b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga2f6a08ae8a3005e737005cbd607081b1">UART_FR_TXFF</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ga2f6a08ae8a3005e737005cbd607081b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga842ff6a0449123ede0b5b93425ce902c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga842ff6a0449123ede0b5b93425ce902c">UART_FR_RXFF</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:ga842ff6a0449123ede0b5b93425ce902c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ea2055746abf83b7336ae08dd1c92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga08ea2055746abf83b7336ae08dd1c92d">UART_FR_TXFE</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:ga08ea2055746abf83b7336ae08dd1c92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1d5a9b375d10c260bf2e7b85bcbfe0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gaf1d5a9b375d10c260bf2e7b85bcbfe0b">UART_LCRH_PEN</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaf1d5a9b375d10c260bf2e7b85bcbfe0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff1a8a6c54483dbf84d1902397d47b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gaff1a8a6c54483dbf84d1902397d47b7b">UART_LCRH_EPS</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gaff1a8a6c54483dbf84d1902397d47b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc632f5652ffdbd5bcfb12f1d75a789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga3fc632f5652ffdbd5bcfb12f1d75a789">UART_LCRH_RXFE</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga3fc632f5652ffdbd5bcfb12f1d75a789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa637fc03bb39a175932d19c48e2e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga3aa637fc03bb39a175932d19c48e2e5b">UART_LCRH_STP2</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga3aa637fc03bb39a175932d19c48e2e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63fc7bdadb98a24125de76e1468510e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gac63fc7bdadb98a24125de76e1468510e">UART_LCRH_FEN</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:gac63fc7bdadb98a24125de76e1468510e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420e182185ee39d79f00561ca169c3ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga420e182185ee39d79f00561ca169c3ab">UART_LCRH_WLEN_mask</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="separator:ga420e182185ee39d79f00561ca169c3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b26de9efce73ee468f7060ef685bf85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga2b26de9efce73ee468f7060ef685bf85">UART_LCRH_WLEN_5</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2b26de9efce73ee468f7060ef685bf85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6458da85c7d1c15e3f1b6a70893ab906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga6458da85c7d1c15e3f1b6a70893ab906">UART_LCRH_WLEN_6</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ga6458da85c7d1c15e3f1b6a70893ab906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c312edc8c30df376cbb7a702d799c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga3c312edc8c30df376cbb7a702d799c12">UART_LCRH_WLEN_7</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:ga3c312edc8c30df376cbb7a702d799c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e27af519dfbffe6d6a50942bdf30f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gae0e27af519dfbffe6d6a50942bdf30f7">UART_LCRH_WLEN_8</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="separator:gae0e27af519dfbffe6d6a50942bdf30f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c6291aea20dfcb8d75fc9d47c1ee10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga44c6291aea20dfcb8d75fc9d47c1ee10">UART_LCRH_SPS</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:ga44c6291aea20dfcb8d75fc9d47c1ee10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d170d515d0d3082a4a4720c2a8c4fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga3d170d515d0d3082a4a4720c2a8c4fde">UART_CTL_UARTEN</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga3d170d515d0d3082a4a4720c2a8c4fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ac64f4d5b8d6377bfd1d3799813710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gad6ac64f4d5b8d6377bfd1d3799813710">UART_CTL_LBE</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:gad6ac64f4d5b8d6377bfd1d3799813710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81859db681e3918f88e0f7aea596a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gac81859db681e3918f88e0f7aea596a06">UART_CTL_TXE</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:gac81859db681e3918f88e0f7aea596a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d522022557e403572e518db25b3cf5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga4d522022557e403572e518db25b3cf5c">UART_CTL_RXE</a>&#160;&#160;&#160;0x200</td></tr>
<tr class="separator:ga4d522022557e403572e518db25b3cf5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfa4cdce464b8d60caafc85a577cc2d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gabfa4cdce464b8d60caafc85a577cc2d4">UART_CTL_RTS</a>&#160;&#160;&#160;0x800</td></tr>
<tr class="separator:gabfa4cdce464b8d60caafc85a577cc2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a515e952135c324c71b86c1c39991c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga75a515e952135c324c71b86c1c39991c">UART_CTL_RTSEN</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="separator:ga75a515e952135c324c71b86c1c39991c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25c8b58bfb4a36de3f897c2863888856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga25c8b58bfb4a36de3f897c2863888856">UART_CTL_CTSEN</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="separator:ga25c8b58bfb4a36de3f897c2863888856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aac427fbd6f76a233e0701d0a5f3661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga4aac427fbd6f76a233e0701d0a5f3661">UART_MIS_CTSMMIS</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga4aac427fbd6f76a233e0701d0a5f3661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ffb88d9f19dcc1852cdd09cae56a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga51ffb88d9f19dcc1852cdd09cae56a49">UART_MIS_RXMIS</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga51ffb88d9f19dcc1852cdd09cae56a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60d34063d4ba4c39b7068b4211a5fb65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga60d34063d4ba4c39b7068b4211a5fb65">UART_MIS_TXMIS</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ga60d34063d4ba4c39b7068b4211a5fb65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga204c9da24bd07516220e8d42604e0fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga204c9da24bd07516220e8d42604e0fbc">UART_MIS_RTMIS</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:ga204c9da24bd07516220e8d42604e0fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e27e0733dcfe5b63508668d8f16003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga78e27e0733dcfe5b63508668d8f16003">UART_MIS_FEMIS</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:ga78e27e0733dcfe5b63508668d8f16003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a673bd27ed474a3a027a064f7e085c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga7a673bd27ed474a3a027a064f7e085c3">UART_MIS_PEMIS</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:ga7a673bd27ed474a3a027a064f7e085c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa556f30b086326cae5664fcd21828f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gaa556f30b086326cae5664fcd21828f89">UART_MIS_BEMIS</a>&#160;&#160;&#160;0x200</td></tr>
<tr class="separator:gaa556f30b086326cae5664fcd21828f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbd4da61074ef1d9dca18fab28e759a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gaedbd4da61074ef1d9dca18fab28e759a">UART_MIS_OEMIS</a>&#160;&#160;&#160;0x400</td></tr>
<tr class="separator:gaedbd4da61074ef1d9dca18fab28e759a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ff020afe477f74686ec7e77624bf4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga92ff020afe477f74686ec7e77624bf4b">UART_IMSC_CTSMIM</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga92ff020afe477f74686ec7e77624bf4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd1a425243b2f1cd67c5781583f34a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gabbd1a425243b2f1cd67c5781583f34a8">UART_IMSC_RXIM</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:gabbd1a425243b2f1cd67c5781583f34a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c95d9f8ca0c728e96c02dd1c4a7b258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga4c95d9f8ca0c728e96c02dd1c4a7b258">UART_IMSC_TXIM</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ga4c95d9f8ca0c728e96c02dd1c4a7b258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fbf9455747c69d628a31bc9ca7b517f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga7fbf9455747c69d628a31bc9ca7b517f">UART_IMSC_RTIM</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:ga7fbf9455747c69d628a31bc9ca7b517f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac22c6eaf32b1b65d7db7a552345e126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gaac22c6eaf32b1b65d7db7a552345e126">UART_IMSC_FEIM</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:gaac22c6eaf32b1b65d7db7a552345e126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93837c0bd4978984a23d4c0269db31d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gaf93837c0bd4978984a23d4c0269db31d">UART_IMSC_PEIM</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:gaf93837c0bd4978984a23d4c0269db31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460bf0728532b13d57b14046aea6900b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga460bf0728532b13d57b14046aea6900b">UART_IMSC_BEIM</a>&#160;&#160;&#160;0x200</td></tr>
<tr class="separator:ga460bf0728532b13d57b14046aea6900b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1c5a48d2e95ddfcf49d53ef66c60cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gac1c5a48d2e95ddfcf49d53ef66c60cf6">UART_IMSC_OEIM</a>&#160;&#160;&#160;0x400</td></tr>
<tr class="separator:gac1c5a48d2e95ddfcf49d53ef66c60cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959371528e09c7d6613d1c0651d3a8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga959371528e09c7d6613d1c0651d3a8af">UART_IFLS_TXSEL_1_8</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga959371528e09c7d6613d1c0651d3a8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6717fa833b243b5a18608ec1f229e6a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga6717fa833b243b5a18608ec1f229e6a7">UART_IFLS_TXSEL_2_8</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga6717fa833b243b5a18608ec1f229e6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4758eaa7392dcccea0328e3ac9c34a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gaa4758eaa7392dcccea0328e3ac9c34a4">UART_IFLS_TXSEL_4_8</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gaa4758eaa7392dcccea0328e3ac9c34a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff2c9be6e714713eef7775f268c99a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga0ff2c9be6e714713eef7775f268c99a4">UART_IFLS_TXSEL_6_8</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga0ff2c9be6e714713eef7775f268c99a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b4906e2a6fb85bb6bc500252e25c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga37b4906e2a6fb85bb6bc500252e25c3b">UART_IFLS_TXSEL_7_8</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga37b4906e2a6fb85bb6bc500252e25c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a10e1f337146b82808d964a35edbee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#gaa5a10e1f337146b82808d964a35edbee">UART_IFLS_RXSEL_1_8</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa5a10e1f337146b82808d964a35edbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32edac3a3f2bf737f082131901da118d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga32edac3a3f2bf737f082131901da118d">UART_IFLS_RXSEL_2_8</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga32edac3a3f2bf737f082131901da118d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea57687f0d1eaea6480d3de88a84147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga6ea57687f0d1eaea6480d3de88a84147">UART_IFLS_RXSEL_4_8</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga6ea57687f0d1eaea6480d3de88a84147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21cfe2a54c41e7e6c0aa6d6a1bcd9591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga21cfe2a54c41e7e6c0aa6d6a1bcd9591">UART_IFLS_RXSEL_6_8</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:ga21cfe2a54c41e7e6c0aa6d6a1bcd9591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a81e5b56112aaa39160feac2d37e407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__cc26x0__definitions.html#ga3a81e5b56112aaa39160feac2d37e407">UART_IFLS_RXSEL_7_8</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ga3a81e5b56112aaa39160feac2d37e407"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CC26x0 UART interface. </p>

<p class="definition">Definition in file <a class="el" href="cc26x0__uart_8h_source.html">cc26x0_uart.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:11 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
