Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 24 16:59:29 2026
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Coffee_top_timing_summary_routed.rpt -pb Coffee_top_timing_summary_routed.pb -rpx Coffee_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Coffee_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.786        0.000                      0                  154        0.155        0.000                      0                  154        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.786        0.000                      0                  154        0.155        0.000                      0                  154        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 u_coffee_controller/r_msec_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_coffee_controller/r_ani_step_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 3.650ns (45.408%)  route 4.388ns (54.592%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.563     5.084    u_coffee_controller/clk
    SLICE_X56Y16         FDCE                                         r  u_coffee_controller/r_msec_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u_coffee_controller/r_msec_count_reg[7]/Q
                         net (fo=12, routed)          0.845     6.447    u_coffee_controller/r_msec_count_reg[7]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.150     6.597 r  u_coffee_controller/r_ani_step1__1_carry__0_i_3/O
                         net (fo=2, routed)           0.666     7.263    u_coffee_controller/r_ani_step1__1_carry__0_i_3_n_0
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.326     7.589 r  u_coffee_controller/r_ani_step1__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.589    u_coffee_controller/r_ani_step1__1_carry__0_i_7_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.139 r  u_coffee_controller/r_ani_step1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.139    u_coffee_controller/r_ani_step1__1_carry__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.378 r  u_coffee_controller/r_ani_step1__1_carry__1/O[2]
                         net (fo=5, routed)           0.996     9.374    u_coffee_controller/r_ani_step1__1_carry__1_n_5
    SLICE_X54Y17         LUT4 (Prop_lut4_I0_O)        0.302     9.676 r  u_coffee_controller/r_ani_step1__37_carry_i_3/O
                         net (fo=1, routed)           0.000     9.676    u_coffee_controller/r_ani_step1__37_carry_i_3_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.254 r  u_coffee_controller/r_ani_step1__37_carry/O[2]
                         net (fo=1, routed)           0.317    10.571    u_coffee_controller/r_ani_step1__37_carry_n_5
    SLICE_X54Y16         LUT2 (Prop_lut2_I1_O)        0.301    10.872 r  u_coffee_controller/r_ani_step1__43_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.872    u_coffee_controller/r_ani_step1__43_carry__0_i_1_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    11.127 r  u_coffee_controller/r_ani_step1__43_carry__0/O[3]
                         net (fo=2, routed)           0.855    11.982    u_coffee_controller/r_ani_step1__43_carry__0_n_4
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.307    12.289 r  u_coffee_controller/r_ani_step[3]_i_4/O
                         net (fo=1, routed)           0.154    12.443    u_coffee_controller/r_ani_step[3]_i_4_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.567 r  u_coffee_controller/r_ani_step[3]_i_1/O
                         net (fo=4, routed)           0.555    13.122    u_coffee_controller/r_ani_step[3]_i_1_n_0
    SLICE_X60Y15         FDCE                                         r  u_coffee_controller/r_ani_step_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.512    14.853    u_coffee_controller/clk
    SLICE_X60Y15         FDCE                                         r  u_coffee_controller/r_ani_step_reg[0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X60Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.909    u_coffee_controller/r_ani_step_reg[0]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -13.122    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 u_coffee_controller/r_msec_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_coffee_controller/r_ani_step_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 3.650ns (45.408%)  route 4.388ns (54.592%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.563     5.084    u_coffee_controller/clk
    SLICE_X56Y16         FDCE                                         r  u_coffee_controller/r_msec_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u_coffee_controller/r_msec_count_reg[7]/Q
                         net (fo=12, routed)          0.845     6.447    u_coffee_controller/r_msec_count_reg[7]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.150     6.597 r  u_coffee_controller/r_ani_step1__1_carry__0_i_3/O
                         net (fo=2, routed)           0.666     7.263    u_coffee_controller/r_ani_step1__1_carry__0_i_3_n_0
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.326     7.589 r  u_coffee_controller/r_ani_step1__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.589    u_coffee_controller/r_ani_step1__1_carry__0_i_7_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.139 r  u_coffee_controller/r_ani_step1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.139    u_coffee_controller/r_ani_step1__1_carry__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.378 r  u_coffee_controller/r_ani_step1__1_carry__1/O[2]
                         net (fo=5, routed)           0.996     9.374    u_coffee_controller/r_ani_step1__1_carry__1_n_5
    SLICE_X54Y17         LUT4 (Prop_lut4_I0_O)        0.302     9.676 r  u_coffee_controller/r_ani_step1__37_carry_i_3/O
                         net (fo=1, routed)           0.000     9.676    u_coffee_controller/r_ani_step1__37_carry_i_3_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.254 r  u_coffee_controller/r_ani_step1__37_carry/O[2]
                         net (fo=1, routed)           0.317    10.571    u_coffee_controller/r_ani_step1__37_carry_n_5
    SLICE_X54Y16         LUT2 (Prop_lut2_I1_O)        0.301    10.872 r  u_coffee_controller/r_ani_step1__43_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.872    u_coffee_controller/r_ani_step1__43_carry__0_i_1_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    11.127 r  u_coffee_controller/r_ani_step1__43_carry__0/O[3]
                         net (fo=2, routed)           0.855    11.982    u_coffee_controller/r_ani_step1__43_carry__0_n_4
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.307    12.289 r  u_coffee_controller/r_ani_step[3]_i_4/O
                         net (fo=1, routed)           0.154    12.443    u_coffee_controller/r_ani_step[3]_i_4_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.567 r  u_coffee_controller/r_ani_step[3]_i_1/O
                         net (fo=4, routed)           0.555    13.122    u_coffee_controller/r_ani_step[3]_i_1_n_0
    SLICE_X60Y15         FDCE                                         r  u_coffee_controller/r_ani_step_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.512    14.853    u_coffee_controller/clk
    SLICE_X60Y15         FDCE                                         r  u_coffee_controller/r_ani_step_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X60Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.909    u_coffee_controller/r_ani_step_reg[1]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -13.122    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 u_coffee_controller/r_msec_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_coffee_controller/r_ani_step_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 3.650ns (45.408%)  route 4.388ns (54.592%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.563     5.084    u_coffee_controller/clk
    SLICE_X56Y16         FDCE                                         r  u_coffee_controller/r_msec_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u_coffee_controller/r_msec_count_reg[7]/Q
                         net (fo=12, routed)          0.845     6.447    u_coffee_controller/r_msec_count_reg[7]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.150     6.597 r  u_coffee_controller/r_ani_step1__1_carry__0_i_3/O
                         net (fo=2, routed)           0.666     7.263    u_coffee_controller/r_ani_step1__1_carry__0_i_3_n_0
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.326     7.589 r  u_coffee_controller/r_ani_step1__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.589    u_coffee_controller/r_ani_step1__1_carry__0_i_7_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.139 r  u_coffee_controller/r_ani_step1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.139    u_coffee_controller/r_ani_step1__1_carry__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.378 r  u_coffee_controller/r_ani_step1__1_carry__1/O[2]
                         net (fo=5, routed)           0.996     9.374    u_coffee_controller/r_ani_step1__1_carry__1_n_5
    SLICE_X54Y17         LUT4 (Prop_lut4_I0_O)        0.302     9.676 r  u_coffee_controller/r_ani_step1__37_carry_i_3/O
                         net (fo=1, routed)           0.000     9.676    u_coffee_controller/r_ani_step1__37_carry_i_3_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.254 r  u_coffee_controller/r_ani_step1__37_carry/O[2]
                         net (fo=1, routed)           0.317    10.571    u_coffee_controller/r_ani_step1__37_carry_n_5
    SLICE_X54Y16         LUT2 (Prop_lut2_I1_O)        0.301    10.872 r  u_coffee_controller/r_ani_step1__43_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.872    u_coffee_controller/r_ani_step1__43_carry__0_i_1_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    11.127 r  u_coffee_controller/r_ani_step1__43_carry__0/O[3]
                         net (fo=2, routed)           0.855    11.982    u_coffee_controller/r_ani_step1__43_carry__0_n_4
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.307    12.289 r  u_coffee_controller/r_ani_step[3]_i_4/O
                         net (fo=1, routed)           0.154    12.443    u_coffee_controller/r_ani_step[3]_i_4_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.567 r  u_coffee_controller/r_ani_step[3]_i_1/O
                         net (fo=4, routed)           0.555    13.122    u_coffee_controller/r_ani_step[3]_i_1_n_0
    SLICE_X60Y15         FDCE                                         r  u_coffee_controller/r_ani_step_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.512    14.853    u_coffee_controller/clk
    SLICE_X60Y15         FDCE                                         r  u_coffee_controller/r_ani_step_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X60Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.909    u_coffee_controller/r_ani_step_reg[2]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -13.122    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 u_coffee_controller/r_msec_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_coffee_controller/r_ani_step_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 3.650ns (45.408%)  route 4.388ns (54.592%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.563     5.084    u_coffee_controller/clk
    SLICE_X56Y16         FDCE                                         r  u_coffee_controller/r_msec_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u_coffee_controller/r_msec_count_reg[7]/Q
                         net (fo=12, routed)          0.845     6.447    u_coffee_controller/r_msec_count_reg[7]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.150     6.597 r  u_coffee_controller/r_ani_step1__1_carry__0_i_3/O
                         net (fo=2, routed)           0.666     7.263    u_coffee_controller/r_ani_step1__1_carry__0_i_3_n_0
    SLICE_X55Y15         LUT4 (Prop_lut4_I0_O)        0.326     7.589 r  u_coffee_controller/r_ani_step1__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.589    u_coffee_controller/r_ani_step1__1_carry__0_i_7_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.139 r  u_coffee_controller/r_ani_step1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.139    u_coffee_controller/r_ani_step1__1_carry__0_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.378 r  u_coffee_controller/r_ani_step1__1_carry__1/O[2]
                         net (fo=5, routed)           0.996     9.374    u_coffee_controller/r_ani_step1__1_carry__1_n_5
    SLICE_X54Y17         LUT4 (Prop_lut4_I0_O)        0.302     9.676 r  u_coffee_controller/r_ani_step1__37_carry_i_3/O
                         net (fo=1, routed)           0.000     9.676    u_coffee_controller/r_ani_step1__37_carry_i_3_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.254 r  u_coffee_controller/r_ani_step1__37_carry/O[2]
                         net (fo=1, routed)           0.317    10.571    u_coffee_controller/r_ani_step1__37_carry_n_5
    SLICE_X54Y16         LUT2 (Prop_lut2_I1_O)        0.301    10.872 r  u_coffee_controller/r_ani_step1__43_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.872    u_coffee_controller/r_ani_step1__43_carry__0_i_1_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    11.127 r  u_coffee_controller/r_ani_step1__43_carry__0/O[3]
                         net (fo=2, routed)           0.855    11.982    u_coffee_controller/r_ani_step1__43_carry__0_n_4
    SLICE_X57Y15         LUT6 (Prop_lut6_I0_O)        0.307    12.289 r  u_coffee_controller/r_ani_step[3]_i_4/O
                         net (fo=1, routed)           0.154    12.443    u_coffee_controller/r_ani_step[3]_i_4_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.567 r  u_coffee_controller/r_ani_step[3]_i_1/O
                         net (fo=4, routed)           0.555    13.122    u_coffee_controller/r_ani_step[3]_i_1_n_0
    SLICE_X60Y15         FDCE                                         r  u_coffee_controller/r_ani_step_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.512    14.853    u_coffee_controller/clk
    SLICE_X60Y15         FDCE                                         r  u_coffee_controller/r_ani_step_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X60Y15         FDCE (Setup_fdce_C_CE)      -0.169    14.909    u_coffee_controller/r_ani_step_reg[3]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -13.122    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 u_coffee_machine/coin_val_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_coffee_machine/r_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 1.983ns (30.326%)  route 4.556ns (69.674%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.628     5.149    u_coffee_machine/clk
    SLICE_X60Y17         FDCE                                         r  u_coffee_machine/coin_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.478     5.627 f  u_coffee_machine/coin_val_reg[15]/Q
                         net (fo=3, routed)           0.814     6.441    u_coffee_machine/w_coin_val[15]
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.324     6.765 r  u_coffee_machine/r_current_state[2]_i_4/O
                         net (fo=1, routed)           0.674     7.439    u_coffee_machine/r_current_state[2]_i_4_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.327     7.766 r  u_coffee_machine/r_current_state[2]_i_2/O
                         net (fo=5, routed)           0.987     8.754    u_coffee_machine/r_next_state2__11
    SLICE_X57Y14         LUT4 (Prop_lut4_I0_O)        0.150     8.904 r  u_coffee_machine/r_current_state[2]_i_13/O
                         net (fo=1, routed)           0.511     9.414    u_coffee_machine/r_current_state[2]_i_13_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I0_O)        0.332     9.746 r  u_coffee_machine/r_current_state[2]_i_10/O
                         net (fo=1, routed)           0.433    10.180    u_coffee_machine/r_current_state[2]_i_10_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.304 r  u_coffee_machine/r_current_state[2]_i_6/O
                         net (fo=1, routed)           0.445    10.749    u_coffee_machine/r_current_state[2]_i_6_n_0
    SLICE_X60Y15         LUT4 (Prop_lut4_I0_O)        0.124    10.873 r  u_coffee_machine/r_current_state[2]_i_3/O
                         net (fo=3, routed)           0.692    11.564    u_coffee_machine/r_current_state[2]_i_3_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.688 r  u_coffee_machine/r_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.688    u_coffee_machine/r_current_state[0]_i_1_n_0
    SLICE_X56Y14         FDCE                                         r  u_coffee_machine/r_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.448    14.789    u_coffee_machine/clk
    SLICE_X56Y14         FDCE                                         r  u_coffee_machine/r_current_state_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y14         FDCE (Setup_fdce_C_D)        0.077    15.091    u_coffee_machine/r_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 u_coffee_machine/coin_val_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_coffee_machine/r_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 1.983ns (30.344%)  route 4.552ns (69.656%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.628     5.149    u_coffee_machine/clk
    SLICE_X60Y17         FDCE                                         r  u_coffee_machine/coin_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.478     5.627 f  u_coffee_machine/coin_val_reg[15]/Q
                         net (fo=3, routed)           0.814     6.441    u_coffee_machine/w_coin_val[15]
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.324     6.765 r  u_coffee_machine/r_current_state[2]_i_4/O
                         net (fo=1, routed)           0.674     7.439    u_coffee_machine/r_current_state[2]_i_4_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.327     7.766 r  u_coffee_machine/r_current_state[2]_i_2/O
                         net (fo=5, routed)           0.987     8.754    u_coffee_machine/r_next_state2__11
    SLICE_X57Y14         LUT4 (Prop_lut4_I0_O)        0.150     8.904 r  u_coffee_machine/r_current_state[2]_i_13/O
                         net (fo=1, routed)           0.511     9.414    u_coffee_machine/r_current_state[2]_i_13_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I0_O)        0.332     9.746 r  u_coffee_machine/r_current_state[2]_i_10/O
                         net (fo=1, routed)           0.433    10.180    u_coffee_machine/r_current_state[2]_i_10_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.304 r  u_coffee_machine/r_current_state[2]_i_6/O
                         net (fo=1, routed)           0.445    10.749    u_coffee_machine/r_current_state[2]_i_6_n_0
    SLICE_X60Y15         LUT4 (Prop_lut4_I0_O)        0.124    10.873 r  u_coffee_machine/r_current_state[2]_i_3/O
                         net (fo=3, routed)           0.688    11.560    u_coffee_machine/r_current_state[2]_i_3_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.684 r  u_coffee_machine/r_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.684    u_coffee_machine/r_current_state[2]_i_1_n_0
    SLICE_X56Y14         FDCE                                         r  u_coffee_machine/r_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.448    14.789    u_coffee_machine/clk
    SLICE_X56Y14         FDCE                                         r  u_coffee_machine/r_current_state_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y14         FDCE (Setup_fdce_C_D)        0.079    15.093    u_coffee_machine/r_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -11.684    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 u_coffee_machine/coin_val_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_coffee_machine/r_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 1.983ns (30.340%)  route 4.553ns (69.660%))
  Logic Levels:           7  (LUT4=3 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.628     5.149    u_coffee_machine/clk
    SLICE_X60Y17         FDCE                                         r  u_coffee_machine/coin_val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.478     5.627 f  u_coffee_machine/coin_val_reg[15]/Q
                         net (fo=3, routed)           0.814     6.441    u_coffee_machine/w_coin_val[15]
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.324     6.765 r  u_coffee_machine/r_current_state[2]_i_4/O
                         net (fo=1, routed)           0.674     7.439    u_coffee_machine/r_current_state[2]_i_4_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.327     7.766 r  u_coffee_machine/r_current_state[2]_i_2/O
                         net (fo=5, routed)           0.987     8.754    u_coffee_machine/r_next_state2__11
    SLICE_X57Y14         LUT4 (Prop_lut4_I0_O)        0.150     8.904 r  u_coffee_machine/r_current_state[2]_i_13/O
                         net (fo=1, routed)           0.511     9.414    u_coffee_machine/r_current_state[2]_i_13_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I0_O)        0.332     9.746 r  u_coffee_machine/r_current_state[2]_i_10/O
                         net (fo=1, routed)           0.433    10.180    u_coffee_machine/r_current_state[2]_i_10_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.304 r  u_coffee_machine/r_current_state[2]_i_6/O
                         net (fo=1, routed)           0.445    10.749    u_coffee_machine/r_current_state[2]_i_6_n_0
    SLICE_X60Y15         LUT4 (Prop_lut4_I0_O)        0.124    10.873 r  u_coffee_machine/r_current_state[2]_i_3/O
                         net (fo=3, routed)           0.689    11.561    u_coffee_machine/r_current_state[2]_i_3_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    11.685 r  u_coffee_machine/r_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.685    u_coffee_machine/r_current_state[1]_i_1_n_0
    SLICE_X56Y14         FDCE                                         r  u_coffee_machine/r_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.448    14.789    u_coffee_machine/clk
    SLICE_X56Y14         FDCE                                         r  u_coffee_machine/r_current_state_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y14         FDCE (Setup_fdce_C_D)        0.081    15.095    u_coffee_machine/r_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/btn_state_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 0.952ns (21.126%)  route 3.554ns (78.874%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.569     5.090    u_btn_debouncer/U_debouncer_btnL/clk
    SLICE_X57Y9          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDCE (Prop_fdce_C_Q)         0.456     5.546 r  u_btn_debouncer/U_debouncer_btnL/count_reg[11]/Q
                         net (fo=2, routed)           0.866     6.413    u_btn_debouncer/U_debouncer_btnL/count[11]
    SLICE_X57Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.537 f  u_btn_debouncer/U_debouncer_btnL/btn_state_i_5/O
                         net (fo=1, routed)           0.797     7.334    u_btn_debouncer/U_debouncer_btnL/btn_state_i_5_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.458 f  u_btn_debouncer/U_debouncer_btnL/btn_state_i_3/O
                         net (fo=1, routed)           0.574     8.032    u_btn_debouncer/U_debouncer_btnL/btn_state_i_3_n_0
    SLICE_X57Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.156 f  u_btn_debouncer/U_debouncer_btnL/btn_state_i_2/O
                         net (fo=21, routed)          0.938     9.094    u_btn_debouncer/U_debouncer_btnL/btn_state_i_2_n_0
    SLICE_X57Y13         LUT3 (Prop_lut3_I2_O)        0.124     9.218 r  u_btn_debouncer/U_debouncer_btnL/btn_state_i_1/O
                         net (fo=1, routed)           0.378     9.597    u_btn_debouncer/U_debouncer_btnL/btn_state
    SLICE_X57Y13         FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/btn_state_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.448    14.789    u_btn_debouncer/U_debouncer_btnL/clk
    SLICE_X57Y13         FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X57Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.822    u_btn_debouncer/U_debouncer_btnL/btn_state_reg
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.282ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnR/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnR/btn_state_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.014ns (22.776%)  route 3.438ns (77.224%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.635     5.156    u_btn_debouncer/U_debouncer_btnR/clk
    SLICE_X60Y9          FDCE                                         r  u_btn_debouncer/U_debouncer_btnR/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  u_btn_debouncer/U_debouncer_btnR/count_reg[0]/Q
                         net (fo=3, routed)           0.977     6.652    u_btn_debouncer/U_debouncer_btnR/count_reg_n_0_[0]
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.776 f  u_btn_debouncer/U_debouncer_btnR/btn_state_i_6__1/O
                         net (fo=1, routed)           0.299     7.075    u_btn_debouncer/U_debouncer_btnR/btn_state_i_6__1_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.199 f  u_btn_debouncer/U_debouncer_btnR/btn_state_i_3__1/O
                         net (fo=1, routed)           0.805     8.004    u_btn_debouncer/U_debouncer_btnR/btn_state_i_3__1_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I0_O)        0.124     8.128 f  u_btn_debouncer/U_debouncer_btnR/btn_state_i_2__1/O
                         net (fo=21, routed)          0.845     8.972    u_btn_debouncer/U_debouncer_btnR/btn_state_i_2__1_n_0
    SLICE_X60Y11         LUT3 (Prop_lut3_I2_O)        0.124     9.096 r  u_btn_debouncer/U_debouncer_btnR/btn_state_i_1__1/O
                         net (fo=1, routed)           0.512     9.608    u_btn_debouncer/U_debouncer_btnR/btn_state
    SLICE_X59Y11         FDCE                                         r  u_btn_debouncer/U_debouncer_btnR/btn_state_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.515    14.856    u_btn_debouncer/U_debouncer_btnR/clk
    SLICE_X59Y11         FDCE                                         r  u_btn_debouncer/U_debouncer_btnR/btn_state_reg/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X59Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.890    u_btn_debouncer/U_debouncer_btnR/btn_state_reg
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  5.282    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.952ns (20.794%)  route 3.626ns (79.206%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.569     5.090    u_btn_debouncer/U_debouncer_btnL/clk
    SLICE_X57Y9          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDCE (Prop_fdce_C_Q)         0.456     5.546 f  u_btn_debouncer/U_debouncer_btnL/count_reg[11]/Q
                         net (fo=2, routed)           0.866     6.413    u_btn_debouncer/U_debouncer_btnL/count[11]
    SLICE_X57Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.537 r  u_btn_debouncer/U_debouncer_btnL/btn_state_i_5/O
                         net (fo=1, routed)           0.797     7.334    u_btn_debouncer/U_debouncer_btnL/btn_state_i_5_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.458 r  u_btn_debouncer/U_debouncer_btnL/btn_state_i_3/O
                         net (fo=1, routed)           0.574     8.032    u_btn_debouncer/U_debouncer_btnL/btn_state_i_3_n_0
    SLICE_X57Y10         LUT4 (Prop_lut4_I0_O)        0.124     8.156 r  u_btn_debouncer/U_debouncer_btnL/btn_state_i_2/O
                         net (fo=21, routed)          1.389     9.545    u_btn_debouncer/U_debouncer_btnL/btn_state_i_2_n_0
    SLICE_X57Y9          LUT4 (Prop_lut4_I0_O)        0.124     9.669 r  u_btn_debouncer/U_debouncer_btnL/count[11]_i_1/O
                         net (fo=1, routed)           0.000     9.669    u_btn_debouncer/U_debouncer_btnL/p_0_in[11]
    SLICE_X57Y9          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.451    14.792    u_btn_debouncer/U_debouncer_btnL/clk
    SLICE_X57Y9          FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[11]/C
                         clock pessimism              0.298    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X57Y9          FDCE (Setup_fdce_C_D)        0.031    15.086    u_btn_debouncer/U_debouncer_btnL/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  5.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_coffee_fnd_controller/u_fnd_digit_select/r_tick_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_coffee_fnd_controller/u_fnd_digit_select/sel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.590     1.473    u_coffee_fnd_controller/u_fnd_digit_select/clk
    SLICE_X62Y16         FDCE                                         r  u_coffee_fnd_controller/u_fnd_digit_select/r_tick_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_coffee_fnd_controller/u_fnd_digit_select/r_tick_prev_reg/Q
                         net (fo=2, routed)           0.086     1.700    u_coffee_fnd_controller/u_fnd_digit_select/r_tick_prev
    SLICE_X63Y16         LUT4 (Prop_lut4_I2_O)        0.048     1.748 r  u_coffee_fnd_controller/u_fnd_digit_select/sel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.748    u_coffee_fnd_controller/u_fnd_digit_select/sel[1]_i_1_n_0
    SLICE_X63Y16         FDCE                                         r  u_coffee_fnd_controller/u_fnd_digit_select/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.859     1.986    u_coffee_fnd_controller/u_fnd_digit_select/clk
    SLICE_X63Y16         FDCE                                         r  u_coffee_fnd_controller/u_fnd_digit_select/sel_reg[1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X63Y16         FDCE (Hold_fdce_C_D)         0.107     1.593    u_coffee_fnd_controller/u_fnd_digit_select/sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_coffee_fnd_controller/u_fnd_digit_select/r_tick_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_coffee_fnd_controller/u_fnd_digit_select/sel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.590     1.473    u_coffee_fnd_controller/u_fnd_digit_select/clk
    SLICE_X62Y16         FDCE                                         r  u_coffee_fnd_controller/u_fnd_digit_select/r_tick_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_coffee_fnd_controller/u_fnd_digit_select/r_tick_prev_reg/Q
                         net (fo=2, routed)           0.086     1.700    u_coffee_fnd_controller/u_fnd_digit_select/r_tick_prev
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.745 r  u_coffee_fnd_controller/u_fnd_digit_select/sel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.745    u_coffee_fnd_controller/u_fnd_digit_select/sel[0]_i_1_n_0
    SLICE_X63Y16         FDCE                                         r  u_coffee_fnd_controller/u_fnd_digit_select/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.859     1.986    u_coffee_fnd_controller/u_fnd_digit_select/clk
    SLICE_X63Y16         FDCE                                         r  u_coffee_fnd_controller/u_fnd_digit_select/sel_reg[0]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X63Y16         FDCE (Hold_fdce_C_D)         0.091     1.577    u_coffee_fnd_controller/u_fnd_digit_select/sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnR/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnR/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.693%)  route 0.144ns (43.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.592     1.475    u_btn_debouncer/U_debouncer_btnR/clk
    SLICE_X59Y11         FDCE                                         r  u_btn_debouncer/U_debouncer_btnR/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_btn_debouncer/U_debouncer_btnR/btn_state_reg/Q
                         net (fo=22, routed)          0.144     1.761    u_btn_debouncer/U_debouncer_btnR/btn_state_reg_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I2_O)        0.048     1.809 r  u_btn_debouncer/U_debouncer_btnR/count[17]_i_1__1/O
                         net (fo=1, routed)           0.000     1.809    u_btn_debouncer/U_debouncer_btnR/count[17]_i_1__1_n_0
    SLICE_X58Y11         FDCE                                         r  u_btn_debouncer/U_debouncer_btnR/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.862     1.989    u_btn_debouncer/U_debouncer_btnR/clk
    SLICE_X58Y11         FDCE                                         r  u_btn_debouncer/U_debouncer_btnR/count_reg[17]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X58Y11         FDCE (Hold_fdce_C_D)         0.107     1.595    u_btn_debouncer/U_debouncer_btnR/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnR/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnR/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.190ns (56.653%)  route 0.145ns (43.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.592     1.475    u_btn_debouncer/U_debouncer_btnR/clk
    SLICE_X59Y11         FDCE                                         r  u_btn_debouncer/U_debouncer_btnR/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_btn_debouncer/U_debouncer_btnR/btn_state_reg/Q
                         net (fo=22, routed)          0.145     1.762    u_btn_debouncer/U_debouncer_btnR/btn_state_reg_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I2_O)        0.049     1.811 r  u_btn_debouncer/U_debouncer_btnR/count[19]_i_1__1/O
                         net (fo=1, routed)           0.000     1.811    u_btn_debouncer/U_debouncer_btnR/count[19]_i_1__1_n_0
    SLICE_X58Y11         FDCE                                         r  u_btn_debouncer/U_debouncer_btnR/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.862     1.989    u_btn_debouncer/U_debouncer_btnR/clk
    SLICE_X58Y11         FDCE                                         r  u_btn_debouncer/U_debouncer_btnR/count_reg[19]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X58Y11         FDCE (Hold_fdce_C_D)         0.107     1.595    u_btn_debouncer/U_debouncer_btnR/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_coffee_machine/r_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_coffee_controller/coffee_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.447    u_coffee_machine/clk
    SLICE_X56Y14         FDCE                                         r  u_coffee_machine/r_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  u_coffee_machine/r_current_state_reg[0]/Q
                         net (fo=46, routed)          0.116     1.728    u_coffee_controller/r_current_state[0]
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.773 r  u_coffee_controller/coffee_out_i_1/O
                         net (fo=1, routed)           0.000     1.773    u_coffee_controller/coffee_out_i_1_n_0
    SLICE_X57Y14         FDCE                                         r  u_coffee_controller/coffee_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.832     1.959    u_coffee_controller/clk
    SLICE_X57Y14         FDCE                                         r  u_coffee_controller/coffee_out_reg/C
                         clock pessimism             -0.499     1.460    
    SLICE_X57Y14         FDCE (Hold_fdce_C_D)         0.091     1.551    u_coffee_controller/coffee_out_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnR/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnR/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.592     1.475    u_btn_debouncer/U_debouncer_btnR/clk
    SLICE_X59Y11         FDCE                                         r  u_btn_debouncer/U_debouncer_btnR/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_btn_debouncer/U_debouncer_btnR/btn_state_reg/Q
                         net (fo=22, routed)          0.144     1.761    u_btn_debouncer/U_debouncer_btnR/btn_state_reg_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I2_O)        0.045     1.806 r  u_btn_debouncer/U_debouncer_btnR/count[14]_i_1__1/O
                         net (fo=1, routed)           0.000     1.806    u_btn_debouncer/U_debouncer_btnR/count[14]_i_1__1_n_0
    SLICE_X58Y11         FDCE                                         r  u_btn_debouncer/U_debouncer_btnR/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.862     1.989    u_btn_debouncer/U_debouncer_btnR/clk
    SLICE_X58Y11         FDCE                                         r  u_btn_debouncer/U_debouncer_btnR/count_reg[14]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X58Y11         FDCE (Hold_fdce_C_D)         0.091     1.579    u_btn_debouncer/U_debouncer_btnR/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnR/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnR/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.130%)  route 0.145ns (43.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.592     1.475    u_btn_debouncer/U_debouncer_btnR/clk
    SLICE_X59Y11         FDCE                                         r  u_btn_debouncer/U_debouncer_btnR/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_btn_debouncer/U_debouncer_btnR/btn_state_reg/Q
                         net (fo=22, routed)          0.145     1.762    u_btn_debouncer/U_debouncer_btnR/btn_state_reg_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I2_O)        0.045     1.807 r  u_btn_debouncer/U_debouncer_btnR/count[18]_i_1__1/O
                         net (fo=1, routed)           0.000     1.807    u_btn_debouncer/U_debouncer_btnR/count[18]_i_1__1_n_0
    SLICE_X58Y11         FDCE                                         r  u_btn_debouncer/U_debouncer_btnR/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.862     1.989    u_btn_debouncer/U_debouncer_btnR/clk
    SLICE_X58Y11         FDCE                                         r  u_btn_debouncer/U_debouncer_btnR/count_reg[18]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X58Y11         FDCE (Hold_fdce_C_D)         0.092     1.580    u_btn_debouncer/U_debouncer_btnR/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnC/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnC/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.213ns (59.501%)  route 0.145ns (40.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.447    u_btn_debouncer/U_debouncer_btnC/clk
    SLICE_X52Y10         FDCE                                         r  u_btn_debouncer/U_debouncer_btnC/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  u_btn_debouncer/U_debouncer_btnC/btn_state_reg/Q
                         net (fo=25, routed)          0.145     1.756    u_btn_debouncer/U_debouncer_btnC/btn_state_reg_0
    SLICE_X53Y10         LUT4 (Prop_lut4_I2_O)        0.049     1.805 r  u_btn_debouncer/U_debouncer_btnC/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.805    u_btn_debouncer/U_debouncer_btnC/count[8]_i_1__0_n_0
    SLICE_X53Y10         FDCE                                         r  u_btn_debouncer/U_debouncer_btnC/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.835     1.962    u_btn_debouncer/U_debouncer_btnC/clk
    SLICE_X53Y10         FDCE                                         r  u_btn_debouncer/U_debouncer_btnC/count_reg[8]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X53Y10         FDCE (Hold_fdce_C_D)         0.107     1.567    u_btn_debouncer/U_debouncer_btnC/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnC/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnC/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.043%)  route 0.145ns (40.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.447    u_btn_debouncer/U_debouncer_btnC/clk
    SLICE_X52Y10         FDCE                                         r  u_btn_debouncer/U_debouncer_btnC/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  u_btn_debouncer/U_debouncer_btnC/btn_state_reg/Q
                         net (fo=25, routed)          0.145     1.756    u_btn_debouncer/U_debouncer_btnC/btn_state_reg_0
    SLICE_X53Y10         LUT4 (Prop_lut4_I2_O)        0.045     1.801 r  u_btn_debouncer/U_debouncer_btnC/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    u_btn_debouncer/U_debouncer_btnC/count[7]_i_1__0_n_0
    SLICE_X53Y10         FDCE                                         r  u_btn_debouncer/U_debouncer_btnC/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.835     1.962    u_btn_debouncer/U_debouncer_btnC/clk
    SLICE_X53Y10         FDCE                                         r  u_btn_debouncer/U_debouncer_btnC/count_reg[7]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X53Y10         FDCE (Hold_fdce_C_D)         0.092     1.552    u_btn_debouncer/U_debouncer_btnC/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_coffee_machine/r_coin_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.974%)  route 0.240ns (63.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.447    u_btn_debouncer/U_debouncer_btnL/clk
    SLICE_X57Y13         FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_btn_debouncer/U_debouncer_btnL/btn_state_reg/Q
                         net (fo=24, routed)          0.240     1.828    u_coffee_machine/w_debounced_btn[0]
    SLICE_X58Y13         FDCE                                         r  u_coffee_machine/r_coin_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.859     1.986    u_coffee_machine/clk
    SLICE_X58Y13         FDCE                                         r  u_coffee_machine/r_coin_reg_reg/C
                         clock pessimism             -0.478     1.508    
    SLICE_X58Y13         FDCE (Hold_fdce_C_D)         0.070     1.578    u_coffee_machine/r_coin_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y10   u_btn_debouncer/U_debouncer_btnC/btn_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y9    u_btn_debouncer/U_debouncer_btnC/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y11   u_btn_debouncer/U_debouncer_btnC/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y11   u_btn_debouncer/U_debouncer_btnC/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y11   u_btn_debouncer/U_debouncer_btnC/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y11   u_btn_debouncer/U_debouncer_btnC/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y12   u_btn_debouncer/U_debouncer_btnC/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y12   u_btn_debouncer/U_debouncer_btnC/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y12   u_btn_debouncer/U_debouncer_btnC/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   u_coffee_controller/r_msec_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   u_coffee_controller/r_msec_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   u_coffee_controller/r_msec_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   u_coffee_controller/r_msec_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   u_coffee_controller/r_msec_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   u_coffee_controller/r_msec_count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   u_coffee_controller/r_msec_count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   u_coffee_controller/r_msec_count_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   u_btn_debouncer/U_debouncer_btnC/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   u_btn_debouncer/U_debouncer_btnC/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y10   u_btn_debouncer/U_debouncer_btnC/btn_state_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y9    u_btn_debouncer/U_debouncer_btnC/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y11   u_btn_debouncer/U_debouncer_btnC/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y11   u_btn_debouncer/U_debouncer_btnC/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y11   u_btn_debouncer/U_debouncer_btnC/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y11   u_btn_debouncer/U_debouncer_btnC/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   u_btn_debouncer/U_debouncer_btnC/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   u_btn_debouncer/U_debouncer_btnC/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   u_btn_debouncer/U_debouncer_btnC/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   u_btn_debouncer/U_debouncer_btnC/count_reg[17]/C



