# HDL Bits Problem Solutions ğŸ§ ğŸ’¡

This repository contains my personal solutions to selected problems from [Click here to view my HDL Bits profile](https://bit.ly/amit_hdl_bits) â€” a widely-used platform for learning and practicing Verilog through hands-on problem solving. It's often referred to as the *LeetCode of Digital Electronics*.

Currently, I'm focusing on the following sections:

- `01_getting_started/`
- `02_verilog_language/01_basics`
- `02_verilog_language/02_vectors`

---

## ğŸ“ Folder Structure with Links

### `01_getting_started/`
- [code01.v](https://github.com/amitvsuryavanshi04/amit_kvlsi_iiitb/blob/main/FutureWiz_Daily_Verilog_Codes/hdl_problem_solutions/01_getting_started/code_01.v)

### `02_verilog_language/01_basics/`
- [01_simple_wire.v](https://github.com/amitvsuryavanshi04/amit_kvlsi_iiitb/blob/main/FutureWiz_Daily_Verilog_Codes/hdl_problem_solutions/02_verilog_language/01_basics/01_simple_wire.v)
- [02_four_wires.v](https://github.com/amitvsuryavanshi04/amit_kvlsi_iiitb/blob/main/FutureWiz_Daily_Verilog_Codes/hdl_problem_solutions/02_verilog_language/01_basics/02_four_wires.v)
