
k
Command: %s
53*	vivadotcl2C
/synth_design -top Network -part xc7z010clg400-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ï
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0102default:defaultZ17-347
Ö
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0102default:defaultZ17-349
õ
%s*synth2ã
wStarting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 231.570 ; gain = 99.098
2default:default
Œ
synthesizing module '%s'638*oasys2
Network2default:default2b
LC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/new/Network.v2default:default2
222default:default8@Z8-638

synthesizing module '%s'638*oasys2&
Network_Controller2default:default2y
cC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Network_Controller.v2default:default2
212default:default8@Z8-638
À
default block is never used226*oasys2y
cC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Network_Controller.v2default:default2
432default:default8@Z8-226
´
%done synthesizing module '%s' (%s#%s)256*oasys2&
Network_Controller2default:default2
12default:default2
12default:default2y
cC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Network_Controller.v2default:default2
212default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2
DataRegBank2default:default2t
^C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v2default:default2
102default:default8@Z8-638
∆
default block is never used226*oasys2t
^C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v2default:default2
182default:default8@Z8-226
ü
%done synthesizing module '%s' (%s#%s)256*oasys2
DataRegBank2default:default2
22default:default2
12default:default2t
^C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v2default:default2
102default:default8@Z8-256
·
synthesizing module '%s'638*oasys2

NeuralUnit2default:default2r
\C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Neural_Unit.v2default:default2
102default:default8@Z8-638
Ë
synthesizing module '%s'638*oasys2!
WeightRegBank2default:default2v
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v2default:default2
102default:default8@Z8-638
»
default block is never used226*oasys2v
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v2default:default2
182default:default8@Z8-226
£
%done synthesizing module '%s' (%s#%s)256*oasys2!
WeightRegBank2default:default2
32default:default2
12default:default2v
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v2default:default2
102default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys2%
Elliot_Activation2default:default2x
bC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Elliot_Activation.v2default:default2
232default:default8@Z8-638
G
%s*synth28
$	Parameter s bound to: 8'b00000001 
2default:default
‚
synthesizing module '%s'638*oasys2
Denominator2default:default2r
\C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Denominator.v2default:default2
232default:default8@Z8-638
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
Denominator2default:default2
42default:default2
12default:default2r
\C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Denominator.v2default:default2
232default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2)
Divisor_non_restoring2default:default2|
fC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v2default:default2
232default:default8@Z8-638
±
%done synthesizing module '%s' (%s#%s)256*oasys2)
Divisor_non_restoring2default:default2
52default:default2
12default:default2|
fC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v2default:default2
232default:default8@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys2%
Elliot_Activation2default:default2
62default:default2
12default:default2x
bC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Elliot_Activation.v2default:default2
232default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2
MultiSum2default:default2s
]C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v2default:default2
102default:default8@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
MultiSum2default:default2
72default:default2
12default:default2s
]C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v2default:default2
102default:default8@Z8-256
‹
synthesizing module '%s'638*oasys2
LayerMux2default:default2o
YC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/LayerMux.v2default:default2
232default:default8@Z8-638
¡
default block is never used226*oasys2o
YC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/LayerMux.v2default:default2
342default:default8@Z8-226
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
LayerMux2default:default2
82default:default2
12default:default2o
YC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/LayerMux.v2default:default2
232default:default8@Z8-256
⁄
synthesizing module '%s'638*oasys2
Shifter2default:default2n
XC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Shifter.v2default:default2
192default:default8@Z8-638
ï
%done synthesizing module '%s' (%s#%s)256*oasys2
Shifter2default:default2
92default:default2
12default:default2n
XC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Shifter.v2default:default2
192default:default8@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2

NeuralUnit2default:default2
102default:default2
12default:default2r
\C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Neural_Unit.v2default:default2
102default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2

MassAnd_py2default:default2q
[C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/MassAnd_py.v2default:default2
102default:default8@Z8-638
ú
%done synthesizing module '%s' (%s#%s)256*oasys2

MassAnd_py2default:default2
112default:default2
12default:default2q
[C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/MassAnd_py.v2default:default2
102default:default8@Z8-256
ﬁ
synthesizing module '%s'638*oasys2
	RAMMux_py2default:default2p
ZC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAMMux_py.v2default:default2
102default:default8@Z8-638
¬
default block is never used226*oasys2p
ZC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAMMux_py.v2default:default2
222default:default8@Z8-226
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
	RAMMux_py2default:default2
122default:default2
12default:default2p
ZC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAMMux_py.v2default:default2
102default:default8@Z8-256
Í
synthesizing module '%s'638*oasys2#
RAM_Read_Driver2default:default2v
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
212default:default8@Z8-638
»
default block is never used226*oasys2v
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
392default:default8@Z8-226
Ü
8referenced signal '%s' should be on the sensitivity list567*oasys2
RAM_address2default:default2v
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
382default:default8@Z8-567
É
8referenced signal '%s' should be on the sensitivity list567*oasys2
unit_sel2default:default2v
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
382default:default8@Z8-567
á
8referenced signal '%s' should be on the sensitivity list567*oasys2 
unit_address2default:default2v
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
382default:default8@Z8-567
Ä
8referenced signal '%s' should be on the sensitivity list567*oasys2
count2default:default2v
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
382default:default8@Z8-567
Ñ
8referenced signal '%s' should be on the sensitivity list567*oasys2
	unitcount2default:default2v
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
382default:default8@Z8-567
¶
%done synthesizing module '%s' (%s#%s)256*oasys2#
RAM_Read_Driver2default:default2
132default:default2
12default:default2v
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
212default:default8@Z8-256
‡
synthesizing module '%s'638*oasys2

ram_access2default:default2q
[C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ram_access.v2default:default2
232default:default8@Z8-638
˛
synthesizing module '%s'638*oasys2!
blk_mem_gen_12default:default2å
vC:/Users/fendrirj/Vivado/network/Neural_Network.runs/synth_1/.Xil/Vivado-4692-FENDRIRJ-1/realtime/blk_mem_gen_1_stub.v2default:default2
72default:default8@Z8-638
∫
%done synthesizing module '%s' (%s#%s)256*oasys2!
blk_mem_gen_12default:default2
142default:default2
12default:default2å
vC:/Users/fendrirj/Vivado/network/Neural_Network.runs/synth_1/.Xil/Vivado-4692-FENDRIRJ-1/realtime/blk_mem_gen_1_stub.v2default:default2
72default:default8@Z8-256
ú
%done synthesizing module '%s' (%s#%s)256*oasys2

ram_access2default:default2
152default:default2
12default:default2q
[C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ram_access.v2default:default2
232default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2"
ROM_Controller2default:default2u
_C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
232default:default8@Z8-638
ı
synthesizing module '%s'638*oasys2)
DebouncerWithoutLatch2default:default2|
fC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v2default:default2
92default:default8@Z8-638
R
%s*synth2C
/	Parameter State0 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter State1 bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter State2 bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter State3 bound to: 3 - type: integer 
2default:default
›
synthesizing module '%s'638*oasys2
	DelayLoop2default:default2p
ZC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DelayLoop.v2default:default2
72default:default8@Z8-638
S
%s*synth2D
0	Parameter Divider bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter NumberOfBits bound to: 27 - type: integer 
2default:default
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
	DelayLoop2default:default2
162default:default2
12default:default2p
ZC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DelayLoop.v2default:default2
72default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2)
DebouncerWithoutLatch2default:default2
172default:default2
12default:default2|
fC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v2default:default2
92default:default8@Z8-256
Á
synthesizing module '%s'638*oasys2"
ClockedOneShot2default:default2u
_C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ClockedOneShot.v2default:default2
62default:default8@Z8-638
R
%s*synth2C
/	Parameter State0 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter State1 bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter State2 bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter State3 bound to: 3 - type: integer 
2default:default
£
%done synthesizing module '%s' (%s#%s)256*oasys2"
ClockedOneShot2default:default2
182default:default2
12default:default2u
_C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ClockedOneShot.v2default:default2
62default:default8@Z8-256
˛
synthesizing module '%s'638*oasys2!
blk_mem_gen_02default:default2å
vC:/Users/fendrirj/Vivado/network/Neural_Network.runs/synth_1/.Xil/Vivado-4692-FENDRIRJ-1/realtime/blk_mem_gen_0_stub.v2default:default2
72default:default8@Z8-638
∫
%done synthesizing module '%s' (%s#%s)256*oasys2!
blk_mem_gen_02default:default2
192default:default2
12default:default2å
vC:/Users/fendrirj/Vivado/network/Neural_Network.runs/synth_1/.Xil/Vivado-4692-FENDRIRJ-1/realtime/blk_mem_gen_0_stub.v2default:default2
72default:default8@Z8-256
«
default block is never used226*oasys2u
_C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
512default:default8@Z8-226
Ç
8referenced signal '%s' should be on the sensitivity list567*oasys2
rom_data2default:default2u
_C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
502default:default8@Z8-567
Ç
8referenced signal '%s' should be on the sensitivity list567*oasys2
rom_addr2default:default2u
_C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
502default:default8@Z8-567
Å
8referenced signal '%s' should be on the sensitivity list567*oasys2
address2default:default2u
_C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
502default:default8@Z8-567
Ö
8referenced signal '%s' should be on the sensitivity list567*oasys2
currentUnit2default:default2u
_C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
502default:default8@Z8-567
Ñ
8referenced signal '%s' should be on the sensitivity list567*oasys2

rom_output2default:default2u
_C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
502default:default8@Z8-567
§
%done synthesizing module '%s' (%s#%s)256*oasys2"
ROM_Controller2default:default2
202default:default2
12default:default2u
_C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
232default:default8@Z8-256
ä
%done synthesizing module '%s' (%s#%s)256*oasys2
Network2default:default2
212default:default2
12default:default2b
LC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/new/Network.v2default:default2
222default:default8@Z8-256
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 265.363 ; gain = 132.891
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
ñ
Loading clock regions from %s
13*device2_
KC:/Xilinx/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml2default:defaultZ21-13
ó
Loading clock buffers from %s
11*device2`
LC:/Xilinx/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml2default:defaultZ21-11
ó
&Loading clock placement rules from %s
318*place2W
CC:/Xilinx/Vivado/2014.1/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
ï
)Loading package pin functions from %s...
17*device2S
?C:/Xilinx/Vivado/2014.1/data\parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ì
Loading package from %s
16*device2b
NC:/Xilinx/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml2default:defaultZ21-16
ä
Loading io standards from %s
15*device2T
@C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
5

Processing XDC Constraints
244*projectZ1-262
ñ
Parsing XDC File [%s]
179*designutils2`
LC:/Users/fendrirj/Vivado/network/Neural_Network.runs/synth_1/dont_buffer.xdc2default:defaultZ20-179
ì
No cells matched '%s'.
180*	planAhead2]
Iget_cells -hier -filter {REF_NAME==clk_wiz_0 || ORIG_REF_NAME==clk_wiz_0}2default:default2b
LC:/Users/fendrirj/Vivado/network/Neural_Network.runs/synth_1/dont_buffer.xdc2default:default2
42default:default8@Z12-180
ü
Finished Parsing XDC File [%s]
178*designutils2`
LC:/Users/fendrirj/Vivado/network/Neural_Network.runs/synth_1/dont_buffer.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 476.043 ; gain = 343.570
2default:default
µ
%s*synth2•
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 476.043 ; gain = 343.570
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 476.043 ; gain = 343.570
2default:default
√
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2r
\C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Denominator.v2default:default2
332default:default8@Z8-3537
ÿ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
divisor_reg2default:default2
322default:default2
162default:default2|
fC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v2default:default2
662default:default8@Z8-3936
ƒ
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2s
]C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v2default:default2
192default:default8@Z8-3537
á
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2
MultiSum2default:defaultZ8-802
é
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2#
RAM_Read_Driver2default:defaultZ8-802

!inferring latch for variable '%s'327*oasys2
	layer_reg2default:default2y
cC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Network_Controller.v2default:default2
452default:default8@Z8-327
∫
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2
MultiSum2default:defaultZ8-3354
¡
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2#
RAM_Read_Driver2default:defaultZ8-3354
Û
!inferring latch for variable '%s'327*oasys2#
RAM_address_reg2default:default2v
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
412default:default8@Z8-327

!inferring latch for variable '%s'327*oasys2 
unit_sel_reg2default:default2v
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
422default:default8@Z8-327
Ù
!inferring latch for variable '%s'327*oasys2$
unit_address_reg2default:default2v
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
432default:default8@Z8-327
Ì
!inferring latch for variable '%s'327*oasys2
	count_reg2default:default2v
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
462default:default8@Z8-327
Ò
!inferring latch for variable '%s'327*oasys2!
unitcount_reg2default:default2v
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2
472default:default8@Z8-327
Ò
!inferring latch for variable '%s'327*oasys2"
rom_output_reg2default:default2u
_C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
582default:default8@Z8-327
Ó
!inferring latch for variable '%s'327*oasys2
address_reg2default:default2u
_C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
542default:default8@Z8-327
Ú
!inferring latch for variable '%s'327*oasys2#
currentUnit_reg2default:default2u
_C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
572default:default8@Z8-327
Ô
!inferring latch for variable '%s'327*oasys2 
rom_addr_reg2default:default2u
_C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2
532default:default8@Z8-327
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 12    
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 4     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 36    
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 16    
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input     32 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 44    
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 32    
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
3
%s*synth2$
Module Network 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module Network_Controller 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
7
%s*synth2(
Module DataRegBank 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 4     
2default:default
9
%s*synth2*
Module WeightRegBank 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 4     
2default:default
7
%s*synth2(
Module Denominator 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
A
%s*synth22
Module Divisor_non_restoring 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 3     
2default:default
=
%s*synth2.
Module Elliot_Activation 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
Module MultiSum 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 3     
2default:default
4
%s*synth2%
Module LayerMux 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
3
%s*synth2$
Module Shifter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
6
%s*synth2'
Module NeuralUnit 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module MassAnd_py 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module RAMMux_py 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 4     
2default:default
;
%s*synth2,
Module RAM_Read_Driver 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   8 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 6     
2default:default
6
%s*synth2'
Module ram_access 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module DelayLoop 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
A
%s*synth22
Module DebouncerWithoutLatch 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
:
%s*synth2+
Module ClockedOneShot 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
:
%s*synth2+
Module ROM_Controller 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 4     
2default:default
y
%s*synth2j
VPart Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
2default:default
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[31] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[30] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[29] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[28] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[27] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[26] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[25] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[24] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[23] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[22] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[21] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[20] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[19] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[18] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[17] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[16] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[15] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[14] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[13] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[12] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[11] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out0_reg[10] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out0_reg[9] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out0_reg[8] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out0_reg[7] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out0_reg[6] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out0_reg[5] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out0_reg[4] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out0_reg[3] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out0_reg[2] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out0_reg[1] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out0_reg[0] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[31] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[30] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[29] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[28] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[27] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[26] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[25] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[24] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[23] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[22] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[21] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[20] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[19] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[18] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[17] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[16] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[15] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[14] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[13] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[12] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[11] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out1_reg[10] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out1_reg[9] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out1_reg[8] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out1_reg[7] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out1_reg[6] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out1_reg[5] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out1_reg[4] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out1_reg[3] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out1_reg[2] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out1_reg[1] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out1_reg[0] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[31] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[30] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[29] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[28] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[27] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[26] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[25] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[24] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[23] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[22] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[21] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[20] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[19] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[18] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[17] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[16] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[15] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[14] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[13] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[12] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[11] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out2_reg[10] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out2_reg[9] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out2_reg[8] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out2_reg[7] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out2_reg[6] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out2_reg[5] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out2_reg[4] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out2_reg[3] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out2_reg[2] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out2_reg[1] 2default:default2
DataRegBank2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
\out2_reg[0] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out3_reg[31] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out3_reg[30] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out3_reg[29] 2default:default2
DataRegBank2default:defaultZ8-3332
£
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2"
\out3_reg[28] 2default:default2
DataRegBank2default:defaultZ8-3332
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
ÿ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
denominator/denom_reg2default:default2
322default:default2
162default:default2r
\C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Denominator.v2default:default2
342default:default8@Z8-3936
ÿ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
denominator/denom_reg2default:default2
322default:default2
162default:default2r
\C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Denominator.v2default:default2
342default:default8@Z8-3936
ÿ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
denominator/denom_reg2default:default2
322default:default2
162default:default2r
\C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Denominator.v2default:default2
342default:default8@Z8-3936
ÿ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
denominator/denom_reg2default:default2
322default:default2
162default:default2r
\C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Denominator.v2default:default2
342default:default8@Z8-3936
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 547.727 ; gain = 415.254
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
•
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)\n2/summer /i_1/\FSM_onehot_state_reg[0] 2default:defaultZ8-3333
•
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)\n1/summer /i_1/\FSM_onehot_state_reg[0] 2default:defaultZ8-3333
•
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)\n3/summer /i_1/\FSM_onehot_state_reg[0] 2default:defaultZ8-3333
•
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)\n0/summer /i_1/\FSM_onehot_state_reg[0] 2default:defaultZ8-3333
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 576.992 ; gain = 444.520
2default:default
≠
%s*synth2ù
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 576.992 ; gain = 444.520
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 576.992 ; gain = 444.520
2default:default
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 576.992 ; gain = 444.520
2default:default
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 576.992 ; gain = 444.520
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 576.992 ; gain = 444.520
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 576.992 ; gain = 444.520
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
F
%s*synth27
#|      |BlackBox name |Instances |
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
F
%s*synth27
#|1     |blk_mem_gen_1 |         1|
2default:default
F
%s*synth27
#|2     |blk_mem_gen_0 |         1|
2default:default
F
%s*synth27
#+------+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
B
%s*synth23
+------+--------------+------+
2default:default
B
%s*synth23
|      |Cell          |Count |
2default:default
B
%s*synth23
+------+--------------+------+
2default:default
B
%s*synth23
|1     |blk_mem_gen_0 |     1|
2default:default
B
%s*synth23
|2     |blk_mem_gen_1 |     1|
2default:default
B
%s*synth23
|3     |CARRY4        |     7|
2default:default
B
%s*synth23
|4     |INV           |     8|
2default:default
B
%s*synth23
|5     |LUT1          |    28|
2default:default
B
%s*synth23
|6     |LUT2          |    16|
2default:default
B
%s*synth23
|7     |LUT3          |    33|
2default:default
B
%s*synth23
|8     |LUT4          |    14|
2default:default
B
%s*synth23
|9     |LUT5          |    37|
2default:default
B
%s*synth23
|10    |LUT6          |    38|
2default:default
B
%s*synth23
|11    |FDRE          |   104|
2default:default
B
%s*synth23
|12    |FDSE          |     1|
2default:default
B
%s*synth23
|13    |LD            |    27|
2default:default
B
%s*synth23
|14    |IBUF          |     2|
2default:default
B
%s*synth23
|15    |OBUF          |     1|
2default:default
B
%s*synth23
+------+--------------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
`
%s*synth2Q
=+------+------------------+-------------------------+------+
2default:default
`
%s*synth2Q
=|      |Instance          |Module                   |Cells |
2default:default
`
%s*synth2Q
=+------+------------------+-------------------------+------+
2default:default
`
%s*synth2Q
=|1     |top               |                         |   380|
2default:default
`
%s*synth2Q
=|2     |  cont            |Network_Controller       |    10|
2default:default
`
%s*synth2Q
=|3     |  n0              |NeuralUnit               |    34|
2default:default
`
%s*synth2Q
=|4     |    elliot        |Elliot_Activation_11     |    22|
2default:default
`
%s*synth2Q
=|5     |      denominator |Denominator_13           |     2|
2default:default
`
%s*synth2Q
=|6     |      divisor     |Divisor_non_restoring_14 |    20|
2default:default
`
%s*synth2Q
=|7     |    summer        |MultiSum_12              |    12|
2default:default
`
%s*synth2Q
=|8     |  n1              |NeuralUnit_0             |    34|
2default:default
`
%s*synth2Q
=|9     |    elliot        |Elliot_Activation_7      |    22|
2default:default
`
%s*synth2Q
=|10    |      denominator |Denominator_9            |     2|
2default:default
`
%s*synth2Q
=|11    |      divisor     |Divisor_non_restoring_10 |    20|
2default:default
`
%s*synth2Q
=|12    |    summer        |MultiSum_8               |    12|
2default:default
`
%s*synth2Q
=|13    |  n2              |NeuralUnit_1             |    36|
2default:default
`
%s*synth2Q
=|14    |    elliot        |Elliot_Activation_3      |    23|
2default:default
`
%s*synth2Q
=|15    |      denominator |Denominator_5            |     2|
2default:default
`
%s*synth2Q
=|16    |      divisor     |Divisor_non_restoring_6  |    21|
2default:default
`
%s*synth2Q
=|17    |    summer        |MultiSum_4               |    13|
2default:default
`
%s*synth2Q
=|18    |  n3              |NeuralUnit_2             |    34|
2default:default
`
%s*synth2Q
=|19    |    elliot        |Elliot_Activation        |    22|
2default:default
`
%s*synth2Q
=|20    |      denominator |Denominator              |     2|
2default:default
`
%s*synth2Q
=|21    |      divisor     |Divisor_non_restoring    |    20|
2default:default
`
%s*synth2Q
=|22    |    summer        |MultiSum                 |    12|
2default:default
`
%s*synth2Q
=|23    |  ram             |ram_access               |    32|
2default:default
`
%s*synth2Q
=|24    |  reader          |RAM_Read_Driver          |    61|
2default:default
`
%s*synth2Q
=|25    |  rom             |ROM_Controller           |   136|
2default:default
`
%s*synth2Q
=|26    |    debounce      |DebouncerWithoutLatch    |    75|
2default:default
`
%s*synth2Q
=|27    |      Timer       |DelayLoop                |    69|
2default:default
`
%s*synth2Q
=|28    |    oneShot       |ClockedOneShot           |     5|
2default:default
`
%s*synth2Q
=+------+------------------+-------------------------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 576.992 ; gain = 444.520
2default:default
l
%s*synth2]
ISynthesis finished with 0 errors, 0 critical warnings and 1281 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 576.992 ; gain = 444.520
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
292default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
D
Pushed %s inverter(s).
98*opt2
362default:defaultZ31-138
ó
!Unisim Transformation Summary:
%s111*project2[
G  A total of 27 instances were transformed.
  LD => LDCE: 27 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
ø
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
682default:default2
1262default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:492default:default2
00:00:502default:default2
576.9922default:default2
391.1842default:defaultZ17-268

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 576.992 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Sun May 18 17:10:28 20142default:defaultZ17-206