INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_decoder/RISC_V_decoder.srcs/sources_1/new/decoder_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_project/RISC_V_decoder/RISC_V_decoder.srcs/sim_1/new/tb_decoder_riscv_obf.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'LOAD_OPCODE' redefined [C:/Vivado_project/RISC_V_decoder/RISC_V_decoder.srcs/sim_1/new/tb_decoder_riscv_obf.v:33]
WARNING: [VRFC 10-3507] macro 'MISC_MEM_OPCODE' redefined [C:/Vivado_project/RISC_V_decoder/RISC_V_decoder.srcs/sim_1/new/tb_decoder_riscv_obf.v:34]
WARNING: [VRFC 10-3507] macro 'OP_IMM_OPCODE' redefined [C:/Vivado_project/RISC_V_decoder/RISC_V_decoder.srcs/sim_1/new/tb_decoder_riscv_obf.v:35]
WARNING: [VRFC 10-3507] macro 'AUIPC_OPCODE' redefined [C:/Vivado_project/RISC_V_decoder/RISC_V_decoder.srcs/sim_1/new/tb_decoder_riscv_obf.v:36]
WARNING: [VRFC 10-3507] macro 'STORE_OPCODE' redefined [C:/Vivado_project/RISC_V_decoder/RISC_V_decoder.srcs/sim_1/new/tb_decoder_riscv_obf.v:37]
WARNING: [VRFC 10-3507] macro 'OP_OPCODE' redefined [C:/Vivado_project/RISC_V_decoder/RISC_V_decoder.srcs/sim_1/new/tb_decoder_riscv_obf.v:38]
WARNING: [VRFC 10-3507] macro 'LUI_OPCODE' redefined [C:/Vivado_project/RISC_V_decoder/RISC_V_decoder.srcs/sim_1/new/tb_decoder_riscv_obf.v:39]
WARNING: [VRFC 10-3507] macro 'BRANCH_OPCODE' redefined [C:/Vivado_project/RISC_V_decoder/RISC_V_decoder.srcs/sim_1/new/tb_decoder_riscv_obf.v:40]
WARNING: [VRFC 10-3507] macro 'JALR_OPCODE' redefined [C:/Vivado_project/RISC_V_decoder/RISC_V_decoder.srcs/sim_1/new/tb_decoder_riscv_obf.v:41]
WARNING: [VRFC 10-3507] macro 'JAL_OPCODE' redefined [C:/Vivado_project/RISC_V_decoder/RISC_V_decoder.srcs/sim_1/new/tb_decoder_riscv_obf.v:42]
WARNING: [VRFC 10-3507] macro 'SYSTEM_OPCODE' redefined [C:/Vivado_project/RISC_V_decoder/RISC_V_decoder.srcs/sim_1/new/tb_decoder_riscv_obf.v:43]
INFO: [VRFC 10-311] analyzing module tb_decoder_riscv_obf
