$date
	Sun Oct 23 06:44:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#160463
b101 !
1"
#160466
b101 &
b101 %
1$
#160467
0"
#160470
b10000 &
b10000 %
#160474
b1000 &
b1000 %
#160478
b100 &
b100 %
#160482
b10 &
b10 %
#160486
b1 &
1#
b1 %
#160490
b0 &
b0 %
0#
0$
#1200932
1"
#1200934
b101 &
b101 %
1$
#1200935
0"
#1200938
b10000 &
b10000 %
#1200942
b1000 &
b1000 %
#1200946
b100 &
b100 %
#1200950
b10 &
b10 %
#1200954
b1 &
b1 %
1#
#1200958
b0 &
0#
b0 %
0$
#2178546
b11010 &
b11010 %
1$
b11010 !
1"
#2178547
0"
#2178550
b1101 &
b1101 %
#2178554
b101000 &
b101000 %
#2178558
b10100 &
b10100 %
#2178562
b1010 &
b1010 %
#2178566
b101 &
b101 %
#2178570
b10000 &
b10000 %
#2178574
b1000 &
b1000 %
#2178578
b100 &
b100 %
#2178582
b10 &
b10 %
#2178586
b1 &
b1 %
1#
#2178590
b0 &
0#
b0 %
0$
#4500012
