Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct  8 23:18:19 2018
| Host         : Reiji-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.763     -426.389                     82                 5109        0.039        0.000                      0                 5109        3.000        0.000                       0                  2697  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_fpga_0                       {0.000 25.000}     50.000          20.000          
clk_fpga_1                       {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 40.690}     81.380          12.288          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            15.373        0.000                      0                 4969        0.039        0.000                      0                 4969       24.020        0.000                       0                  2632  
clk_fpga_1                                                                                                                                                                         3.000        0.000                       0                     2  
  clk_out1_design_1_clk_wiz_0_0       75.774        0.000                      0                   75        0.122        0.000                      0                   75       40.190        0.000                       0                    60  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_fpga_0                          -5.695       -5.695                      1                    1        0.114        0.000                      0                    1  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -5.763     -420.695                     81                   81        0.097        0.000                      0                   81  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.373ns  (required time - arrival time)
  Source:                 design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 4.857ns (54.766%)  route 4.012ns (45.234%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 27.648 - 25.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.676     2.970    design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.424 r  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=3, routed)           1.428     6.852    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/m_bram_int_rddata[4]
    SLICE_X32Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.976 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.976    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.489 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.489    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.606    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.723    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.840 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__3_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.163 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__4/O[1]
                         net (fo=3, routed)           1.220     9.383    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2[21]
    SLICE_X28Y72         LUT2 (Prop_lut2_I0_O)        0.306     9.689 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.689    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry_i_3_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.146 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry/CO[1]
                         net (fo=24, routed)          1.364    11.510    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.329    11.839 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[2]_i_1/O
                         net (fo=1, routed)           0.000    11.839    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[2]_i_1_n_0
    SLICE_X32Y68         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.469    27.648    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/sysClk
    SLICE_X32Y68         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.229    27.877    
                         clock uncertainty           -0.751    27.126    
    SLICE_X32Y68         FDRE (Setup_fdre_C_D)        0.086    27.212    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[2]
  -------------------------------------------------------------------
                         required time                         27.212    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                 15.373    

Slack (MET) :             15.382ns  (required time - arrival time)
  Source:                 design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 4.885ns (54.909%)  route 4.012ns (45.091%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 27.648 - 25.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.676     2.970    design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.424 r  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=3, routed)           1.428     6.852    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/m_bram_int_rddata[4]
    SLICE_X32Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.976 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.976    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.489 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.489    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.606    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.723    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.840 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__3_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.163 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__4/O[1]
                         net (fo=3, routed)           1.220     9.383    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2[21]
    SLICE_X28Y72         LUT2 (Prop_lut2_I0_O)        0.306     9.689 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.689    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry_i_3_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.146 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry/CO[1]
                         net (fo=24, routed)          1.364    11.510    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.357    11.867 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[8]_i_1/O
                         net (fo=1, routed)           0.000    11.867    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[8]_i_1_n_0
    SLICE_X32Y68         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.469    27.648    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/sysClk
    SLICE_X32Y68         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.229    27.877    
                         clock uncertainty           -0.751    27.126    
    SLICE_X32Y68         FDRE (Setup_fdre_C_D)        0.123    27.249    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[8]
  -------------------------------------------------------------------
                         required time                         27.249    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                 15.382    

Slack (MET) :             15.524ns  (required time - arrival time)
  Source:                 design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 4.857ns (55.728%)  route 3.859ns (44.272%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 27.648 - 25.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.676     2.970    design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.424 r  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=3, routed)           1.428     6.852    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/m_bram_int_rddata[4]
    SLICE_X32Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.976 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.976    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.489 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.489    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.606    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.723    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.840 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__3_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.163 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__4/O[1]
                         net (fo=3, routed)           1.220     9.383    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2[21]
    SLICE_X28Y72         LUT2 (Prop_lut2_I0_O)        0.306     9.689 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.689    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry_i_3_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.146 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry/CO[1]
                         net (fo=24, routed)          1.211    11.357    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.329    11.686 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[6]_i_1/O
                         net (fo=1, routed)           0.000    11.686    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[6]_i_1_n_0
    SLICE_X32Y68         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.469    27.648    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/sysClk
    SLICE_X32Y68         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.229    27.877    
                         clock uncertainty           -0.751    27.126    
    SLICE_X32Y68         FDRE (Setup_fdre_C_D)        0.084    27.210    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[6]
  -------------------------------------------------------------------
                         required time                         27.210    
                         arrival time                         -11.686    
  -------------------------------------------------------------------
                         slack                                 15.524    

Slack (MET) :             15.534ns  (required time - arrival time)
  Source:                 design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 4.886ns (55.874%)  route 3.859ns (44.126%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 27.648 - 25.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.676     2.970    design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.424 r  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=3, routed)           1.428     6.852    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/m_bram_int_rddata[4]
    SLICE_X32Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.976 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.976    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.489 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.489    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.606    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.723    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.840 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__3_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.163 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__4/O[1]
                         net (fo=3, routed)           1.220     9.383    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2[21]
    SLICE_X28Y72         LUT2 (Prop_lut2_I0_O)        0.306     9.689 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.689    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry_i_3_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.146 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry/CO[1]
                         net (fo=24, routed)          1.211    11.357    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.358    11.715 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[7]_i_1/O
                         net (fo=1, routed)           0.000    11.715    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[7]_i_1_n_0
    SLICE_X32Y68         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.469    27.648    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/sysClk
    SLICE_X32Y68         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.229    27.877    
                         clock uncertainty           -0.751    27.126    
    SLICE_X32Y68         FDRE (Setup_fdre_C_D)        0.123    27.249    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[7]
  -------------------------------------------------------------------
                         required time                         27.249    
                         arrival time                         -11.715    
  -------------------------------------------------------------------
                         slack                                 15.534    

Slack (MET) :             15.730ns  (required time - arrival time)
  Source:                 design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 5.068ns (59.305%)  route 3.478ns (40.695%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 27.690 - 25.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.676     2.970    design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.424 f  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=4, routed)           1.192     6.617    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/m_bram_int_rddata[0]
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.741 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry_i_6/O
                         net (fo=1, routed)           0.549     7.289    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry_i_6_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.869 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.869    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry_i_5_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.203 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.521     8.724    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_i_5_n_6
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.303     9.027 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.027    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_i_2_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.407 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.524 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.524    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__1_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.641 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.641    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.758 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.758    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__3_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.977 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__4/O[0]
                         net (fo=1, routed)           1.216    11.193    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0[20]
    SLICE_X29Y72         LUT3 (Prop_lut3_I1_O)        0.323    11.516 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[20]_i_1/O
                         net (fo=1, routed)           0.000    11.516    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[20]_i_1_n_0
    SLICE_X29Y72         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.511    27.690    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/sysClk
    SLICE_X29Y72         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.229    27.919    
                         clock uncertainty           -0.751    27.168    
    SLICE_X29Y72         FDRE (Setup_fdre_C_D)        0.078    27.246    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[20]
  -------------------------------------------------------------------
                         required time                         27.246    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                 15.730    

Slack (MET) :             15.773ns  (required time - arrival time)
  Source:                 design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 4.857ns (57.379%)  route 3.608ns (42.621%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 27.648 - 25.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.676     2.970    design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.424 r  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=3, routed)           1.428     6.852    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/m_bram_int_rddata[4]
    SLICE_X32Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.976 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.976    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.489 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.489    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.606    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.723    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.840 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__3_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.163 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__4/O[1]
                         net (fo=3, routed)           1.220     9.383    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2[21]
    SLICE_X28Y72         LUT2 (Prop_lut2_I0_O)        0.306     9.689 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.689    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry_i_3_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.146 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry/CO[1]
                         net (fo=24, routed)          0.960    11.106    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.329    11.435 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[1]_i_1/O
                         net (fo=1, routed)           0.000    11.435    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[1]_i_1_n_0
    SLICE_X32Y68         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.469    27.648    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/sysClk
    SLICE_X32Y68         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.229    27.877    
                         clock uncertainty           -0.751    27.126    
    SLICE_X32Y68         FDRE (Setup_fdre_C_D)        0.082    27.208    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[1]
  -------------------------------------------------------------------
                         required time                         27.208    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                 15.773    

Slack (MET) :             15.822ns  (required time - arrival time)
  Source:                 design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.457ns  (logic 4.849ns (57.339%)  route 3.608ns (42.661%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 27.648 - 25.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.676     2.970    design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.424 r  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=3, routed)           1.428     6.852    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/m_bram_int_rddata[4]
    SLICE_X32Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.976 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.976    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_i_4_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.489 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.489    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__0_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.606    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.723    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.840 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.840    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__3_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.163 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2_carry__4/O[1]
                         net (fo=3, routed)           1.220     9.383    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase2[21]
    SLICE_X28Y72         LUT2 (Prop_lut2_I0_O)        0.306     9.689 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.689    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry_i_3_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.146 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1_carry/CO[1]
                         net (fo=24, routed)          0.960    11.106    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase1
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.321    11.427 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[23]_i_1/O
                         net (fo=1, routed)           0.000    11.427    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[23]_i_1_n_0
    SLICE_X32Y68         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.469    27.648    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/sysClk
    SLICE_X32Y68         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.229    27.877    
                         clock uncertainty           -0.751    27.126    
    SLICE_X32Y68         FDRE (Setup_fdre_C_D)        0.123    27.249    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[23]
  -------------------------------------------------------------------
                         required time                         27.249    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                 15.822    

Slack (MET) :             15.841ns  (required time - arrival time)
  Source:                 design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.434ns  (logic 5.057ns (59.961%)  route 3.377ns (40.039%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 27.689 - 25.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.676     2.970    design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.424 f  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=4, routed)           1.192     6.617    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/m_bram_int_rddata[0]
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.741 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry_i_6/O
                         net (fo=1, routed)           0.549     7.289    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry_i_6_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.869 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.869    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry_i_5_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.203 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.521     8.724    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_i_5_n_6
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.303     9.027 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.027    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_i_2_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.407 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.524 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.524    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__1_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.641 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.641    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.956 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__3/O[3]
                         net (fo=1, routed)           1.115    11.071    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0[19]
    SLICE_X28Y73         LUT3 (Prop_lut3_I1_O)        0.333    11.404 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[19]_i_1/O
                         net (fo=1, routed)           0.000    11.404    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[19]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.510    27.689    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/sysClk
    SLICE_X28Y73         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.229    27.918    
                         clock uncertainty           -0.751    27.167    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)        0.078    27.245    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[19]
  -------------------------------------------------------------------
                         required time                         27.245    
                         arrival time                         -11.404    
  -------------------------------------------------------------------
                         slack                                 15.841    

Slack (MET) :             15.859ns  (required time - arrival time)
  Source:                 design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.416ns  (logic 4.977ns (59.138%)  route 3.439ns (40.862%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 27.689 - 25.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.676     2.970    design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.424 f  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=4, routed)           1.192     6.617    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/m_bram_int_rddata[0]
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.741 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry_i_6/O
                         net (fo=1, routed)           0.549     7.289    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry_i_6_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.869 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.869    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry_i_5_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.203 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.521     8.724    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_i_5_n_6
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.303     9.027 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.027    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_i_2_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.407 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.524 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.524    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__1_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.641 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.641    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.880 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__3/O[2]
                         net (fo=1, routed)           1.177    11.057    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0[18]
    SLICE_X28Y73         LUT3 (Prop_lut3_I1_O)        0.329    11.386 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[18]_i_1/O
                         net (fo=1, routed)           0.000    11.386    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[18]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.510    27.689    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/sysClk
    SLICE_X28Y73         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.229    27.918    
                         clock uncertainty           -0.751    27.167    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)        0.078    27.245    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[18]
  -------------------------------------------------------------------
                         required time                         27.245    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                 15.859    

Slack (MET) :             15.873ns  (required time - arrival time)
  Source:                 design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 fall@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 5.038ns (60.278%)  route 3.320ns (39.722%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 27.689 - 25.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.676     2.970    design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.424 f  design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=4, routed)           1.192     6.617    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/m_bram_int_rddata[0]
    SLICE_X36Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.741 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry_i_6/O
                         net (fo=1, routed)           0.549     7.289    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry_i_6_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.869 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.869    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry_i_5_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.203 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.521     8.724    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_i_5_n_6
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.303     9.027 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.027    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_i_2_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.407 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.407    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__0_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.524 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.524    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__1_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.641 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.641    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.964 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0_carry__3/O[1]
                         net (fo=1, routed)           1.058    11.022    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase0[17]
    SLICE_X28Y73         LUT3 (Prop_lut3_I1_O)        0.306    11.328 r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[17]_i_1/O
                         net (fo=1, routed)           0.000    11.328    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase[17]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.510    27.689    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/sysClk
    SLICE_X28Y73         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.229    27.918    
                         clock uncertainty           -0.751    27.167    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)        0.034    27.201    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/phase_reg[17]
  -------------------------------------------------------------------
                         required time                         27.201    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                 15.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.557     0.893    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.115     1.149    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X38Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X38Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.639     0.975    design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y102        FDRE                                         r  design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.100     1.216    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X38Y101        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y101        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.286     0.991    
    SLICE_X38Y101        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.174    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.990%)  route 0.178ns (52.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.639     0.975    design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y100        FDRE                                         r  design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.178     1.317    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X46Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.273    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.919%)  route 0.197ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.559     0.895    design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y98         FDRE                                         r  design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[28].bram_wrdata_int_reg[28]/Q
                         net (fo=1, routed)           0.197     1.239    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[12]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.867     1.233    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.243     1.195    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.824%)  route 0.220ns (63.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.558     0.894    design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X33Y94         FDRE                                         r  design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[30].bram_wrdata_int_reg[30]/Q
                         net (fo=1, routed)           0.220     1.241    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[14]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.867     1.233    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.243     1.195    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.877%)  route 0.247ns (60.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.559     0.895    design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y98         FDRE                                         r  design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/Q
                         net (fo=1, routed)           0.247     1.306    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.867     1.233    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.248    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.455%)  route 0.252ns (60.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.556     0.892    design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y89         FDRE                                         r  design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/Q
                         net (fo=1, routed)           0.252     1.307    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.865     1.231    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.246    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.280%)  route 0.254ns (60.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.559     0.895    design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y98         FDRE                                         r  design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/Q
                         net (fo=1, routed)           0.254     1.312    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.867     1.233    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.952    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.248    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.064%)  route 0.100ns (37.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.638     0.974    design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y103        FDRE                                         r  design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.100     1.238    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X38Y102        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y102        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.286     0.991    
    SLICE_X38Y102        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.174    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[12].bram_wrdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.345%)  route 0.253ns (60.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.558     0.894    design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y93         FDRE                                         r  design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[12].bram_wrdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/DSP/Synthesizer/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[12].bram_wrdata_int_reg[12]/Q
                         net (fo=1, routed)           0.253     1.310    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.865     1.231    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.246    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X2Y30    design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X2Y30    design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y14    design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y14    design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y17    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y17    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y18    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y18    design_1_i/DSP/Synthesizer/SynthesizerReg/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X2Y31     design_1_i/DSP/Synthesizer/SynthesizerReg/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X30Y74    design_1_i/DSP/Synthesizer/Oscillator/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X38Y89    design_1_i/DSP/Synthesizer/cordic_0/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_control.gen_nd_cr/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X38Y95    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X42Y81    design_1_i/DSP/Synthesizer/cordic_0/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl17/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y85    design_1_i/DSP/Synthesizer/delay_0/inst/dataBuffer_reg[2][0]_srl22___inst_dataBuffer_reg_r_20/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y89    design_1_i/DSP/Synthesizer/delay_0/inst/dataBuffer_reg[2][10]_srl22___inst_dataBuffer_reg_r_20/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y89    design_1_i/DSP/Synthesizer/delay_0/inst/dataBuffer_reg[2][1]_srl22___inst_dataBuffer_reg_r_20/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y85    design_1_i/DSP/Synthesizer/delay_0/inst/dataBuffer_reg[2][2]_srl22___inst_dataBuffer_reg_r_20/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y89    design_1_i/DSP/Synthesizer/delay_0/inst/dataBuffer_reg[2][4]_srl22___inst_dataBuffer_reg_r_20/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y85    design_1_i/DSP/Synthesizer/delay_0/inst/dataBuffer_reg[2][5]_srl22___inst_dataBuffer_reg_r_20/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X38Y89    design_1_i/DSP/Synthesizer/cordic_0/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_control.gen_nd_cr/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X38Y95    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y85    design_1_i/DSP/Synthesizer/delay_0/inst/dataBuffer_reg[2][0]_srl22___inst_dataBuffer_reg_r_20/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y89    design_1_i/DSP/Synthesizer/delay_0/inst/dataBuffer_reg[2][10]_srl22___inst_dataBuffer_reg_r_20/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y93    design_1_i/DSP/Synthesizer/delay_0/inst/dataBuffer_reg[2][13]_srl22___inst_dataBuffer_reg_r_20/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y89    design_1_i/DSP/Synthesizer/delay_0/inst/dataBuffer_reg[2][1]_srl22___inst_dataBuffer_reg_r_20/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y85    design_1_i/DSP/Synthesizer/delay_0/inst/dataBuffer_reg[2][2]_srl22___inst_dataBuffer_reg_r_20/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y89    design_1_i/DSP/Synthesizer/delay_0/inst/dataBuffer_reg[2][4]_srl22___inst_dataBuffer_reg_r_20/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y85    design_1_i/DSP/Synthesizer/delay_0/inst/dataBuffer_reg[2][5]_srl22___inst_dataBuffer_reg_r_20/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y89    design_1_i/DSP/Synthesizer/delay_0/inst/dataBuffer_reg[2][6]_srl22___inst_dataBuffer_reg_r_20/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       75.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.774ns  (required time - arrival time)
  Source:                 design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_design_1_clk_wiz_0_0 fall@122.070ns - clk_out1_design_1_clk_wiz_0_0 fall@40.690ns)
  Data Path Delay:        5.040ns  (logic 0.871ns (17.282%)  route 4.169ns (82.718%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 124.733 - 122.070 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 43.641 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    41.883    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    41.984 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806    43.790    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.997 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.889    41.886    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    41.987 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.654    43.641    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X43Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.422    44.063 f  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/Q
                         net (fo=5, routed)           1.733    45.796    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg__0[2]
    SLICE_X42Y95         LUT6 (Prop_lut6_I1_O)        0.299    46.095 r  design_1_i/DSP/audio_clk_gen_0/inst/audioClk_INST_0_i_1/O
                         net (fo=4, routed)           1.830    47.925    design_1_i/DSP/audio_clk_gen_0/inst/audioClk_INST_0_i_1_n_0
    SLICE_X41Y94         LUT3 (Prop_lut3_I1_O)        0.150    48.075 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_2/O
                         net (fo=1, routed)           0.606    48.681    design_1_i/DSP/audio_clk_gen_0/inst/p_0_in[7]
    SLICE_X47Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    122.070   122.070 f  
    PS7_X0Y0             PS7                          0.000   122.070 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   123.158    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   123.249 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   124.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   121.436 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725   123.161    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   123.252 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.481   124.733    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X47Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.229   124.962    
                         clock uncertainty           -0.255   124.707    
    SLICE_X47Y95         FDRE (Setup_fdre_C_D)       -0.252   124.455    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[7]
  -------------------------------------------------------------------
                         required time                        124.455    
                         arrival time                         -48.681    
  -------------------------------------------------------------------
                         slack                                 75.774    

Slack (MET) :             75.931ns  (required time - arrival time)
  Source:                 design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DAC_IF_0/inst/bitCounter_reg[0]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_design_1_clk_wiz_0_0 fall@122.070ns - clk_out1_design_1_clk_wiz_0_0 fall@40.690ns)
  Data Path Delay:        4.769ns  (logic 0.842ns (17.657%)  route 3.927ns (82.343%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 124.734 - 122.070 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 43.641 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    41.883    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    41.984 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806    43.790    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.997 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.889    41.886    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    41.987 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.654    43.641    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDSE (Prop_fdse_C_Q)         0.422    44.063 f  design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/Q
                         net (fo=14, routed)          1.548    45.611    design_1_i/DAC_IF_0/inst/bitCounter_reg__0[1]
    SLICE_X48Y92         LUT5 (Prop_lut5_I1_O)        0.296    45.907 f  design_1_i/DAC_IF_0/inst/bitCounter[4]_i_4/O
                         net (fo=1, routed)           0.659    46.566    design_1_i/DAC_IF_0/inst/bitCounter[4]_i_4_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124    46.690 r  design_1_i/DAC_IF_0/inst/bitCounter[4]_i_1/O
                         net (fo=5, routed)           1.719    48.410    design_1_i/DAC_IF_0/inst/bitCounter[4]_i_1_n_0
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    122.070   122.070 f  
    PS7_X0Y0             PS7                          0.000   122.070 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   123.158    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   123.249 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   124.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   121.436 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725   123.161    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   123.252 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.482   124.734    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.287   125.021    
                         clock uncertainty           -0.255   124.766    
    SLICE_X40Y94         FDSE (Setup_fdse_C_S)       -0.426   124.340    design_1_i/DAC_IF_0/inst/bitCounter_reg[0]
  -------------------------------------------------------------------
                         required time                        124.340    
                         arrival time                         -48.410    
  -------------------------------------------------------------------
                         slack                                 75.931    

Slack (MET) :             75.931ns  (required time - arrival time)
  Source:                 design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_design_1_clk_wiz_0_0 fall@122.070ns - clk_out1_design_1_clk_wiz_0_0 fall@40.690ns)
  Data Path Delay:        4.769ns  (logic 0.842ns (17.657%)  route 3.927ns (82.343%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 124.734 - 122.070 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 43.641 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    41.883    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    41.984 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806    43.790    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.997 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.889    41.886    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    41.987 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.654    43.641    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDSE (Prop_fdse_C_Q)         0.422    44.063 f  design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/Q
                         net (fo=14, routed)          1.548    45.611    design_1_i/DAC_IF_0/inst/bitCounter_reg__0[1]
    SLICE_X48Y92         LUT5 (Prop_lut5_I1_O)        0.296    45.907 f  design_1_i/DAC_IF_0/inst/bitCounter[4]_i_4/O
                         net (fo=1, routed)           0.659    46.566    design_1_i/DAC_IF_0/inst/bitCounter[4]_i_4_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124    46.690 r  design_1_i/DAC_IF_0/inst/bitCounter[4]_i_1/O
                         net (fo=5, routed)           1.719    48.410    design_1_i/DAC_IF_0/inst/bitCounter[4]_i_1_n_0
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    122.070   122.070 f  
    PS7_X0Y0             PS7                          0.000   122.070 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   123.158    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   123.249 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   124.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   121.436 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725   123.161    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   123.252 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.482   124.734    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.287   125.021    
                         clock uncertainty           -0.255   124.766    
    SLICE_X40Y94         FDSE (Setup_fdse_C_S)       -0.426   124.340    design_1_i/DAC_IF_0/inst/bitCounter_reg[1]
  -------------------------------------------------------------------
                         required time                        124.340    
                         arrival time                         -48.410    
  -------------------------------------------------------------------
                         slack                                 75.931    

Slack (MET) :             75.931ns  (required time - arrival time)
  Source:                 design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DAC_IF_0/inst/bitCounter_reg[2]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_design_1_clk_wiz_0_0 fall@122.070ns - clk_out1_design_1_clk_wiz_0_0 fall@40.690ns)
  Data Path Delay:        4.769ns  (logic 0.842ns (17.657%)  route 3.927ns (82.343%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 124.734 - 122.070 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 43.641 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    41.883    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    41.984 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806    43.790    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.997 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.889    41.886    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    41.987 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.654    43.641    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDSE (Prop_fdse_C_Q)         0.422    44.063 f  design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/Q
                         net (fo=14, routed)          1.548    45.611    design_1_i/DAC_IF_0/inst/bitCounter_reg__0[1]
    SLICE_X48Y92         LUT5 (Prop_lut5_I1_O)        0.296    45.907 f  design_1_i/DAC_IF_0/inst/bitCounter[4]_i_4/O
                         net (fo=1, routed)           0.659    46.566    design_1_i/DAC_IF_0/inst/bitCounter[4]_i_4_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124    46.690 r  design_1_i/DAC_IF_0/inst/bitCounter[4]_i_1/O
                         net (fo=5, routed)           1.719    48.410    design_1_i/DAC_IF_0/inst/bitCounter[4]_i_1_n_0
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    122.070   122.070 f  
    PS7_X0Y0             PS7                          0.000   122.070 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   123.158    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   123.249 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   124.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   121.436 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725   123.161    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   123.252 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.482   124.734    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.287   125.021    
                         clock uncertainty           -0.255   124.766    
    SLICE_X40Y94         FDSE (Setup_fdse_C_S)       -0.426   124.340    design_1_i/DAC_IF_0/inst/bitCounter_reg[2]
  -------------------------------------------------------------------
                         required time                        124.340    
                         arrival time                         -48.410    
  -------------------------------------------------------------------
                         slack                                 75.931    

Slack (MET) :             75.931ns  (required time - arrival time)
  Source:                 design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DAC_IF_0/inst/bitCounter_reg[3]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_design_1_clk_wiz_0_0 fall@122.070ns - clk_out1_design_1_clk_wiz_0_0 fall@40.690ns)
  Data Path Delay:        4.769ns  (logic 0.842ns (17.657%)  route 3.927ns (82.343%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 124.734 - 122.070 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 43.641 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    41.883    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    41.984 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806    43.790    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.997 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.889    41.886    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    41.987 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.654    43.641    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDSE (Prop_fdse_C_Q)         0.422    44.063 f  design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/Q
                         net (fo=14, routed)          1.548    45.611    design_1_i/DAC_IF_0/inst/bitCounter_reg__0[1]
    SLICE_X48Y92         LUT5 (Prop_lut5_I1_O)        0.296    45.907 f  design_1_i/DAC_IF_0/inst/bitCounter[4]_i_4/O
                         net (fo=1, routed)           0.659    46.566    design_1_i/DAC_IF_0/inst/bitCounter[4]_i_4_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124    46.690 r  design_1_i/DAC_IF_0/inst/bitCounter[4]_i_1/O
                         net (fo=5, routed)           1.719    48.410    design_1_i/DAC_IF_0/inst/bitCounter[4]_i_1_n_0
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    122.070   122.070 f  
    PS7_X0Y0             PS7                          0.000   122.070 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   123.158    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   123.249 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   124.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   121.436 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725   123.161    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   123.252 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.482   124.734    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.287   125.021    
                         clock uncertainty           -0.255   124.766    
    SLICE_X40Y94         FDSE (Setup_fdse_C_S)       -0.426   124.340    design_1_i/DAC_IF_0/inst/bitCounter_reg[3]
  -------------------------------------------------------------------
                         required time                        124.340    
                         arrival time                         -48.410    
  -------------------------------------------------------------------
                         slack                                 75.931    

Slack (MET) :             75.931ns  (required time - arrival time)
  Source:                 design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DAC_IF_0/inst/bitCounter_reg[4]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_design_1_clk_wiz_0_0 fall@122.070ns - clk_out1_design_1_clk_wiz_0_0 fall@40.690ns)
  Data Path Delay:        4.769ns  (logic 0.842ns (17.657%)  route 3.927ns (82.343%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 124.734 - 122.070 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 43.641 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    41.883    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    41.984 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806    43.790    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.997 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.889    41.886    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    41.987 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.654    43.641    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDSE (Prop_fdse_C_Q)         0.422    44.063 f  design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/Q
                         net (fo=14, routed)          1.548    45.611    design_1_i/DAC_IF_0/inst/bitCounter_reg__0[1]
    SLICE_X48Y92         LUT5 (Prop_lut5_I1_O)        0.296    45.907 f  design_1_i/DAC_IF_0/inst/bitCounter[4]_i_4/O
                         net (fo=1, routed)           0.659    46.566    design_1_i/DAC_IF_0/inst/bitCounter[4]_i_4_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.124    46.690 r  design_1_i/DAC_IF_0/inst/bitCounter[4]_i_1/O
                         net (fo=5, routed)           1.719    48.410    design_1_i/DAC_IF_0/inst/bitCounter[4]_i_1_n_0
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    122.070   122.070 f  
    PS7_X0Y0             PS7                          0.000   122.070 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   123.158    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   123.249 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   124.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   121.436 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725   123.161    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   123.252 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.482   124.734    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.287   125.021    
                         clock uncertainty           -0.255   124.766    
    SLICE_X40Y94         FDSE (Setup_fdse_C_S)       -0.426   124.340    design_1_i/DAC_IF_0/inst/bitCounter_reg[4]
  -------------------------------------------------------------------
                         required time                        124.340    
                         arrival time                         -48.410    
  -------------------------------------------------------------------
                         slack                                 75.931    

Slack (MET) :             76.076ns  (required time - arrival time)
  Source:                 design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_design_1_clk_wiz_0_0 fall@122.070ns - clk_out1_design_1_clk_wiz_0_0 fall@40.690ns)
  Data Path Delay:        4.508ns  (logic 0.845ns (18.743%)  route 3.663ns (81.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 124.734 - 122.070 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 43.641 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    41.883    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    41.984 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806    43.790    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.997 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.889    41.886    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    41.987 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.654    43.641    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X43Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.422    44.063 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/Q
                         net (fo=5, routed)           1.733    45.796    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg__0[2]
    SLICE_X42Y95         LUT6 (Prop_lut6_I1_O)        0.299    46.095 f  design_1_i/DSP/audio_clk_gen_0/inst/audioClk_INST_0_i_1/O
                         net (fo=4, routed)           0.734    46.829    design_1_i/DSP/audio_clk_gen_0/inst/audioClk_INST_0_i_1_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I0_O)        0.124    46.953 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1/O
                         net (fo=8, routed)           1.196    48.149    design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    122.070   122.070 f  
    PS7_X0Y0             PS7                          0.000   122.070 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   123.158    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   123.249 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   124.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   121.436 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725   123.161    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   123.252 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.482   124.734    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.265   124.999    
                         clock uncertainty           -0.255   124.744    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.519   124.225    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                        124.225    
                         arrival time                         -48.149    
  -------------------------------------------------------------------
                         slack                                 76.076    

Slack (MET) :             76.076ns  (required time - arrival time)
  Source:                 design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_design_1_clk_wiz_0_0 fall@122.070ns - clk_out1_design_1_clk_wiz_0_0 fall@40.690ns)
  Data Path Delay:        4.508ns  (logic 0.845ns (18.743%)  route 3.663ns (81.257%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 124.734 - 122.070 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 43.641 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    41.883    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    41.984 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806    43.790    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.997 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.889    41.886    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    41.987 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.654    43.641    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X43Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.422    44.063 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/Q
                         net (fo=5, routed)           1.733    45.796    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg__0[2]
    SLICE_X42Y95         LUT6 (Prop_lut6_I1_O)        0.299    46.095 f  design_1_i/DSP/audio_clk_gen_0/inst/audioClk_INST_0_i_1/O
                         net (fo=4, routed)           0.734    46.829    design_1_i/DSP/audio_clk_gen_0/inst/audioClk_INST_0_i_1_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I0_O)        0.124    46.953 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1/O
                         net (fo=8, routed)           1.196    48.149    design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    122.070   122.070 f  
    PS7_X0Y0             PS7                          0.000   122.070 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   123.158    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   123.249 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   124.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   121.436 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725   123.161    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   123.252 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.482   124.734    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.265   124.999    
                         clock uncertainty           -0.255   124.744    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.519   124.225    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                        124.225    
                         arrival time                         -48.149    
  -------------------------------------------------------------------
                         slack                                 76.076    

Slack (MET) :             76.187ns  (required time - arrival time)
  Source:                 design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_design_1_clk_wiz_0_0 fall@122.070ns - clk_out1_design_1_clk_wiz_0_0 fall@40.690ns)
  Data Path Delay:        4.453ns  (logic 0.845ns (18.976%)  route 3.608ns (81.024%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 124.733 - 122.070 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 43.641 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    41.883    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    41.984 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806    43.790    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.997 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.889    41.886    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    41.987 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.654    43.641    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X43Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.422    44.063 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/Q
                         net (fo=5, routed)           1.733    45.796    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg__0[2]
    SLICE_X42Y95         LUT6 (Prop_lut6_I1_O)        0.299    46.095 f  design_1_i/DSP/audio_clk_gen_0/inst/audioClk_INST_0_i_1/O
                         net (fo=4, routed)           0.734    46.829    design_1_i/DSP/audio_clk_gen_0/inst/audioClk_INST_0_i_1_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I0_O)        0.124    46.953 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1/O
                         net (fo=8, routed)           1.141    48.094    design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    122.070   122.070 f  
    PS7_X0Y0             PS7                          0.000   122.070 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   123.158    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   123.249 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   124.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   121.436 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725   123.161    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   123.252 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.481   124.733    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X47Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.229   124.962    
                         clock uncertainty           -0.255   124.707    
    SLICE_X47Y95         FDRE (Setup_fdre_C_R)       -0.426   124.281    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[0]
  -------------------------------------------------------------------
                         required time                        124.281    
                         arrival time                         -48.094    
  -------------------------------------------------------------------
                         slack                                 76.187    

Slack (MET) :             76.187ns  (required time - arrival time)
  Source:                 design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_design_1_clk_wiz_0_0 fall@122.070ns - clk_out1_design_1_clk_wiz_0_0 fall@40.690ns)
  Data Path Delay:        4.453ns  (logic 0.845ns (18.976%)  route 3.608ns (81.024%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 124.733 - 122.070 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 43.641 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193    41.883    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    41.984 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806    43.790    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    39.997 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.889    41.886    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    41.987 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.654    43.641    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X43Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.422    44.063 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/Q
                         net (fo=5, routed)           1.733    45.796    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg__0[2]
    SLICE_X42Y95         LUT6 (Prop_lut6_I1_O)        0.299    46.095 f  design_1_i/DSP/audio_clk_gen_0/inst/audioClk_INST_0_i_1/O
                         net (fo=4, routed)           0.734    46.829    design_1_i/DSP/audio_clk_gen_0/inst/audioClk_INST_0_i_1_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I0_O)        0.124    46.953 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1/O
                         net (fo=8, routed)           1.141    48.094    design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1_n_0
    SLICE_X47Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    122.070   122.070 f  
    PS7_X0Y0             PS7                          0.000   122.070 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   123.158    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   123.249 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612   124.862    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   121.436 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725   123.161    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   123.252 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.481   124.733    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X47Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.229   124.962    
                         clock uncertainty           -0.255   124.707    
    SLICE_X47Y95         FDRE (Setup_fdre_C_R)       -0.426   124.281    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                        124.281    
                         arrival time                         -48.094    
  -------------------------------------------------------------------
                         slack                                 76.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.409     0.192    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269     0.481    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y46         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141     0.622 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     0.678    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X49Y46         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.454     0.217    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     0.260 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494     0.754    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y46         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.273     0.481    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)         0.075     0.556    design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.409     0.192    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269     0.481    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y46         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.128     0.609 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     0.664    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X49Y46         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.454     0.217    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     0.260 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494     0.754    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y46         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.273     0.481    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)        -0.006     0.475    design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.475    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@40.690ns - clk_out1_design_1_clk_wiz_0_0 fall@40.690ns)
  Data Path Delay:        0.345ns  (logic 0.212ns (61.366%)  route 0.133ns (38.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 41.884 - 40.690 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 41.586 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310    41.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    41.026 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597    41.623    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    40.473 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.529    41.002    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    41.028 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.558    41.586    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.167    41.753 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/Q
                         net (fo=4, routed)           0.133    41.886    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg__0[3]
    SLICE_X47Y95         LUT6 (Prop_lut6_I4_O)        0.045    41.931 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler[5]_i_1/O
                         net (fo=1, routed)           0.000    41.931    design_1_i/DSP/audio_clk_gen_0/inst/p_0_in[5]
    SLICE_X47Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337    41.027    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    41.056 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864    41.920    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    40.453 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576    41.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    41.058 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.826    41.884    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X47Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.264    41.620    
    SLICE_X47Y95         FDRE (Hold_fdre_C_D)         0.099    41.719    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                        -41.719    
                         arrival time                          41.931    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.409     0.192    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269     0.481    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y46         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.128     0.609 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     0.728    design_1_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X49Y46         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.454     0.217    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     0.260 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494     0.754    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y46         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.273     0.481    
    SLICE_X49Y46         FDCE (Hold_fdce_C_D)         0.017     0.498    design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DAC_IF_0/inst/bitCounter_reg[3]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@40.690ns - clk_out1_design_1_clk_wiz_0_0 fall@40.690ns)
  Data Path Delay:        0.369ns  (logic 0.235ns (63.770%)  route 0.134ns (36.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 41.884 - 40.690 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 41.586 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310    41.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    41.026 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597    41.623    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    40.473 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.529    41.002    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    41.028 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.558    41.586    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDSE (Prop_fdse_C_Q)         0.133    41.719 r  design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/Q
                         net (fo=14, routed)          0.134    41.852    design_1_i/DAC_IF_0/inst/bitCounter_reg__0[1]
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.102    41.954 r  design_1_i/DAC_IF_0/inst/bitCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    41.954    design_1_i/DAC_IF_0/inst/bitCounter[3]_i_1_n_0
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337    41.027    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    41.056 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864    41.920    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    40.453 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576    41.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    41.058 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.826    41.884    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.298    41.586    
    SLICE_X40Y94         FDSE (Hold_fdse_C_D)         0.114    41.700    design_1_i/DAC_IF_0/inst/bitCounter_reg[3]
  -------------------------------------------------------------------
                         required time                        -41.700    
                         arrival time                          41.954    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/clk_wiz_0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.339ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.217 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.409     0.192    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269     0.481    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0_en_clk
    SLICE_X49Y46         FDCE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141     0.622 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161     0.783    design_1_i/clk_wiz_0/inst/seq_reg1[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.237 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576     0.339    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I0
                         clock pessimism              0.020     0.359    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     0.518    design_1_i/clk_wiz_0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DAC_IF_0/inst/bitCounter_reg[2]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@40.690ns - clk_out1_design_1_clk_wiz_0_0 fall@40.690ns)
  Data Path Delay:        0.365ns  (logic 0.231ns (63.372%)  route 0.134ns (36.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 41.884 - 40.690 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 41.586 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310    41.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    41.026 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597    41.623    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    40.473 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.529    41.002    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    41.028 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.558    41.586    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDSE (Prop_fdse_C_Q)         0.133    41.719 r  design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/Q
                         net (fo=14, routed)          0.134    41.852    design_1_i/DAC_IF_0/inst/bitCounter_reg__0[1]
    SLICE_X40Y94         LUT3 (Prop_lut3_I0_O)        0.098    41.950 r  design_1_i/DAC_IF_0/inst/bitCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    41.950    design_1_i/DAC_IF_0/inst/bitCounter[2]_i_1_n_0
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337    41.027    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    41.056 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864    41.920    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    40.453 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576    41.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    41.058 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.826    41.884    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X40Y94         FDSE                                         r  design_1_i/DAC_IF_0/inst/bitCounter_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.298    41.586    
    SLICE_X40Y94         FDSE (Hold_fdse_C_D)         0.099    41.685    design_1_i/DAC_IF_0/inst/bitCounter_reg[2]
  -------------------------------------------------------------------
                         required time                        -41.685    
                         arrival time                          41.950    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/DAC_IF_0/inst/prescalerBICK_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DAC_IF_0/inst/prescalerBICK_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@40.690ns - clk_out1_design_1_clk_wiz_0_0 fall@40.690ns)
  Data Path Delay:        0.376ns  (logic 0.191ns (50.826%)  route 0.185ns (49.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 41.884 - 40.690 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 41.586 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310    41.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    41.026 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597    41.623    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    40.473 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.529    41.002    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    41.028 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.558    41.586    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X44Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/prescalerBICK_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.146    41.732 f  design_1_i/DAC_IF_0/inst/prescalerBICK_reg[0]/Q
                         net (fo=5, routed)           0.185    41.917    design_1_i/DAC_IF_0/inst/prescalerBICK[0]
    SLICE_X44Y93         LUT2 (Prop_lut2_I1_O)        0.045    41.961 r  design_1_i/DAC_IF_0/inst/prescalerBICK[0]_i_1/O
                         net (fo=1, routed)           0.000    41.961    design_1_i/DAC_IF_0/inst/prescalerBICK[0]_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/prescalerBICK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337    41.027    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    41.056 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864    41.920    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    40.453 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576    41.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    41.058 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.826    41.884    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X44Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/prescalerBICK_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.298    41.586    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.098    41.684    design_1_i/DAC_IF_0/inst/prescalerBICK_reg[0]
  -------------------------------------------------------------------
                         required time                        -41.684    
                         arrival time                          41.961    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@40.690ns - clk_out1_design_1_clk_wiz_0_0 fall@40.690ns)
  Data Path Delay:        0.431ns  (logic 0.189ns (43.877%)  route 0.242ns (56.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 41.884 - 40.690 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 41.586 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310    41.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    41.026 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597    41.623    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    40.473 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.529    41.002    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    41.028 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.558    41.586    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X43Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.146    41.732 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[1]/Q
                         net (fo=6, routed)           0.242    41.973    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg__0[1]
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.043    42.016 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler[4]_i_1/O
                         net (fo=1, routed)           0.000    42.016    design_1_i/DSP/audio_clk_gen_0/inst/p_0_in[4]
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337    41.027    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    41.056 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864    41.920    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    40.453 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576    41.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    41.058 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.826    41.884    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.285    41.599    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.135    41.734    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                        -41.734    
                         arrival time                          42.016    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@40.690ns - clk_out1_design_1_clk_wiz_0_0 fall@40.690ns)
  Data Path Delay:        0.433ns  (logic 0.191ns (44.137%)  route 0.242ns (55.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 41.884 - 40.690 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 41.586 - 40.690 ) 
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310    41.000    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    41.026 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597    41.623    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    40.473 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.529    41.002    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    41.028 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.558    41.586    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X43Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.146    41.732 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[1]/Q
                         net (fo=6, routed)           0.242    41.973    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg__0[1]
    SLICE_X42Y95         LUT4 (Prop_lut4_I2_O)        0.045    42.018 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler[3]_i_1/O
                         net (fo=1, routed)           0.000    42.018    design_1_i/DSP/audio_clk_gen_0/inst/p_0_in[3]
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     40.690    40.690 f  
    PS7_X0Y0             PS7                          0.000    40.690 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337    41.027    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    41.056 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864    41.920    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    40.453 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576    41.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    41.058 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.826    41.884    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.285    41.599    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.125    41.724    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                        -41.724    
                         arrival time                          42.018    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         81.380      79.225     BUFHCE_X0Y0      design_1_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X40Y93     design_1_i/DAC_IF_0/inst/SDT_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         81.380      80.380     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         81.380      80.380     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         81.380      80.380     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         81.380      80.380     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         81.380      80.380     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X46Y93     design_1_i/DAC_IF_0/inst/dataBuf_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X40Y93     design_1_i/DAC_IF_0/inst/SDT_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X40Y93     design_1_i/DAC_IF_0/inst/SDT_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         40.690      40.190     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         40.690      40.190     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         40.690      40.190     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         40.690      40.190     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         40.690      40.190     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         40.690      40.190     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         40.690      40.190     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         40.690      40.190     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X40Y93     design_1_i/DAC_IF_0/inst/SDT_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         40.690      40.190     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         40.690      40.190     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         40.690      40.190     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         40.690      40.190     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         40.690      40.190     SLICE_X40Y94     design_1_i/DAC_IF_0/inst/bitCounter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X46Y93     design_1_i/DAC_IF_0/inst/dataBuf_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X46Y93     design_1_i/DAC_IF_0/inst/dataBuf_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X47Y94     design_1_i/DAC_IF_0/inst/dataBuf_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X43Y93     design_1_i/DAC_IF_0/inst/dataBuf_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -5.695ns,  Total Violation       -5.695ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.695ns  (required time - arrival time)
  Source:                 design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/preAudioClk_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.065ns  (clk_fpga_0 fall@9725.000ns - clk_out1_design_1_clk_wiz_0_0 fall@9724.935ns)
  Data Path Delay:        4.408ns  (logic 0.845ns (19.170%)  route 3.563ns (80.830%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 9727.658 - 9725.000 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 9727.886 - 9724.935 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9724.935  9724.935 f  
    PS7_X0Y0             PS7                          0.000  9724.935 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193  9726.128    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  9726.229 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806  9728.034    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  9724.241 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.889  9726.130    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  9726.230 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.654  9727.885    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X43Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.422  9728.307 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/Q
                         net (fo=5, routed)           1.733  9730.040    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg__0[2]
    SLICE_X42Y95         LUT6 (Prop_lut6_I1_O)        0.299  9730.339 f  design_1_i/DSP/audio_clk_gen_0/inst/audioClk_INST_0_i_1/O
                         net (fo=4, routed)           1.830  9732.168    design_1_i/DSP/audio_clk_gen_0/inst/audioClk_INST_0_i_1_n_0
    SLICE_X41Y94         LUT3 (Prop_lut3_I2_O)        0.124  9732.292 r  design_1_i/DSP/audio_clk_gen_0/inst/audioClk_INST_0/O
                         net (fo=1, routed)           0.000  9732.292    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/audioClk
    SLICE_X41Y94         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/preAudioClk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                   9725.000  9725.000 f  
    PS7_X0Y0             PS7                          0.000  9725.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  9726.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  9726.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.479  9727.657    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/sysClk
    SLICE_X41Y94         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/preAudioClk_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  9727.657    
                         clock uncertainty           -1.094  9726.563    
    SLICE_X41Y94         FDRE (Setup_fdre_C_D)        0.035  9726.599    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/preAudioClk_reg[0]
  -------------------------------------------------------------------
                         required time                       9726.600    
                         arrival time                       -9732.294    
  -------------------------------------------------------------------
                         slack                                 -5.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/preAudioClk_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.065ns  (clk_fpga_0 fall@21525.000ns - clk_out1_design_1_clk_wiz_0_0 fall@21525.066ns)
  Data Path Delay:        1.536ns  (logic 0.257ns (16.734%)  route 1.279ns (83.266%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 21526.189 - 21525.000 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 21525.963 - 21525.066 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                  21525.066 21525.066 f  
    PS7_X0Y0             PS7                          0.000 21525.066 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310 21525.377    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026 21525.402 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597 21525.998    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150 21524.848 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.529 21525.377    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026 21525.402 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.558 21525.961    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.167 21526.129 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/Q
                         net (fo=4, routed)           0.624 21526.754    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg__0[3]
    SLICE_X42Y95         LUT6 (Prop_lut6_I4_O)        0.045 21526.799 f  design_1_i/DSP/audio_clk_gen_0/inst/audioClk_INST_0_i_1/O
                         net (fo=4, routed)           0.655 21527.453    design_1_i/DSP/audio_clk_gen_0/inst/audioClk_INST_0_i_1_n_0
    SLICE_X41Y94         LUT3 (Prop_lut3_I2_O)        0.045 21527.498 r  design_1_i/DSP/audio_clk_gen_0/inst/audioClk_INST_0/O
                         net (fo=1, routed)           0.000 21527.498    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/audioClk
    SLICE_X41Y94         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/preAudioClk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                  21525.000 21525.000 f  
    PS7_X0Y0             PS7                          0.000 21525.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337 21525.338    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029 21525.367 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.824 21526.191    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/sysClk
    SLICE_X41Y94         FDRE                                         r  design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/preAudioClk_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000 21526.191    
                         clock uncertainty            1.094 21527.285    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.099 21527.385    design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/preAudioClk_reg[0]
  -------------------------------------------------------------------
                         required time                      -21527.383    
                         arrival time                       21527.496    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           81  Failing Endpoints,  Worst Slack       -5.763ns,  Total Violation     -420.695ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.763ns  (required time - arrival time)
  Source:                 design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@5900.065ns - clk_fpga_0 rise@5900.000ns)
  Data Path Delay:        3.934ns  (logic 0.704ns (17.895%)  route 3.230ns (82.105%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 5902.729 - 5900.065 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 5902.945 - 5900.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   5900.000  5900.000 r  
    PS7_X0Y0             PS7                          0.000  5900.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  5901.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5901.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.651  5902.945    design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y95         FDRE                                         r  design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.456  5903.401 f  design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.976  5904.377    design_1_i/DSP/DSP_reset_0/nResetInt
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.124  5904.501 r  design_1_i/DSP/DSP_reset_0/nReset_INST_0/O
                         net (fo=183, routed)         1.058  5905.559    design_1_i/DSP/audio_clk_gen_0/inst/nReset
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.124  5905.683 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1/O
                         net (fo=8, routed)           1.196  5906.879    design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   5900.065  5900.065 f  
    PS7_X0Y0             PS7                          0.000  5900.065 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  5901.153    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5901.244 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612  5902.856    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  5899.431 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725  5901.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  5901.247 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.482  5902.729    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000  5902.729    
                         clock uncertainty           -1.094  5901.635    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.519  5901.116    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                       5901.116    
                         arrival time                       -5906.879    
  -------------------------------------------------------------------
                         slack                                 -5.763    

Slack (VIOLATED) :        -5.763ns  (required time - arrival time)
  Source:                 design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@5900.065ns - clk_fpga_0 rise@5900.000ns)
  Data Path Delay:        3.934ns  (logic 0.704ns (17.895%)  route 3.230ns (82.105%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 5902.729 - 5900.065 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 5902.945 - 5900.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   5900.000  5900.000 r  
    PS7_X0Y0             PS7                          0.000  5900.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  5901.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  5901.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.651  5902.945    design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y95         FDRE                                         r  design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.456  5903.401 f  design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.976  5904.377    design_1_i/DSP/DSP_reset_0/nResetInt
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.124  5904.501 r  design_1_i/DSP/DSP_reset_0/nReset_INST_0/O
                         net (fo=183, routed)         1.058  5905.559    design_1_i/DSP/audio_clk_gen_0/inst/nReset
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.124  5905.683 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1/O
                         net (fo=8, routed)           1.196  5906.879    design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   5900.065  5900.065 f  
    PS7_X0Y0             PS7                          0.000  5900.065 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  5901.153    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5901.244 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612  5902.856    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  5899.431 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725  5901.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  5901.247 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.482  5902.729    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000  5902.729    
                         clock uncertainty           -1.094  5901.635    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.519  5901.116    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                       5901.116    
                         arrival time                       -5906.879    
  -------------------------------------------------------------------
                         slack                                 -5.763    

Slack (VIOLATED) :        -5.739ns  (required time - arrival time)
  Source:                 design_1_i/DAC_IF_0/inst/nResetbuf_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DAC_IF_0/inst/dataBuf_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@21525.066ns - clk_fpga_0 fall@21525.000ns)
  Data Path Delay:        3.909ns  (logic 0.648ns (16.578%)  route 3.261ns (83.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 21527.729 - 21525.066 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 21527.945 - 21525.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                  21525.000 21525.000 f  
    PS7_X0Y0             PS7                          0.000 21525.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 21526.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 21526.295 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.651 21527.945    design_1_i/DAC_IF_0/inst/sysClk
    SLICE_X42Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/nResetbuf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.524 21528.469 f  design_1_i/DAC_IF_0/inst/nResetbuf_reg/Q
                         net (fo=7, routed)           1.529 21529.998    design_1_i/DAC_IF_0/inst/nResetbuf
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124 21530.121 r  design_1_i/DAC_IF_0/inst/dataBuf[31]_i_1/O
                         net (fo=32, routed)          1.732 21531.854    design_1_i/DAC_IF_0/inst/p_0_in
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                  21525.066 21525.066 f  
    PS7_X0Y0             PS7                          0.000 21525.066 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088 21526.154    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 21526.246 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612 21527.859    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425 21524.434 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725 21526.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 21526.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.481 21527.730    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000 21527.730    
                         clock uncertainty           -1.094 21526.637    
    SLICE_X46Y93         FDRE (Setup_fdre_C_R)       -0.519 21526.117    design_1_i/DAC_IF_0/inst/dataBuf_reg[0]
  -------------------------------------------------------------------
                         required time                      21526.115    
                         arrival time                       -21531.854    
  -------------------------------------------------------------------
                         slack                                 -5.739    

Slack (VIOLATED) :        -5.739ns  (required time - arrival time)
  Source:                 design_1_i/DAC_IF_0/inst/nResetbuf_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DAC_IF_0/inst/dataBuf_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@21525.066ns - clk_fpga_0 fall@21525.000ns)
  Data Path Delay:        3.909ns  (logic 0.648ns (16.578%)  route 3.261ns (83.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 21527.729 - 21525.066 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 21527.945 - 21525.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                  21525.000 21525.000 f  
    PS7_X0Y0             PS7                          0.000 21525.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 21526.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 21526.295 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.651 21527.945    design_1_i/DAC_IF_0/inst/sysClk
    SLICE_X42Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/nResetbuf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.524 21528.469 f  design_1_i/DAC_IF_0/inst/nResetbuf_reg/Q
                         net (fo=7, routed)           1.529 21529.998    design_1_i/DAC_IF_0/inst/nResetbuf
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124 21530.121 r  design_1_i/DAC_IF_0/inst/dataBuf[31]_i_1/O
                         net (fo=32, routed)          1.732 21531.854    design_1_i/DAC_IF_0/inst/p_0_in
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                  21525.066 21525.066 f  
    PS7_X0Y0             PS7                          0.000 21525.066 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088 21526.154    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 21526.246 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612 21527.859    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425 21524.434 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725 21526.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 21526.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.481 21527.730    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000 21527.730    
                         clock uncertainty           -1.094 21526.637    
    SLICE_X46Y93         FDRE (Setup_fdre_C_R)       -0.519 21526.117    design_1_i/DAC_IF_0/inst/dataBuf_reg[12]
  -------------------------------------------------------------------
                         required time                      21526.115    
                         arrival time                       -21531.854    
  -------------------------------------------------------------------
                         slack                                 -5.739    

Slack (VIOLATED) :        -5.739ns  (required time - arrival time)
  Source:                 design_1_i/DAC_IF_0/inst/nResetbuf_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DAC_IF_0/inst/dataBuf_reg[16]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@21525.066ns - clk_fpga_0 fall@21525.000ns)
  Data Path Delay:        3.909ns  (logic 0.648ns (16.578%)  route 3.261ns (83.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 21527.729 - 21525.066 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 21527.945 - 21525.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                  21525.000 21525.000 f  
    PS7_X0Y0             PS7                          0.000 21525.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 21526.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 21526.295 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.651 21527.945    design_1_i/DAC_IF_0/inst/sysClk
    SLICE_X42Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/nResetbuf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.524 21528.469 f  design_1_i/DAC_IF_0/inst/nResetbuf_reg/Q
                         net (fo=7, routed)           1.529 21529.998    design_1_i/DAC_IF_0/inst/nResetbuf
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124 21530.121 r  design_1_i/DAC_IF_0/inst/dataBuf[31]_i_1/O
                         net (fo=32, routed)          1.732 21531.854    design_1_i/DAC_IF_0/inst/p_0_in
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                  21525.066 21525.066 f  
    PS7_X0Y0             PS7                          0.000 21525.066 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088 21526.154    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 21526.246 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612 21527.859    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425 21524.434 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725 21526.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 21526.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.481 21527.730    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.000 21527.730    
                         clock uncertainty           -1.094 21526.637    
    SLICE_X46Y93         FDRE (Setup_fdre_C_R)       -0.519 21526.117    design_1_i/DAC_IF_0/inst/dataBuf_reg[16]
  -------------------------------------------------------------------
                         required time                      21526.115    
                         arrival time                       -21531.854    
  -------------------------------------------------------------------
                         slack                                 -5.739    

Slack (VIOLATED) :        -5.739ns  (required time - arrival time)
  Source:                 design_1_i/DAC_IF_0/inst/nResetbuf_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DAC_IF_0/inst/dataBuf_reg[18]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@21525.066ns - clk_fpga_0 fall@21525.000ns)
  Data Path Delay:        3.909ns  (logic 0.648ns (16.578%)  route 3.261ns (83.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 21527.729 - 21525.066 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 21527.945 - 21525.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                  21525.000 21525.000 f  
    PS7_X0Y0             PS7                          0.000 21525.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 21526.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 21526.295 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.651 21527.945    design_1_i/DAC_IF_0/inst/sysClk
    SLICE_X42Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/nResetbuf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.524 21528.469 f  design_1_i/DAC_IF_0/inst/nResetbuf_reg/Q
                         net (fo=7, routed)           1.529 21529.998    design_1_i/DAC_IF_0/inst/nResetbuf
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124 21530.121 r  design_1_i/DAC_IF_0/inst/dataBuf[31]_i_1/O
                         net (fo=32, routed)          1.732 21531.854    design_1_i/DAC_IF_0/inst/p_0_in
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                  21525.066 21525.066 f  
    PS7_X0Y0             PS7                          0.000 21525.066 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088 21526.154    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 21526.246 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612 21527.859    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425 21524.434 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725 21526.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 21526.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.481 21527.730    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.000 21527.730    
                         clock uncertainty           -1.094 21526.637    
    SLICE_X46Y93         FDRE (Setup_fdre_C_R)       -0.519 21526.117    design_1_i/DAC_IF_0/inst/dataBuf_reg[18]
  -------------------------------------------------------------------
                         required time                      21526.115    
                         arrival time                       -21531.854    
  -------------------------------------------------------------------
                         slack                                 -5.739    

Slack (VIOLATED) :        -5.739ns  (required time - arrival time)
  Source:                 design_1_i/DAC_IF_0/inst/nResetbuf_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DAC_IF_0/inst/dataBuf_reg[28]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@21525.066ns - clk_fpga_0 fall@21525.000ns)
  Data Path Delay:        3.909ns  (logic 0.648ns (16.578%)  route 3.261ns (83.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 21527.729 - 21525.066 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 21527.945 - 21525.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                  21525.000 21525.000 f  
    PS7_X0Y0             PS7                          0.000 21525.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 21526.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 21526.295 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.651 21527.945    design_1_i/DAC_IF_0/inst/sysClk
    SLICE_X42Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/nResetbuf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.524 21528.469 f  design_1_i/DAC_IF_0/inst/nResetbuf_reg/Q
                         net (fo=7, routed)           1.529 21529.998    design_1_i/DAC_IF_0/inst/nResetbuf
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124 21530.121 r  design_1_i/DAC_IF_0/inst/dataBuf[31]_i_1/O
                         net (fo=32, routed)          1.732 21531.854    design_1_i/DAC_IF_0/inst/p_0_in
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                  21525.066 21525.066 f  
    PS7_X0Y0             PS7                          0.000 21525.066 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088 21526.154    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 21526.246 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612 21527.859    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425 21524.434 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725 21526.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 21526.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.481 21527.730    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.000 21527.730    
                         clock uncertainty           -1.094 21526.637    
    SLICE_X46Y93         FDRE (Setup_fdre_C_R)       -0.519 21526.117    design_1_i/DAC_IF_0/inst/dataBuf_reg[28]
  -------------------------------------------------------------------
                         required time                      21526.115    
                         arrival time                       -21531.854    
  -------------------------------------------------------------------
                         slack                                 -5.739    

Slack (VIOLATED) :        -5.739ns  (required time - arrival time)
  Source:                 design_1_i/DAC_IF_0/inst/nResetbuf_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DAC_IF_0/inst/dataBuf_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@21525.066ns - clk_fpga_0 fall@21525.000ns)
  Data Path Delay:        3.909ns  (logic 0.648ns (16.578%)  route 3.261ns (83.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 21527.729 - 21525.066 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 21527.945 - 21525.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                  21525.000 21525.000 f  
    PS7_X0Y0             PS7                          0.000 21525.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 21526.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 21526.295 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.651 21527.945    design_1_i/DAC_IF_0/inst/sysClk
    SLICE_X42Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/nResetbuf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.524 21528.469 f  design_1_i/DAC_IF_0/inst/nResetbuf_reg/Q
                         net (fo=7, routed)           1.529 21529.998    design_1_i/DAC_IF_0/inst/nResetbuf
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124 21530.121 r  design_1_i/DAC_IF_0/inst/dataBuf[31]_i_1/O
                         net (fo=32, routed)          1.732 21531.854    design_1_i/DAC_IF_0/inst/p_0_in
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                  21525.066 21525.066 f  
    PS7_X0Y0             PS7                          0.000 21525.066 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088 21526.154    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 21526.246 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612 21527.859    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425 21524.434 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725 21526.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 21526.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.481 21527.730    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000 21527.730    
                         clock uncertainty           -1.094 21526.637    
    SLICE_X46Y93         FDRE (Setup_fdre_C_R)       -0.519 21526.117    design_1_i/DAC_IF_0/inst/dataBuf_reg[3]
  -------------------------------------------------------------------
                         required time                      21526.115    
                         arrival time                       -21531.854    
  -------------------------------------------------------------------
                         slack                                 -5.739    

Slack (VIOLATED) :        -5.739ns  (required time - arrival time)
  Source:                 design_1_i/DAC_IF_0/inst/nResetbuf_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DAC_IF_0/inst/dataBuf_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@21525.066ns - clk_fpga_0 fall@21525.000ns)
  Data Path Delay:        3.909ns  (logic 0.648ns (16.578%)  route 3.261ns (83.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 21527.729 - 21525.066 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 21527.945 - 21525.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                  21525.000 21525.000 f  
    PS7_X0Y0             PS7                          0.000 21525.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 21526.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 21526.295 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.651 21527.945    design_1_i/DAC_IF_0/inst/sysClk
    SLICE_X42Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/nResetbuf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.524 21528.469 f  design_1_i/DAC_IF_0/inst/nResetbuf_reg/Q
                         net (fo=7, routed)           1.529 21529.998    design_1_i/DAC_IF_0/inst/nResetbuf
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124 21530.121 r  design_1_i/DAC_IF_0/inst/dataBuf[31]_i_1/O
                         net (fo=32, routed)          1.732 21531.854    design_1_i/DAC_IF_0/inst/p_0_in
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                  21525.066 21525.066 f  
    PS7_X0Y0             PS7                          0.000 21525.066 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088 21526.154    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 21526.246 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612 21527.859    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425 21524.434 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725 21526.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 21526.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.481 21527.730    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000 21527.730    
                         clock uncertainty           -1.094 21526.637    
    SLICE_X46Y93         FDRE (Setup_fdre_C_R)       -0.519 21526.117    design_1_i/DAC_IF_0/inst/dataBuf_reg[4]
  -------------------------------------------------------------------
                         required time                      21526.115    
                         arrival time                       -21531.854    
  -------------------------------------------------------------------
                         slack                                 -5.739    

Slack (VIOLATED) :        -5.739ns  (required time - arrival time)
  Source:                 design_1_i/DAC_IF_0/inst/nResetbuf_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DAC_IF_0/inst/dataBuf_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@21525.066ns - clk_fpga_0 fall@21525.000ns)
  Data Path Delay:        3.909ns  (logic 0.648ns (16.578%)  route 3.261ns (83.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 21527.729 - 21525.066 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 21527.945 - 21525.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                  21525.000 21525.000 f  
    PS7_X0Y0             PS7                          0.000 21525.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 21526.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 21526.295 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        1.651 21527.945    design_1_i/DAC_IF_0/inst/sysClk
    SLICE_X42Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/nResetbuf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.524 21528.469 f  design_1_i/DAC_IF_0/inst/nResetbuf_reg/Q
                         net (fo=7, routed)           1.529 21529.998    design_1_i/DAC_IF_0/inst/nResetbuf
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124 21530.121 r  design_1_i/DAC_IF_0/inst/dataBuf[31]_i_1/O
                         net (fo=32, routed)          1.732 21531.854    design_1_i/DAC_IF_0/inst/p_0_in
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                  21525.066 21525.066 f  
    PS7_X0Y0             PS7                          0.000 21525.066 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088 21526.154    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091 21526.246 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612 21527.859    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425 21524.434 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.725 21526.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 21526.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.481 21527.730    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000 21527.730    
                         clock uncertainty           -1.094 21526.637    
    SLICE_X46Y93         FDRE (Setup_fdre_C_R)       -0.519 21526.117    design_1_i/DAC_IF_0/inst/dataBuf_reg[8]
  -------------------------------------------------------------------
                         required time                      21526.115    
                         arrival time                       -21531.854    
  -------------------------------------------------------------------
                         slack                                 -5.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DAC_IF_0/inst/dataBuf_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@9724.935ns - clk_fpga_0 fall@9725.000ns)
  Data Path Delay:        1.509ns  (logic 0.167ns (11.070%)  route 1.342ns (88.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 9726.128 - 9724.935 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 9725.891 - 9725.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                   9725.000  9725.000 f  
    PS7_X0Y0             PS7                          0.000  9725.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  9725.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  9725.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.555  9725.891    design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/sysClk
    SLICE_X46Y92         FDRE                                         r  design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.167  9726.058 r  design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[11]/Q
                         net (fo=2, routed)           1.342  9727.399    design_1_i/DAC_IF_0/inst/D[27]
    SLICE_X44Y92         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9724.935  9724.935 f  
    PS7_X0Y0             PS7                          0.000  9724.935 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337  9725.271    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029  9725.301 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864  9726.165    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  9724.698 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576  9725.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029  9725.304 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.825  9726.129    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X44Y92         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.000  9726.129    
                         clock uncertainty            1.094  9727.223    
    SLICE_X44Y92         FDRE (Hold_fdre_C_D)         0.080  9727.303    design_1_i/DAC_IF_0/inst/dataBuf_reg[27]
  -------------------------------------------------------------------
                         required time                      -9727.303    
                         arrival time                        9727.399    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DAC_IF_0/inst/dataBuf_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@9724.935ns - clk_fpga_0 fall@9725.000ns)
  Data Path Delay:        1.509ns  (logic 0.167ns (11.070%)  route 1.342ns (88.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 9726.128 - 9724.935 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 9725.891 - 9725.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                   9725.000  9725.000 f  
    PS7_X0Y0             PS7                          0.000  9725.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  9725.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  9725.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.555  9725.891    design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/sysClk
    SLICE_X46Y92         FDRE                                         r  design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.167  9726.058 r  design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[11]/Q
                         net (fo=2, routed)           1.342  9727.399    design_1_i/DAC_IF_0/inst/D[11]
    SLICE_X44Y92         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9724.935  9724.935 f  
    PS7_X0Y0             PS7                          0.000  9724.935 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337  9725.271    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029  9725.301 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864  9726.165    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  9724.698 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576  9725.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029  9725.304 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.825  9726.129    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X44Y92         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000  9726.129    
                         clock uncertainty            1.094  9727.223    
    SLICE_X44Y92         FDRE (Hold_fdre_C_D)         0.078  9727.301    design_1_i/DAC_IF_0/inst/dataBuf_reg[11]
  -------------------------------------------------------------------
                         required time                      -9727.300    
                         arrival time                        9727.399    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/DAC_IF_0/inst/nResetbuf_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DAC_IF_0/inst/SDT_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@9724.935ns - clk_fpga_0 fall@9725.000ns)
  Data Path Delay:        1.570ns  (logic 0.212ns (13.502%)  route 1.358ns (86.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 9726.129 - 9724.935 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 9725.892 - 9725.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                   9725.000  9725.000 f  
    PS7_X0Y0             PS7                          0.000  9725.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  9725.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  9725.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.556  9725.892    design_1_i/DAC_IF_0/inst/sysClk
    SLICE_X42Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/nResetbuf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.167  9726.059 r  design_1_i/DAC_IF_0/inst/nResetbuf_reg/Q
                         net (fo=7, routed)           1.358  9727.417    design_1_i/DAC_IF_0/inst/nResetbuf
    SLICE_X40Y93         LUT6 (Prop_lut6_I5_O)        0.045  9727.462 r  design_1_i/DAC_IF_0/inst/SDT_i_1/O
                         net (fo=1, routed)           0.000  9727.462    design_1_i/DAC_IF_0/inst/SDT_i_1_n_0
    SLICE_X40Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/SDT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9724.935  9724.935 f  
    PS7_X0Y0             PS7                          0.000  9724.935 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337  9725.271    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029  9725.301 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864  9726.165    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  9724.698 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576  9725.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029  9725.304 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.826  9726.130    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X40Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/SDT_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  9726.130    
                         clock uncertainty            1.094  9727.224    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.099  9727.322    design_1_i/DAC_IF_0/inst/SDT_reg
  -------------------------------------------------------------------
                         required time                      -9727.322    
                         arrival time                        9727.462    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DAC_IF_0/inst/dataBuf_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@9724.935ns - clk_fpga_0 fall@9725.000ns)
  Data Path Delay:        1.550ns  (logic 0.146ns (9.421%)  route 1.404ns (90.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 9726.129 - 9724.935 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 9725.892 - 9725.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                   9725.000  9725.000 f  
    PS7_X0Y0             PS7                          0.000  9725.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  9725.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  9725.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.556  9725.892    design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/sysClk
    SLICE_X45Y94         FDRE                                         r  design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.146  9726.038 r  design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[4]/Q
                         net (fo=2, routed)           1.404  9727.441    design_1_i/DAC_IF_0/inst/D[20]
    SLICE_X43Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9724.935  9724.935 f  
    PS7_X0Y0             PS7                          0.000  9724.935 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337  9725.271    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029  9725.301 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864  9726.165    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  9724.698 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576  9725.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029  9725.304 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.826  9726.130    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X43Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.000  9726.130    
                         clock uncertainty            1.094  9727.224    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.078  9727.302    design_1_i/DAC_IF_0/inst/dataBuf_reg[20]
  -------------------------------------------------------------------
                         required time                      -9727.301    
                         arrival time                        9727.441    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/DAC_IF_0/inst/nResetbuf_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DAC_IF_0/inst/prescalerBICK_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@9724.935ns - clk_fpga_0 fall@9725.000ns)
  Data Path Delay:        1.596ns  (logic 0.216ns (13.534%)  route 1.380ns (86.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 9726.129 - 9724.935 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 9725.892 - 9725.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                   9725.000  9725.000 f  
    PS7_X0Y0             PS7                          0.000  9725.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  9725.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  9725.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.556  9725.892    design_1_i/DAC_IF_0/inst/sysClk
    SLICE_X42Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/nResetbuf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.167  9726.059 r  design_1_i/DAC_IF_0/inst/nResetbuf_reg/Q
                         net (fo=7, routed)           1.380  9727.438    design_1_i/DAC_IF_0/inst/nResetbuf
    SLICE_X44Y93         LUT4 (Prop_lut4_I0_O)        0.049  9727.487 r  design_1_i/DAC_IF_0/inst/prescalerBICK[2]_i_1/O
                         net (fo=1, routed)           0.000  9727.487    design_1_i/DAC_IF_0/inst/prescalerBICK[2]_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/prescalerBICK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9724.935  9724.935 f  
    PS7_X0Y0             PS7                          0.000  9724.935 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337  9725.271    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029  9725.301 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864  9726.165    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  9724.698 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576  9725.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029  9725.304 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.826  9726.130    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X44Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/prescalerBICK_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000  9726.130    
                         clock uncertainty            1.094  9727.224    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.114  9727.338    design_1_i/DAC_IF_0/inst/prescalerBICK_reg[2]
  -------------------------------------------------------------------
                         required time                      -9727.337    
                         arrival time                        9727.488    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DAC_IF_0/inst/dataBuf_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@9724.935ns - clk_fpga_0 fall@9725.000ns)
  Data Path Delay:        1.573ns  (logic 0.146ns (9.283%)  route 1.427ns (90.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 9726.129 - 9724.935 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 9725.892 - 9725.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                   9725.000  9725.000 f  
    PS7_X0Y0             PS7                          0.000  9725.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  9725.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  9725.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.556  9725.892    design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/sysClk
    SLICE_X45Y94         FDRE                                         r  design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.146  9726.038 r  design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[4]/Q
                         net (fo=2, routed)           1.427  9727.465    design_1_i/DAC_IF_0/inst/D[4]
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9724.935  9724.935 f  
    PS7_X0Y0             PS7                          0.000  9724.935 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337  9725.271    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029  9725.301 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864  9726.165    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  9724.698 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576  9725.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029  9725.304 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.826  9726.130    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X46Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/dataBuf_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000  9726.130    
                         clock uncertainty            1.094  9727.224    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.087  9727.311    design_1_i/DAC_IF_0/inst/dataBuf_reg[4]
  -------------------------------------------------------------------
                         required time                      -9727.310    
                         arrival time                        9727.464    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/DAC_IF_0/inst/nResetbuf_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DAC_IF_0/inst/prescalerBICK_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@9724.935ns - clk_fpga_0 fall@9725.000ns)
  Data Path Delay:        1.592ns  (logic 0.212ns (13.317%)  route 1.380ns (86.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 9726.129 - 9724.935 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 9725.892 - 9725.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                   9725.000  9725.000 f  
    PS7_X0Y0             PS7                          0.000  9725.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  9725.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  9725.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.556  9725.892    design_1_i/DAC_IF_0/inst/sysClk
    SLICE_X42Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/nResetbuf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.167  9726.059 r  design_1_i/DAC_IF_0/inst/nResetbuf_reg/Q
                         net (fo=7, routed)           1.380  9727.438    design_1_i/DAC_IF_0/inst/nResetbuf
    SLICE_X44Y93         LUT3 (Prop_lut3_I0_O)        0.045  9727.483 r  design_1_i/DAC_IF_0/inst/prescalerBICK[1]_i_1/O
                         net (fo=1, routed)           0.000  9727.483    design_1_i/DAC_IF_0/inst/prescalerBICK[1]_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/prescalerBICK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9724.935  9724.935 f  
    PS7_X0Y0             PS7                          0.000  9724.935 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337  9725.271    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029  9725.301 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864  9726.165    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  9724.698 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576  9725.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029  9725.304 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.826  9726.130    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X44Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/prescalerBICK_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000  9726.130    
                         clock uncertainty            1.094  9727.224    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.099  9727.322    design_1_i/DAC_IF_0/inst/prescalerBICK_reg[1]
  -------------------------------------------------------------------
                         required time                      -9727.322    
                         arrival time                        9727.483    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/DAC_IF_0/inst/nResetbuf_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DAC_IF_0/inst/prescalerBICK_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.065ns  (clk_out1_design_1_clk_wiz_0_0 fall@9724.935ns - clk_fpga_0 fall@9725.000ns)
  Data Path Delay:        1.591ns  (logic 0.212ns (13.322%)  route 1.379ns (86.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 9726.129 - 9724.935 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 9725.892 - 9725.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                   9725.000  9725.000 f  
    PS7_X0Y0             PS7                          0.000  9725.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310  9725.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  9725.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.556  9725.892    design_1_i/DAC_IF_0/inst/sysClk
    SLICE_X42Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/nResetbuf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.167  9726.059 r  design_1_i/DAC_IF_0/inst/nResetbuf_reg/Q
                         net (fo=7, routed)           1.379  9727.438    design_1_i/DAC_IF_0/inst/nResetbuf
    SLICE_X44Y93         LUT2 (Prop_lut2_I0_O)        0.045  9727.482 r  design_1_i/DAC_IF_0/inst/prescalerBICK[0]_i_1/O
                         net (fo=1, routed)           0.000  9727.482    design_1_i/DAC_IF_0/inst/prescalerBICK[0]_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/prescalerBICK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                   9724.935  9724.935 f  
    PS7_X0Y0             PS7                          0.000  9724.935 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337  9725.271    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029  9725.301 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864  9726.165    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467  9724.698 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576  9725.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029  9725.304 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.826  9726.130    design_1_i/DAC_IF_0/inst/clk_256fs
    SLICE_X44Y93         FDRE                                         r  design_1_i/DAC_IF_0/inst/prescalerBICK_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000  9726.130    
                         clock uncertainty            1.094  9727.224    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.098  9727.321    design_1_i/DAC_IF_0/inst/prescalerBICK_reg[0]
  -------------------------------------------------------------------
                         required time                      -9727.320    
                         arrival time                        9727.483    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.066ns  (clk_out1_design_1_clk_wiz_0_0 fall@25349.936ns - clk_fpga_0 rise@25350.000ns)
  Data Path Delay:        1.506ns  (logic 0.231ns (15.339%)  route 1.275ns (84.661%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 25351.129 - 25349.936 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 25350.891 - 25350.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  25350.000 25350.000 r  
    PS7_X0Y0             PS7                          0.000 25350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310 25350.311    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 25350.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.556 25350.893    design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y95         FDRE                                         r  design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141 25351.033 f  design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.400 25351.434    design_1_i/DSP/DSP_reset_0/nResetInt
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.045 25351.479 r  design_1_i/DSP/DSP_reset_0/nReset_INST_0/O
                         net (fo=183, routed)         0.420 25351.898    design_1_i/DSP/audio_clk_gen_0/inst/nReset
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.045 25351.943 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1/O
                         net (fo=8, routed)           0.455 25352.398    design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                  25349.936 25349.936 f  
    PS7_X0Y0             PS7                          0.000 25349.936 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337 25350.273    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 25350.303 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864 25351.166    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467 25349.699 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576 25350.275    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029 25350.305 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.826 25351.131    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000 25351.131    
                         clock uncertainty            1.094 25352.225    
    SLICE_X42Y95         FDRE (Hold_fdre_C_R)         0.013 25352.238    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                      -25352.234    
                         arrival time                       25352.398    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.066ns  (clk_out1_design_1_clk_wiz_0_0 fall@25349.936ns - clk_fpga_0 rise@25350.000ns)
  Data Path Delay:        1.506ns  (logic 0.231ns (15.339%)  route 1.275ns (84.661%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 25351.129 - 25349.936 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 25350.891 - 25350.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.094ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.505ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  25350.000 25350.000 r  
    PS7_X0Y0             PS7                          0.000 25350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310 25350.311    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 25350.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2632, routed)        0.556 25350.893    design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y95         FDRE                                         r  design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141 25351.033 f  design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.400 25351.434    design_1_i/DSP/DSP_reset_0/nResetInt
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.045 25351.479 r  design_1_i/DSP/DSP_reset_0/nReset_INST_0/O
                         net (fo=183, routed)         0.420 25351.898    design_1_i/DSP/audio_clk_gen_0/inst/nReset
    SLICE_X45Y95         LUT4 (Prop_lut4_I3_O)        0.045 25351.943 r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1/O
                         net (fo=8, routed)           0.455 25352.398    design_1_i/DSP/audio_clk_gen_0/inst/prescaler[7]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                  25349.936 25349.936 f  
    PS7_X0Y0             PS7                          0.000 25349.936 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337 25350.273    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 25350.303 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864 25351.166    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467 25349.699 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.576 25350.275    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029 25350.305 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.826 25351.131    design_1_i/DSP/audio_clk_gen_0/inst/audioClk256
    SLICE_X42Y95         FDRE                                         r  design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000 25351.131    
                         clock uncertainty            1.094 25352.225    
    SLICE_X42Y95         FDRE (Hold_fdre_C_R)         0.013 25352.238    design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                      -25352.234    
                         arrival time                       25352.398    
  -------------------------------------------------------------------
                         slack                                  0.163    





