<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Sep 10 22:55:34 2025" VIVADOVERSION="2024.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="tb_design_1" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS/>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Stimu_0" HWVERSION="1.0" INSTANCE="Stimu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Stimu" VLNV="xilinx.com:module_ref:Stimu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tb_design_1_Stimu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="tb_clock12M" SIGIS="undef" SIGNAME="Stimu_0_tb_clock12M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hf_gen_fpga_0" PORT="clk_pin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tb_reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Stimu_0_tb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hf_gen_fpga_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="tb_sw" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="tb_sw_overlap" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/hf_gen_fpga_0" HWVERSION="1.0" INSTANCE="hf_gen_fpga_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hf_gen_fpga" VLNV="xilinx.com:module_ref:hf_gen_fpga:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="MAX" VALUE="&quot;01000000&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="tb_design_1_hf_gen_fpga_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk" SIGIS="clk"/>
        <PORT DIR="I" NAME="clk_pin" SIGIS="undef" SIGNAME="Stimu_0_tb_clock12M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Stimu_0" PORT="tb_clock12M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkn" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Stimu_0_tb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Stimu_0" PORT="tb_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
