
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Sun Nov 16 14:50:27 2025
| Design       : hdmi_picture_display
| Device       : PG2L25H
| Speed Grade  : -6
| Package      : MBG325
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                            
***************************************************************************************************************************************************************************************************************************
                                                                                                                                                                     Clock   Non-clock                                     
 Clock                                                                        Period       Waveform            Type                                                  Loads       Loads  Sources                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                      20.0000      {0.0000 10.0000}    Declared                                                  0           2  {sys_clk}                          
   sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred                                    100.2020     {0.0000 50.1010}    Generated (sys_clk)                                       5           9  {u_pll_0/u_gpll/gpll_inst/CLKOUT1} 
   sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred                                    6.7340       {0.0000 3.3670}     Generated (sys_clk)                                     283           6  {u_pll_0/u_gpll/gpll_inst/CLKOUT0} 
     sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred  1.3460       {0.0000 0.6730}     Generated (sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred)      16           0  {u_pll_1/u_gpll/gpll_inst/CLKOUT0} 
===========================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                             9.9798 MHz    252.6529 MHz       100.2020         3.9580         96.244
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                           148.5001 MHz    198.0590 MHz         6.7340         5.0490          1.685
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                           742.9421 MHz   1054.8523 MHz         1.3460         0.9480          0.398
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                    96.244       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     1.685       0.000              0           2269
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -5.100    -280.539             75             75
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.398       0.000              0              8
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                     0.293       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.301       0.000              0           2269
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.336       0.000              0             75
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.341       0.000              0              8
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     5.015       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -5.839    -539.992            118            118
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.620       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.549       0.000              0            118
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred            49.901       0.000              0              5
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred             1.767       0.000              0            283
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.257       0.000              0             16
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                    97.717       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     3.574       0.000              0           2269
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -3.012    -164.998             75             75
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.737       0.000              0              8
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                     0.199       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.202       0.000              0           2269
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.209       0.000              0             75
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.225       0.000              0              8
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     5.651       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -3.476    -324.517            118            118
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.424       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.275       0.000              0            118
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred            49.901       0.000              0              5
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred             1.767       0.000              0            283
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.257       0.000              0             16
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[0]/opit_0_L6Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  4.236
  Clock Pessimism Removal :  0.663

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.450       4.236         _N29             
 CLMA_165_265/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_265/Q1                   tco                   0.203       4.439 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.894       5.333         rstn_1ms[6]      
 CLMA_165_301/CR2                  td                    0.114       5.447 r       CLKROUTE_13/CR   
                                   net (fanout=1)        0.582       6.029         _N13             
 CLMS_159_265/Y1                   td                    0.108       6.137 r       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        1.204       7.341         _N1811_cpy       
 CLMS_159_265/Y0                   td                    0.229       7.570 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=119)      0.256       7.826         sync_vg/N0_cpy_rnmt
 CLMA_159_252/D3                                                           r       rstn_1ms[0]/opit_0_L6Q_perm/I3

 Data arrival time                                                   7.826         Logic Levels: 3  
                                                                                   Logic: 0.654ns(18.217%), Route: 2.936ns(81.783%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.730     100.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.932         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091     101.023 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711     101.734         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.765 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642     102.407         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143     102.550 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530     103.080         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.245     103.325 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.377     103.702         _N29             
 CLMA_159_252/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.663     104.365                          
 clock uncertainty                                      -0.150     104.215                          

 Setup time                                             -0.145     104.070                          

 Data required time                                                104.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.070                          
 Data arrival time                                                   7.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.244                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[13]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.505
  Launch Clock Delay      :  4.235
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.449       4.235         _N29             
 CLMA_165_259/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_165_259/Q0                   tco                   0.203       4.438 r       rstn_1ms[1]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.576       5.014         rstn_1ms[1]      
 CLMA_165_259/COUT                 td                    0.336       5.350 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.350         _N891            
 CLMA_165_265/COUT                 td                    0.085       5.435 f       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.435         _N895            
 CLMA_165_271/COUT                 td                    0.078       5.513 r       rstn_1ms[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.513         _N899            
 CLMA_165_277/CIN                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CIN

 Data arrival time                                                   5.513         Logic Levels: 3  
                                                                                   Logic: 0.702ns(54.930%), Route: 0.576ns(45.070%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.730     100.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.932         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091     101.023 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711     101.734         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.765 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642     102.407         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143     102.550 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530     103.080         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.245     103.325 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.382     103.707         _N29             
 CLMA_165_277/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.704     104.411                          
 clock uncertainty                                      -0.150     104.261                          

 Setup time                                             -0.111     104.150                          

 Data required time                                                104.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.150                          
 Data arrival time                                                   5.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.637                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[9]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  4.235
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.449       4.235         _N29             
 CLMA_165_259/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_165_259/Q0                   tco                   0.203       4.438 r       rstn_1ms[1]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.576       5.014         rstn_1ms[1]      
 CLMA_165_259/COUT                 td                    0.336       5.350 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.350         _N891            
 CLMA_165_265/COUT                 td                    0.078       5.428 r       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.428         _N895            
 CLMA_165_271/CIN                                                          r       rstn_1ms[9]/opit_0_AQ_perm/CIN

 Data arrival time                                                   5.428         Logic Levels: 2  
                                                                                   Logic: 0.617ns(51.718%), Route: 0.576ns(48.282%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.730     100.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.932         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091     101.023 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711     101.734         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.765 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642     102.407         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143     102.550 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530     103.080         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.245     103.325 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.381     103.706         _N29             
 CLMA_165_271/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.704     104.410                          
 clock uncertainty                                      -0.150     104.260                          

 Setup time                                             -0.111     104.149                          

 Data required time                                                104.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.149                          
 Data arrival time                                                   5.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.721                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[1]/opit_0_AQ_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.235
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  -0.663

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.377       3.500         _N29             
 CLMA_159_252/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_159_252/Q3                   tco                   0.158       3.658 f       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.167       3.825         rstn_1ms[0]      
 CLMA_165_259/A4                                                           f       rstn_1ms[1]/opit_0_AQ_perm/I4

 Data arrival time                                                   3.825         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.615%), Route: 0.167ns(51.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.449       4.235         _N29             
 CLMA_165_259/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.663       3.572                          
 clock uncertainty                                       0.000       3.572                          

 Hold time                                              -0.040       3.532                          

 Data required time                                                  3.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.532                          
 Data arrival time                                                   3.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[0]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.233
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  -0.733

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.377       3.500         _N29             
 CLMA_159_252/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_159_252/Q3                   tco                   0.158       3.658 f       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.148       3.806         rstn_1ms[0]      
 CLMA_159_252/D5                                                           f       rstn_1ms[0]/opit_0_L6Q_perm/I5

 Data arrival time                                                   3.806         Logic Levels: 0  
                                                                                   Logic: 0.158ns(51.634%), Route: 0.148ns(48.366%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.447       4.233         _N29             
 CLMA_159_252/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.733       3.500                          
 clock uncertainty                                       0.000       3.500                          

 Hold time                                              -0.015       3.485                          

 Data required time                                                  3.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.485                          
 Data arrival time                                                   3.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[2]/opit_0_AQ_perm/I1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.235
  Launch Clock Delay      :  3.502
  Clock Pessimism Removal :  -0.733

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.379       3.502         _N29             
 CLMA_165_259/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_165_259/Q1                   tco                   0.158       3.660 f       rstn_1ms[2]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.087       3.747         rstn_1ms[2]      
 CLMA_165_259/B1                                                           f       rstn_1ms[2]/opit_0_AQ_perm/I1

 Data arrival time                                                   3.747         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.490%), Route: 0.087ns(35.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.449       4.235         _N29             
 CLMA_165_259/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.733       3.502                          
 clock uncertainty                                       0.000       3.502                          

 Hold time                                              -0.116       3.386                          

 Data required time                                                  3.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.386                          
 Data arrival time                                                   3.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_g/n1q_m[2]/opit_0_L6Q_perm/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[4]/opit_0_L6Q_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.413
  Launch Clock Delay      :  5.316
  Clock Pessimism Removal :  0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.462       5.316         _N24             
 CLMS_57_247/CLK                                                           r       u_dvi_transmitter/encoder_g/n1q_m[2]/opit_0_L6Q_perm/CLK

 CLMS_57_247/Q2                    tco                   0.203       5.519 r       u_dvi_transmitter/encoder_g/n1q_m[2]/opit_0_L6Q_perm/L6Q
                                   net (fanout=9)        0.557       6.076         u_dvi_transmitter/encoder_g/n1q_m [2]
 CLMA_69_259/Y0                    td                    0.229       6.305 r       u_dvi_transmitter/encoder_g/N97_mux3_10[0]/LUT6_inst_perm/L6
                                   net (fanout=3)        0.554       6.859         u_dvi_transmitter/encoder_g/N97
 CLMA_69_235/Y1                    td                    0.096       6.955 r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/L6
                                   net (fanout=17)       0.561       7.516         u_dvi_transmitter/encoder_g/N202
 CLMA_69_247/CR3                   td                    0.215       7.731 r       u_dvi_transmitter/encoder_g/N222_5[1]/gateop_LUT6DL5_perm/L5
                                   net (fanout=2)        0.375       8.106         u_dvi_transmitter/encoder_g/nb3 [2]
 CLMA_69_259/Y1                    td                    0.108       8.214 r       u_dvi_transmitter/encoder_g/N222_12_maj2_2/LUT6_inst_perm/L6
                                   net (fanout=3)        0.539       8.753         u_dvi_transmitter/encoder_g/_N468
 CLMA_69_234/Y0                    td                    0.224       8.977 r       u_dvi_transmitter/encoder_g/N222_12_sum4_1_8/gateop_perm/L6
                                   net (fanout=1)        0.579       9.556         u_dvi_transmitter/encoder_g/_N1664_2
 CLMS_57_247/Y0                    td                    0.096       9.652 r       u_dvi_transmitter/encoder_g/N222_13_5/gateop_perm/Y
                                   net (fanout=1)        0.269       9.921         u_dvi_transmitter/encoder_g/nb0 [4]
 CLMA_69_247/A2                                                            r       u_dvi_transmitter/encoder_g/cnt[4]/opit_0_L6Q_perm/I2

 Data arrival time                                                   9.921         Logic Levels: 6  
                                                                                   Logic: 1.171ns(25.429%), Route: 3.434ns(74.571%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N30             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.390      11.147         _N24             
 CLMA_69_247/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.831      11.978                          
 clock uncertainty                                      -0.150      11.828                          

 Setup time                                             -0.222      11.606                          

 Data required time                                                 11.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.606                          
 Data arrival time                                                   9.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_g/n1q_m[2]/opit_0_L6Q_perm/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[3]/opit_0_L6Q_perm/I1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.411
  Launch Clock Delay      :  5.316
  Clock Pessimism Removal :  0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.462       5.316         _N24             
 CLMS_57_247/CLK                                                           r       u_dvi_transmitter/encoder_g/n1q_m[2]/opit_0_L6Q_perm/CLK

 CLMS_57_247/Q2                    tco                   0.203       5.519 r       u_dvi_transmitter/encoder_g/n1q_m[2]/opit_0_L6Q_perm/L6Q
                                   net (fanout=9)        0.557       6.076         u_dvi_transmitter/encoder_g/n1q_m [2]
 CLMA_69_259/Y0                    td                    0.229       6.305 r       u_dvi_transmitter/encoder_g/N97_mux3_10[0]/LUT6_inst_perm/L6
                                   net (fanout=3)        0.554       6.859         u_dvi_transmitter/encoder_g/N97
 CLMA_69_235/Y1                    td                    0.096       6.955 r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/L6
                                   net (fanout=17)       0.561       7.516         u_dvi_transmitter/encoder_g/N202
 CLMA_69_247/CR3                   td                    0.215       7.731 r       u_dvi_transmitter/encoder_g/N222_5[1]/gateop_LUT6DL5_perm/L5
                                   net (fanout=2)        0.375       8.106         u_dvi_transmitter/encoder_g/nb3 [2]
 CLMA_69_259/Y1                    td                    0.108       8.214 r       u_dvi_transmitter/encoder_g/N222_12_maj2_2/LUT6_inst_perm/L6
                                   net (fanout=3)        0.601       8.815         u_dvi_transmitter/encoder_g/_N468
 CLMA_57_240/Y3                    td                    0.096       8.911 r       u_dvi_transmitter/encoder_g/N222_12_sum3_1_3/gateop_LUT6DL5_perm/L6
                                   net (fanout=2)        0.244       9.155         u_dvi_transmitter/encoder_g/nb15 [3]
 CLMS_57_241/Y3                    td                    0.096       9.251 r       u_dvi_transmitter/encoder_g/N222_13_4/gateop_perm/Y
                                   net (fanout=1)        0.436       9.687         u_dvi_transmitter/encoder_g/nb0 [3]
 CLMA_69_235/A1                                                            r       u_dvi_transmitter/encoder_g/cnt[3]/opit_0_L6Q_perm/I1

 Data arrival time                                                   9.687         Logic Levels: 6  
                                                                                   Logic: 1.043ns(23.862%), Route: 3.328ns(76.138%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N30             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.388      11.145         _N24             
 CLMA_69_235/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.831      11.976                          
 clock uncertainty                                      -0.150      11.826                          

 Setup time                                             -0.267      11.559                          

 Data required time                                                 11.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.559                          
 Data arrival time                                                   9.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.872                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[22].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
Endpoint    : video_display/pixel_data[23]/opit_0_L6QL5Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.389
  Launch Clock Delay      :  5.313
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.459       5.313         _N27             
 DRM_226_30/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[22].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]

 DRM_226_30/X1CASQO_A              tco                   1.664       6.977 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[22].U_GTP_DRM36K_E1_0/gopdrm_36k/X1CASQO_A
                                   net (fanout=1)        0.000       6.977         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [22]
 DRM_226_60/QA0[0]                 td                    0.149       7.126 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[22].U_GTP_DRM36K_E1_1/gopdrm_36k/QA0[0]
                                   net (fanout=1)        2.478       9.604         video_display/rom_rd_data [22]
 CLMS_195_463/A3                                                           r       video_display/pixel_data[23]/opit_0_L6QL5Q_perm/I3

 Data arrival time                                                   9.604         Logic Levels: 1  
                                                                                   Logic: 1.813ns(42.251%), Route: 2.478ns(57.749%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N30             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=28)       0.366      11.123         _N25             
 CLMS_195_463/CLK                                                          r       video_display/pixel_data[23]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                         0.699      11.822                          
 clock uncertainty                                      -0.150      11.672                          

 Setup time                                             -0.150      11.522                          

 Data required time                                                 11.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.522                          
 Data arrival time                                                   9.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.918                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_b/q_m_reg[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_dvi_transmitter/encoder_b/dout[5]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.294
  Launch Clock Delay      :  4.393
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N30             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.370       4.393         _N27             
 CLMA_159_216/CLK                                                          r       u_dvi_transmitter/encoder_b/q_m_reg[8]/opit_0_L5Q_perm/CLK

 CLMA_159_216/CR1                  tco                   0.174       4.567 f       u_dvi_transmitter/encoder_b/q_m_reg[8]/opit_0_L5Q_perm/L5Q
                                   net (fanout=14)       0.314       4.881         u_dvi_transmitter/encoder_b/q_m_reg [8]
 CLMA_147_210/B5                                                           f       u_dvi_transmitter/encoder_b/dout[5]/opit_0_L6Q_perm/I5

 Data arrival time                                                   4.881         Logic Levels: 0  
                                                                                   Logic: 0.174ns(35.656%), Route: 0.314ns(64.344%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.440       5.294         _N24             
 CLMA_147_210/CLK                                                          r       u_dvi_transmitter/encoder_b/dout[5]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.699       4.595                          
 clock uncertainty                                       0.000       4.595                          

 Hold time                                              -0.015       4.580                          

 Data required time                                                  4.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.580                          
 Data arrival time                                                   4.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_r/din_q[1]/opit_0/CLK
Endpoint    : u_dvi_transmitter/encoder_r/q_m_reg[1]/opit_0_L6Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.298
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  -0.900

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N30             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.375       4.398         _N27             
 CLMA_159_240/CLK                                                          r       u_dvi_transmitter/encoder_r/din_q[1]/opit_0/CLK

 CLMA_159_240/CR1                  tco                   0.174       4.572 f       u_dvi_transmitter/encoder_r/din_q[1]/opit_0/Q
                                   net (fanout=5)        0.088       4.660         u_dvi_transmitter/encoder_r/din_q [1]
 CLMA_159_240/B3                                                           f       u_dvi_transmitter/encoder_r/q_m_reg[1]/opit_0_L6Q_perm/I3

 Data arrival time                                                   4.660         Logic Levels: 0  
                                                                                   Logic: 0.174ns(66.412%), Route: 0.088ns(33.588%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.444       5.298         _N27             
 CLMA_159_240/CLK                                                          r       u_dvi_transmitter/encoder_r/q_m_reg[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.900       4.398                          
 clock uncertainty                                       0.000       4.398                          

 Hold time                                              -0.043       4.355                          

 Data required time                                                  4.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.355                          
 Data arrival time                                                   4.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/h_count[7]/opit_0_L6Q_perm/CLK
Endpoint    : sync_vg/x_act[8]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.305
  Launch Clock Delay      :  4.405
  Clock Pessimism Removal :  -0.872

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N30             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.382       4.405         _N27             
 CLMA_165_276/CLK                                                          r       sync_vg/h_count[7]/opit_0_L6Q_perm/CLK

 CLMA_165_276/Q3                   tco                   0.158       4.563 f       sync_vg/h_count[7]/opit_0_L6Q_perm/L6Q
                                   net (fanout=10)       0.157       4.720         sync_vg/h_count [7]
 CLMA_165_270/A5                                                           f       sync_vg/x_act[8]/opit_0_L6Q_perm/I5

 Data arrival time                                                   4.720         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.159%), Route: 0.157ns(49.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.451       5.305         _N27             
 CLMA_165_270/CLK                                                          r       sync_vg/x_act[8]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.872       4.433                          
 clock uncertainty                                       0.000       4.433                          

 Hold time                                              -0.020       4.413                          

 Data required time                                                  4.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.413                          
 Data arrival time                                                   4.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/de_out/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.530  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.406
  Launch Clock Delay      :  4.236
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.450    1707.670         _N29             
 CLMA_165_265/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_265/Q1                   tco                   0.203    1707.873 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=3)        1.091    1708.964         rstn_1ms[6]      
 CLMA_159_270/Y3                   td                    0.212    1709.176 r       N42_10/gateop_perm/L6
                                   net (fanout=1)        0.281    1709.457         _N1811           
 CLMA_165_270/CR2                  td                    0.114    1709.571 r       CLKROUTE_0/CR    
                                   net (fanout=2)        1.439    1711.010         _N0              
 CLMS_159_265/Y3                   td                    0.096    1711.106 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=5)        0.936    1712.042         sync_vg/N0       
 CLMA_159_246/CR1                  td                    0.116    1712.158 r       CLKROUTE_22/CR   
                                   net (fanout=5)        1.016    1713.174         _N22             
 CLMA_183_264/RS                                                           r       sync_vg/de_out/opit_0_L6Q_perm/RS

 Data arrival time                                                1713.174         Logic Levels: 4  
                                                                                   Logic: 0.741ns(13.463%), Route: 4.763ns(86.537%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N30             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.383    1708.108         _N27             
 CLMA_183_264/CLK                                                          r       sync_vg/de_out/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.360    1708.468                          
 clock uncertainty                                      -0.150    1708.318                          

 Setup time                                             -0.244    1708.074                          

 Data required time                                               1708.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.074                          
 Data arrival time                                                1713.174                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.100                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[9]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.404
  Launch Clock Delay      :  4.236
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.450    1707.670         _N29             
 CLMA_165_265/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_265/Q1                   tco                   0.203    1707.873 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=3)        1.091    1708.964         rstn_1ms[6]      
 CLMA_159_270/Y3                   td                    0.212    1709.176 r       N42_10/gateop_perm/L6
                                   net (fanout=1)        0.281    1709.457         _N1811           
 CLMA_165_270/CR2                  td                    0.114    1709.571 r       CLKROUTE_0/CR    
                                   net (fanout=2)        1.454    1711.025         _N0              
 CLMS_159_271/Y1                   td                    0.229    1711.254 r       N42_13/gateop_LUT6DL5_perm/L6
                                   net (fanout=27)       1.317    1712.571         _N1814           
 CLMA_159_282/CR2                  td                    0.114    1712.685 r       CLKROUTE_5/CR    
                                   net (fanout=1)        0.545    1713.230         _N5              
 CLMA_165_270/D5                                                           r       sync_vg/x_act[9]/opit_0_L6Q_perm/I5

 Data arrival time                                                1713.230         Logic Levels: 4  
                                                                                   Logic: 0.872ns(15.683%), Route: 4.688ns(84.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N30             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.381    1708.106         _N27             
 CLMA_165_270/CLK                                                          r       sync_vg/x_act[9]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.360    1708.466                          
 clock uncertainty                                      -0.150    1708.316                          

 Setup time                                             -0.112    1708.204                          

 Data required time                                               1708.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.204                          
 Data arrival time                                                1713.230                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.026                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/v_count[2]/opit_0_L6QL5Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.525  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.401
  Launch Clock Delay      :  4.236
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.450    1707.670         _N29             
 CLMA_165_265/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_265/Q1                   tco                   0.203    1707.873 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=3)        1.091    1708.964         rstn_1ms[6]      
 CLMA_159_270/Y3                   td                    0.212    1709.176 r       N42_10/gateop_perm/L6
                                   net (fanout=1)        0.281    1709.457         _N1811           
 CLMA_165_270/CR2                  td                    0.114    1709.571 r       CLKROUTE_0/CR    
                                   net (fanout=2)        1.439    1711.010         _N0              
 CLMS_159_265/Y3                   td                    0.096    1711.106 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=5)        0.936    1712.042         sync_vg/N0       
 CLMA_159_246/CR1                  td                    0.116    1712.158 r       CLKROUTE_22/CR   
                                   net (fanout=5)        0.696    1712.854         _N22             
 CLMS_159_259/RS                                                           r       sync_vg/v_count[2]/opit_0_L6QL5Q_perm/RS

 Data arrival time                                                1712.854         Logic Levels: 4  
                                                                                   Logic: 0.741ns(14.294%), Route: 4.443ns(85.706%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N30             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.378    1708.103         _N27             
 CLMS_159_259/CLK                                                          r       sync_vg/v_count[2]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                         0.360    1708.463                          
 clock uncertainty                                      -0.150    1708.313                          

 Setup time                                             -0.244    1708.069                          

 Data required time                                               1708.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.069                          
 Data arrival time                                                1712.854                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.785                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[2]/opit_0_L6Q_LUT6DQL5Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.305
  Launch Clock Delay      :  3.504
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.381       3.504         _N29             
 CLMA_165_271/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_165_271/Q2                   tco                   0.158       3.662 f       rstn_1ms[11]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.167       3.829         rstn_1ms[11]     
 CLMS_159_265/Y1                   td                    0.118       3.947 f       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        1.445       5.392         _N1811_cpy       
 CLMS_159_277/A3                                                           f       sync_vg/x_act[2]/opit_0_L6Q_LUT6DQL5Q_perm/I3

 Data arrival time                                                   5.392         Logic Levels: 1  
                                                                                   Logic: 0.276ns(14.619%), Route: 1.612ns(85.381%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.451       5.305         _N27             
 CLMS_159_277/CLK                                                          r       sync_vg/x_act[2]/opit_0_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                        -0.360       4.945                          
 clock uncertainty                                       0.150       5.095                          

 Hold time                                              -0.039       5.056                          

 Data required time                                                  5.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.056                          
 Data arrival time                                                   5.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.336                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[1]/opit_0_L6Q_LUT6DQL5Q_perm/I0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.305
  Launch Clock Delay      :  3.504
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.381       3.504         _N29             
 CLMA_165_271/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_165_271/Q2                   tco                   0.158       3.662 f       rstn_1ms[11]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.167       3.829         rstn_1ms[11]     
 CLMS_159_265/Y1                   td                    0.118       3.947 f       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        1.444       5.391         _N1811_cpy       
 CLMS_159_277/C0                                                           f       sync_vg/x_act[1]/opit_0_L6Q_LUT6DQL5Q_perm/I0

 Data arrival time                                                   5.391         Logic Levels: 1  
                                                                                   Logic: 0.276ns(14.626%), Route: 1.611ns(85.374%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.451       5.305         _N27             
 CLMS_159_277/CLK                                                          r       sync_vg/x_act[1]/opit_0_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                        -0.360       4.945                          
 clock uncertainty                                       0.150       5.095                          

 Hold time                                              -0.118       4.977                          

 Data required time                                                  4.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.977                          
 Data arrival time                                                   5.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.414                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[4]/opit_0_L6Q_LUT6DQL5Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.304
  Launch Clock Delay      :  3.504
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.381       3.504         _N29             
 CLMA_165_271/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_165_271/Q2                   tco                   0.158       3.662 f       rstn_1ms[11]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.167       3.829         rstn_1ms[11]     
 CLMS_159_265/Y1                   td                    0.118       3.947 f       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        1.534       5.481         _N1811_cpy       
 CLMA_165_264/B3                                                           f       sync_vg/x_act[4]/opit_0_L6Q_LUT6DQL5Q_perm/I3

 Data arrival time                                                   5.481         Logic Levels: 1  
                                                                                   Logic: 0.276ns(13.961%), Route: 1.701ns(86.039%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.450       5.304         _N27             
 CLMA_165_264/CLK                                                          r       sync_vg/x_act[4]/opit_0_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                        -0.360       4.944                          
 clock uncertainty                                       0.150       5.094                          

 Hold time                                              -0.038       5.056                          

 Data required time                                                  5.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.056                          
 Data arrival time                                                   5.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N30             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N28             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT0           tco                   0.362       6.310 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       6.310         u_dvi_transmitter/serializer_b/OSHIFTIN0
 IOLHR_16_144/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   6.310         Logic Levels: 0  
                                                                                   Logic: 0.362ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       2.076 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.076         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       2.167 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       2.878         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       2.909 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       3.373         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       3.618 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       4.134         _N30             
 GPLL_7_157/CLKOUT0                td                    0.031       4.165 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       4.807         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       4.950 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       5.480         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       5.725 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       6.269         _N28             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.983       7.252                          
 clock uncertainty                                      -0.150       7.102                          

 Setup time                                             -0.394       6.708                          

 Data required time                                                  6.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.708                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N30             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N28             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT0           tco                   0.362       6.310 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       6.310         u_dvi_transmitter/serializer_clk/OSHIFTIN0
 IOLHR_16_132/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   6.310         Logic Levels: 0  
                                                                                   Logic: 0.362ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       2.076 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.076         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       2.167 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       2.878         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       2.909 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       3.373         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       3.618 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       4.134         _N30             
 GPLL_7_157/CLKOUT0                td                    0.031       4.165 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       4.807         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       4.950 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       5.480         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       5.725 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       6.269         _N28             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.983       7.252                          
 clock uncertainty                                      -0.150       7.102                          

 Setup time                                             -0.394       6.708                          

 Data required time                                                  6.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.708                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N30             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N28             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT0           tco                   0.362       6.310 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       6.310         u_dvi_transmitter/serializer_g/OSHIFTIN0
 IOLHR_16_246/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   6.310         Logic Levels: 0  
                                                                                   Logic: 0.362ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       2.076 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.076         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       2.167 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       2.878         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       2.909 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       3.373         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       3.618 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       4.134         _N30             
 GPLL_7_157/CLKOUT0                td                    0.031       4.165 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       4.807         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       4.950 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       5.480         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       5.725 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       6.269         _N28             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.983       7.252                          
 clock uncertainty                                      -0.150       7.102                          

 Setup time                                             -0.394       6.708                          

 Data required time                                                  6.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.708                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  -0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       2.788         _N30             
 GPLL_7_157/CLKOUT0                td                    0.031       2.819 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.461         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.604 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       4.134         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.379 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.923         _N28             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT1           tco                   0.249       5.172 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       5.172         u_dvi_transmitter/serializer_b/OSHIFTIN1
 IOLHR_16_144/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   5.172         Logic Levels: 0  
                                                                                   Logic: 0.249ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N30             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N28             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.983       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                              -0.134       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  -0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       2.788         _N30             
 GPLL_7_157/CLKOUT0                td                    0.031       2.819 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.461         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.604 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       4.134         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.379 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.923         _N28             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT1           tco                   0.249       5.172 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       5.172         u_dvi_transmitter/serializer_clk/OSHIFTIN1
 IOLHR_16_132/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   5.172         Logic Levels: 0  
                                                                                   Logic: 0.249ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N30             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N28             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.983       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                              -0.134       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  -0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       2.788         _N30             
 GPLL_7_157/CLKOUT0                td                    0.031       2.819 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.461         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.604 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       4.134         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.379 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.923         _N28             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT1           tco                   0.249       5.172 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       5.172         u_dvi_transmitter/serializer_g/OSHIFTIN1
 IOLHR_16_246/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   5.172         Logic Levels: 0  
                                                                                   Logic: 0.249ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N30             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N28             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.983       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                              -0.134       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.397
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.872

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.449       5.303         _N24             
 CLMS_147_259/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_259/CR0                  tco                   0.226       5.529 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=26)       0.760       6.289         u_dvi_transmitter/reset
 CLMA_147_204/RSCO                 td                    0.098       6.387 r       u_dvi_transmitter/encoder_b/dout[9]/opit_0_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       6.387         ntR10            
 CLMA_147_210/RSCO                 td                    0.075       6.462 r       u_dvi_transmitter/encoder_b/dout[6]/opit_0_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       6.462         ntR9             
 CLMA_147_216/RSCO                 td                    0.075       6.537 r       u_dvi_transmitter/encoder_r/dout[8]/opit_0_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       6.537         ntR8             
 CLMA_147_222/RSCO                 td                    0.075       6.612 r       u_dvi_transmitter/encoder_r/dout[9]/opit_0_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       6.612         ntR7             
 CLMA_147_228/RSCI                                                         r       u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/RS

 Data arrival time                                                   6.612         Logic Levels: 4  
                                                                                   Logic: 0.549ns(41.940%), Route: 0.760ns(58.060%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N30             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.374      11.131         _N24             
 CLMA_147_228/CLK                                                          r       u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.872      12.003                          
 clock uncertainty                                      -0.150      11.853                          

 Recovery time                                          -0.226      11.627                          

 Data required time                                                 11.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.627                          
 Data arrival time                                                   6.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[2]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.413
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.449       5.303         _N24             
 CLMS_147_259/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_259/CR0                  tco                   0.226       5.529 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=26)       0.880       6.409         u_dvi_transmitter/reset
 CLMA_69_235/RSCO                  td                    0.098       6.507 r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       6.507         ntR12            
 CLMA_69_241/RSCO                  td                    0.075       6.582 r       u_dvi_transmitter/encoder_g/dout[5]/opit_0_L5Q_perm/RSCO
                                   net (fanout=3)        0.000       6.582         ntR11            
 CLMA_69_247/RSCI                                                          r       u_dvi_transmitter/encoder_g/cnt[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   6.582         Logic Levels: 2  
                                                                                   Logic: 0.399ns(31.196%), Route: 0.880ns(68.804%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N30             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.390      11.147         _N24             
 CLMA_69_247/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.831      11.978                          
 clock uncertainty                                      -0.150      11.828                          

 Recovery time                                          -0.226      11.602                          

 Data required time                                                 11.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.602                          
 Data arrival time                                                   6.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[4]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.413
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.449       5.303         _N24             
 CLMS_147_259/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_259/CR0                  tco                   0.226       5.529 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=26)       0.880       6.409         u_dvi_transmitter/reset
 CLMA_69_235/RSCO                  td                    0.098       6.507 r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       6.507         ntR12            
 CLMA_69_241/RSCO                  td                    0.075       6.582 r       u_dvi_transmitter/encoder_g/dout[5]/opit_0_L5Q_perm/RSCO
                                   net (fanout=3)        0.000       6.582         ntR11            
 CLMA_69_247/RSCI                                                          r       u_dvi_transmitter/encoder_g/cnt[4]/opit_0_L6Q_perm/RS

 Data arrival time                                                   6.582         Logic Levels: 2  
                                                                                   Logic: 0.399ns(31.196%), Route: 0.880ns(68.804%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N30             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.390      11.147         _N24             
 CLMA_69_247/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.831      11.978                          
 clock uncertainty                                      -0.150      11.828                          

 Recovery time                                          -0.226      11.602                          

 Data required time                                                 11.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.602                          
 Data arrival time                                                   6.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/cnt[1]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.292
  Launch Clock Delay      :  4.402
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N30             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.379       4.402         _N24             
 CLMS_147_259/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_259/CR0                  tco                   0.173       4.575 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=26)       0.574       5.149         u_dvi_transmitter/reset
 CLMA_159_204/RS                                                           f       u_dvi_transmitter/encoder_b/cnt[1]/opit_0_L6Q_perm/RS

 Data arrival time                                                   5.149         Logic Levels: 0  
                                                                                   Logic: 0.173ns(23.159%), Route: 0.574ns(76.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.438       5.292         _N27             
 CLMA_159_204/CLK                                                          r       u_dvi_transmitter/encoder_b/cnt[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.699       4.593                          
 clock uncertainty                                       0.000       4.593                          

 Removal time                                           -0.064       4.529                          

 Data required time                                                  4.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.529                          
 Data arrival time                                                   5.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/cnt[2]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.292
  Launch Clock Delay      :  4.402
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N30             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.379       4.402         _N24             
 CLMS_147_259/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_259/CR0                  tco                   0.173       4.575 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=26)       0.574       5.149         u_dvi_transmitter/reset
 CLMA_159_204/RS                                                           f       u_dvi_transmitter/encoder_b/cnt[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   5.149         Logic Levels: 0  
                                                                                   Logic: 0.173ns(23.159%), Route: 0.574ns(76.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.438       5.292         _N27             
 CLMA_159_204/CLK                                                          r       u_dvi_transmitter/encoder_b/cnt[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.699       4.593                          
 clock uncertainty                                       0.000       4.593                          

 Removal time                                           -0.064       4.529                          

 Data required time                                                  4.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.529                          
 Data arrival time                                                   5.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/cnt[3]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.292
  Launch Clock Delay      :  4.402
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N30             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.379       4.402         _N24             
 CLMS_147_259/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_259/CR0                  tco                   0.173       4.575 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=26)       0.574       5.149         u_dvi_transmitter/reset
 CLMA_159_204/RS                                                           f       u_dvi_transmitter/encoder_b/cnt[3]/opit_0_AQ_perm/RS

 Data arrival time                                                   5.149         Logic Levels: 0  
                                                                                   Logic: 0.173ns(23.159%), Route: 0.574ns(76.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.438       5.292         _N27             
 CLMA_159_204/CLK                                                          r       u_dvi_transmitter/encoder_b/cnt[3]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.699       4.593                          
 clock uncertainty                                       0.000       4.593                          

 Removal time                                           -0.064       4.529                          

 Data required time                                                  4.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.529                          
 Data arrival time                                                   5.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.620                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.526  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.402
  Launch Clock Delay      :  4.236
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.450    1707.670         _N29             
 CLMA_165_265/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_265/Q1                   tco                   0.203    1707.873 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=3)        1.091    1708.964         rstn_1ms[6]      
 CLMA_159_270/Y3                   td                    0.212    1709.176 r       N42_10/gateop_perm/L6
                                   net (fanout=1)        0.281    1709.457         _N1811           
 CLMA_165_270/CR2                  td                    0.114    1709.571 r       CLKROUTE_0/CR    
                                   net (fanout=2)        1.454    1711.025         _N0              
 CLMS_159_271/Y1                   td                    0.229    1711.254 r       N42_13/gateop_LUT6DL5_perm/L6
                                   net (fanout=27)       1.040    1712.294         _N1814           
 CLMS_159_283/Y0                   td                    0.229    1712.523 r       u_dvi_transmitter/reset_syn/N0/gateop_LUT6DL5_perm/L6
                                   net (fanout=1)        0.558    1713.081         u_dvi_transmitter/reset_syn/N0
 CLMA_165_295/CR2                  td                    0.114    1713.195 r       CLKROUTE_23/CR   
                                   net (fanout=1)        0.732    1713.927         _N23             
 CLMS_147_259/RS                                                           r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/RS

 Data arrival time                                                1713.927         Logic Levels: 5  
                                                                                   Logic: 1.101ns(17.596%), Route: 5.156ns(82.404%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N30             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.379    1708.104         _N24             
 CLMS_147_259/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
 clock pessimism                                         0.360    1708.464                          
 clock uncertainty                                      -0.150    1708.314                          

 Recovery time                                          -0.226    1708.088                          

 Data required time                                               1708.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.088                          
 Data arrival time                                                1713.927                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.839                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.418
  Launch Clock Delay      :  4.236
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.450    1707.670         _N29             
 CLMA_165_265/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_265/Q1                   tco                   0.203    1707.873 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.894    1708.767         rstn_1ms[6]      
 CLMA_165_301/CR2                  td                    0.114    1708.881 r       CLKROUTE_13/CR   
                                   net (fanout=1)        0.582    1709.463         _N13             
 CLMS_159_265/Y1                   td                    0.108    1709.571 r       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        1.204    1710.775         _N1811_cpy       
 CLMS_159_265/Y0                   td                    0.229    1711.004 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=119)      2.416    1713.420         sync_vg/N0_cpy_rnmt
 DRM_40_552/RSTA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]

 Data arrival time                                                1713.420         Logic Levels: 3  
                                                                                   Logic: 0.654ns(11.374%), Route: 5.096ns(88.626%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N30             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=26)       0.395    1708.120         _N26             
 DRM_40_552/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKA[0]
 clock pessimism                                         0.360    1708.480                          
 clock uncertainty                                      -0.150    1708.330                          

 Recovery time                                          -0.395    1707.935                          

 Data required time                                               1707.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.935                          
 Data arrival time                                                1713.420                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.485                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.543  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.419
  Launch Clock Delay      :  4.236
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.450    1707.670         _N29             
 CLMA_165_265/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_265/Q1                   tco                   0.203    1707.873 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.894    1708.767         rstn_1ms[6]      
 CLMA_165_301/CR2                  td                    0.114    1708.881 r       CLKROUTE_13/CR   
                                   net (fanout=1)        0.582    1709.463         _N13             
 CLMS_159_265/Y1                   td                    0.108    1709.571 r       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        1.204    1710.775         _N1811_cpy       
 CLMS_159_265/Y0                   td                    0.196    1710.971 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=119)      2.305    1713.276         sync_vg/N0_cpy_rnmt
 DRM_40_552/RSTB[0]                                                        f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]

 Data arrival time                                                1713.276         Logic Levels: 3  
                                                                                   Logic: 0.621ns(11.077%), Route: 4.985ns(88.923%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N30             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=26)       0.396    1708.121         _N26             
 DRM_40_552/CLKB[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKB[0]
 clock pessimism                                         0.360    1708.481                          
 clock uncertainty                                      -0.150    1708.331                          

 Recovery time                                          -0.395    1707.936                          

 Data required time                                               1707.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.936                          
 Data arrival time                                                1713.276                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.340                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.314
  Launch Clock Delay      :  3.504
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.381       3.504         _N29             
 CLMA_165_271/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_165_271/Q2                   tco                   0.158       3.662 f       rstn_1ms[11]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.167       3.829         rstn_1ms[11]     
 CLMS_159_265/Y1                   td                    0.118       3.947 f       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        0.775       4.722         _N1811_cpy       
 CLMS_159_265/Y0                   td                    0.146       4.868 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=119)      0.581       5.449         sync_vg/N0_cpy_rnmt
 DRM_202_306/RSTA[0]                                                       f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]

 Data arrival time                                                   5.449         Logic Levels: 2  
                                                                                   Logic: 0.422ns(21.697%), Route: 1.523ns(78.303%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=28)       0.460       5.314         _N25             
 DRM_202_306/CLKA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.360       4.954                          
 clock uncertainty                                       0.150       5.104                          

 Removal time                                           -0.204       4.900                          

 Data required time                                                  4.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.900                          
 Data arrival time                                                   5.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.549                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTB[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.439  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  3.504
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.381       3.504         _N29             
 CLMA_165_271/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_165_271/Q2                   tco                   0.158       3.662 f       rstn_1ms[11]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.167       3.829         rstn_1ms[11]     
 CLMS_159_265/Y1                   td                    0.118       3.947 f       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        0.775       4.722         _N1811_cpy       
 CLMS_159_265/Y0                   td                    0.146       4.868 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=119)      0.574       5.442         sync_vg/N0_cpy_rnmt
 DRM_202_216/RSTB[0]                                                       f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTB[0]

 Data arrival time                                                   5.442         Logic Levels: 2  
                                                                                   Logic: 0.422ns(21.775%), Route: 1.516ns(78.225%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.449       5.303         _N27             
 DRM_202_216/CLKB[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.360       4.943                          
 clock uncertainty                                       0.150       5.093                          

 Removal time                                           -0.204       4.889                          

 Data required time                                                  4.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.889                          
 Data arrival time                                                   5.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.553                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.452  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.316
  Launch Clock Delay      :  3.504
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.381       3.504         _N29             
 CLMA_165_271/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_165_271/Q2                   tco                   0.158       3.662 f       rstn_1ms[11]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.167       3.829         rstn_1ms[11]     
 CLMS_159_265/Y1                   td                    0.118       3.947 f       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        0.775       4.722         _N1811_cpy       
 CLMS_159_265/Y0                   td                    0.146       4.868 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=119)      0.601       5.469         sync_vg/N0_cpy_rnmt
 DRM_226_276/RSTA[0]                                                       f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]

 Data arrival time                                                   5.469         Logic Levels: 2  
                                                                                   Logic: 0.422ns(21.476%), Route: 1.543ns(78.524%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N30             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.462       5.316         _N27             
 DRM_226_276/CLKA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.360       4.956                          
 clock uncertainty                                       0.150       5.106                          

 Removal time                                           -0.204       4.902                          

 Data required time                                                  4.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.902                          
 Data arrival time                                                   5.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N30             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N28             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.439       6.387 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       6.387         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    1.011       7.398 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       7.398         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       7.398 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       7.398         tmds_clk_n       
 R17                                                                       r       tmds_clk_n (port)

 Data arrival time                                                   7.398         Logic Levels: 2  
                                                                                   Logic: 1.450ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N30             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N28             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.439       6.387 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       6.387         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    1.011       7.398 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       7.398         tmds_clk_p       
 R16                                                                       r       tmds_clk_p (port)

 Data arrival time                                                   7.398         Logic Levels: 1  
                                                                                   Logic: 1.450ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N30             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N28             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.439       6.387 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       6.387         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    1.011       7.398 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       7.398         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       7.398 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       7.398         nt_tmds_data_n[0]
 T15                                                                       r       tmds_data_n[0] (port)

 Data arrival time                                                   7.398         Logic Levels: 2  
                                                                                   Logic: 1.450ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.646       0.646 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.646         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.737 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.611       1.348         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.379 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       1.843         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       2.088 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.517       2.605         _N30             
 GPLL_7_157/CLKOUT0                td                    0.031       2.636 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.278         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.421 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       3.951         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.196 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.740         _N28             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.374       5.114 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       5.114         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    0.842       5.956 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.956         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       5.956 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.956         tmds_clk_n       
 R17                                                                       f       tmds_clk_n (port)

 Data arrival time                                                   5.956         Logic Levels: 2  
                                                                                   Logic: 1.216ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.646       0.646 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.646         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.737 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.611       1.348         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.379 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       1.843         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       2.088 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.517       2.605         _N30             
 GPLL_7_157/CLKOUT0                td                    0.031       2.636 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.278         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.421 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       3.951         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.196 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.740         _N28             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.374       5.114 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       5.114         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    0.842       5.956 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       5.956         tmds_clk_p       
 R16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   5.956         Logic Levels: 1  
                                                                                   Logic: 1.216ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.646       0.646 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.646         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.737 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.611       1.348         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.379 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       1.843         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.245       2.088 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.517       2.605         _N30             
 GPLL_7_157/CLKOUT0                td                    0.031       2.636 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.278         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.421 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       3.951         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.196 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.740         _N28             
 IOLHR_16_144/OCLK                                                         f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.374       5.114 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       5.114         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    0.842       5.956 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.956         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       5.956 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.956         nt_tmds_data_n[0]
 T15                                                                       f       tmds_data_n[0] (port)

 Data arrival time                                                   5.956         Logic Levels: 2  
                                                                                   Logic: 1.216ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.901      50.101          0.200           High Pulse Width  CLMA_159_252/CLK        rstn_1ms[0]/opit_0_L6Q_perm/CLK
 49.901      50.101          0.200           Low Pulse Width   CLMA_159_252/CLK        rstn_1ms[0]/opit_0_L6Q_perm/CLK
 49.901      50.101          0.200           High Pulse Width  CLMA_165_259/CLK        rstn_1ms[4]/opit_0_AQ_perm/CLK
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           Low Pulse Width   IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_138/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLKDIV
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           Low Pulse Width   IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/SERCLK     u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/SERCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[0]/opit_0_L6Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.293
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.307       2.785         _N29             
 CLMA_165_265/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_265/Q1                   tco                   0.125       2.910 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.550       3.460         rstn_1ms[6]      
 CLMA_165_301/CR2                  td                    0.066       3.526 f       CLKROUTE_13/CR   
                                   net (fanout=1)        0.368       3.894         _N13             
 CLMS_159_265/Y1                   td                    0.070       3.964 f       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        0.737       4.701         _N1811_cpy       
 CLMS_159_265/Y0                   td                    0.125       4.826 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=119)      0.162       4.988         sync_vg/N0_cpy_rnmt
 CLMA_159_252/D3                                                           f       rstn_1ms[0]/opit_0_L6Q_perm/I3

 Data arrival time                                                   4.988         Logic Levels: 3  
                                                                                   Logic: 0.386ns(17.522%), Route: 1.817ns(82.478%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.445     100.647 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.647         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073     100.720 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443     101.163         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.194 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420     101.614         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097     101.711 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334     102.045         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.195     102.240 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.255     102.495         _N29             
 CLMA_159_252/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.440     102.935                          
 clock uncertainty                                      -0.150     102.785                          

 Setup time                                             -0.080     102.705                          

 Data required time                                                102.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.705                          
 Data arrival time                                                   4.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.717                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[13]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.299
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306       2.784         _N29             
 CLMA_165_259/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_165_259/Q0                   tco                   0.125       2.909 f       rstn_1ms[1]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.326       3.235         rstn_1ms[1]      
 CLMA_165_259/COUT                 td                    0.228       3.463 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.463         _N891            
 CLMA_165_265/COUT                 td                    0.056       3.519 f       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.519         _N895            
 CLMA_165_271/COUT                 td                    0.046       3.565 r       rstn_1ms[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.565         _N899            
 CLMA_165_277/CIN                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CIN

 Data arrival time                                                   3.565         Logic Levels: 3  
                                                                                   Logic: 0.455ns(58.259%), Route: 0.326ns(41.741%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.445     100.647 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.647         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073     100.720 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443     101.163         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.194 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420     101.614         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097     101.711 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334     102.045         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.195     102.240 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.261     102.501         _N29             
 CLMA_165_277/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.473     102.974                          
 clock uncertainty                                      -0.150     102.824                          

 Setup time                                             -0.057     102.767                          

 Data required time                                                102.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.767                          
 Data arrival time                                                   3.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.202                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[9]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.298
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306       2.784         _N29             
 CLMA_165_259/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_165_259/Q0                   tco                   0.125       2.909 f       rstn_1ms[1]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.326       3.235         rstn_1ms[1]      
 CLMA_165_259/COUT                 td                    0.228       3.463 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.463         _N891            
 CLMA_165_265/COUT                 td                    0.046       3.509 r       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.509         _N895            
 CLMA_165_271/CIN                                                          r       rstn_1ms[9]/opit_0_AQ_perm/CIN

 Data arrival time                                                   3.509         Logic Levels: 2  
                                                                                   Logic: 0.399ns(55.034%), Route: 0.326ns(44.966%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.445     100.647 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.647         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073     100.720 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443     101.163         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.194 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420     101.614         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097     101.711 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334     102.045         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.195     102.240 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.260     102.500         _N29             
 CLMA_165_271/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.473     102.973                          
 clock uncertainty                                      -0.150     102.823                          

 Setup time                                             -0.057     102.766                          

 Data required time                                                102.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.766                          
 Data arrival time                                                   3.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.257                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[1]/opit_0_AQ_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.784
  Launch Clock Delay      :  2.293
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.255       2.293         _N29             
 CLMA_159_252/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_159_252/Q3                   tco                   0.103       2.396 r       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.123       2.519         rstn_1ms[0]      
 CLMA_165_259/A4                                                           r       rstn_1ms[1]/opit_0_AQ_perm/I4

 Data arrival time                                                   2.519         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.575%), Route: 0.123ns(54.425%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306       2.784         _N29             
 CLMA_165_259/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.440       2.344                          
 clock uncertainty                                       0.000       2.344                          

 Hold time                                              -0.024       2.320                          

 Data required time                                                  2.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.320                          
 Data arrival time                                                   2.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[0]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.782
  Launch Clock Delay      :  2.293
  Clock Pessimism Removal :  -0.489

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.255       2.293         _N29             
 CLMA_159_252/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_159_252/Q3                   tco                   0.109       2.402 f       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.103       2.505         rstn_1ms[0]      
 CLMA_159_252/D5                                                           f       rstn_1ms[0]/opit_0_L6Q_perm/I5

 Data arrival time                                                   2.505         Logic Levels: 0  
                                                                                   Logic: 0.109ns(51.415%), Route: 0.103ns(48.585%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.304       2.782         _N29             
 CLMA_159_252/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.489       2.293                          
 clock uncertainty                                       0.000       2.293                          

 Hold time                                              -0.008       2.285                          

 Data required time                                                  2.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.285                          
 Data arrival time                                                   2.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[4]/opit_0_AQ_perm/I1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.784
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.258       2.296         _N29             
 CLMA_165_259/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_165_259/Q3                   tco                   0.103       2.399 r       rstn_1ms[4]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.056       2.455         rstn_1ms[4]      
 CLMA_165_259/D1                                                           r       rstn_1ms[4]/opit_0_AQ_perm/I1

 Data arrival time                                                   2.455         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306       2.784         _N29             
 CLMA_165_259/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.488       2.296                          
 clock uncertainty                                       0.000       2.296                          

 Hold time                                              -0.070       2.226                          

 Data required time                                                  2.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.226                          
 Data arrival time                                                   2.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[22].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
Endpoint    : video_display/pixel_data[23]/opit_0_L6QL5Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.173  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.317       3.518         _N27             
 DRM_226_30/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[22].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]

 DRM_226_30/X1CASQO_A              tco                   1.022       4.540 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[22].U_GTP_DRM36K_E1_0/gopdrm_36k/X1CASQO_A
                                   net (fanout=1)        0.000       4.540         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [22]
 DRM_226_60/QA0[0]                 td                    0.101       4.641 f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[22].U_GTP_DRM36K_E1_1/gopdrm_36k/QA0[0]
                                   net (fanout=1)        1.632       6.273         video_display/rom_rd_data [22]
 CLMS_195_463/A3                                                           f       video_display/pixel_data[23]/opit_0_L6QL5Q_perm/I3

 Data arrival time                                                   6.273         Logic Levels: 1  
                                                                                   Logic: 1.123ns(40.762%), Route: 1.632ns(59.238%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N30             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=28)       0.245       9.617         _N25             
 CLMS_195_463/CLK                                                          r       video_display/pixel_data[23]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                         0.462      10.079                          
 clock uncertainty                                      -0.150       9.929                          

 Setup time                                             -0.082       9.847                          

 Data required time                                                  9.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.847                          
 Data arrival time                                                   6.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_g/n1q_m[2]/opit_0_L6Q_perm/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[4]/opit_0_L6Q_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.907
  Launch Clock Delay      :  3.521
  Clock Pessimism Removal :  0.563

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.320       3.521         _N24             
 CLMS_57_247/CLK                                                           r       u_dvi_transmitter/encoder_g/n1q_m[2]/opit_0_L6Q_perm/CLK

 CLMS_57_247/Q2                    tco                   0.125       3.646 f       u_dvi_transmitter/encoder_g/n1q_m[2]/opit_0_L6Q_perm/L6Q
                                   net (fanout=9)        0.345       3.991         u_dvi_transmitter/encoder_g/n1q_m [2]
 CLMA_69_259/Y0                    td                    0.125       4.116 f       u_dvi_transmitter/encoder_g/N97_mux3_10[0]/LUT6_inst_perm/L6
                                   net (fanout=3)        0.323       4.439         u_dvi_transmitter/encoder_g/N97
 CLMA_69_235/Y1                    td                    0.066       4.505 f       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/L6
                                   net (fanout=17)       0.324       4.829         u_dvi_transmitter/encoder_g/N202
 CLMA_69_247/CR3                   td                    0.135       4.964 f       u_dvi_transmitter/encoder_g/N222_5[1]/gateop_LUT6DL5_perm/L5
                                   net (fanout=2)        0.234       5.198         u_dvi_transmitter/encoder_g/nb3 [2]
 CLMA_69_259/Y1                    td                    0.070       5.268 f       u_dvi_transmitter/encoder_g/N222_12_maj2_2/LUT6_inst_perm/L6
                                   net (fanout=3)        0.332       5.600         u_dvi_transmitter/encoder_g/_N468
 CLMA_69_234/Y0                    td                    0.122       5.722 f       u_dvi_transmitter/encoder_g/N222_12_sum4_1_8/gateop_perm/L6
                                   net (fanout=1)        0.362       6.084         u_dvi_transmitter/encoder_g/_N1664_2
 CLMS_57_247/Y0                    td                    0.066       6.150 f       u_dvi_transmitter/encoder_g/N222_13_5/gateop_perm/Y
                                   net (fanout=1)        0.174       6.324         u_dvi_transmitter/encoder_g/nb0 [4]
 CLMA_69_247/A2                                                            f       u_dvi_transmitter/encoder_g/cnt[4]/opit_0_L6Q_perm/I2

 Data arrival time                                                   6.324         Logic Levels: 6  
                                                                                   Logic: 0.709ns(25.294%), Route: 2.094ns(74.706%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N30             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.269       9.641         _N24             
 CLMA_69_247/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.563      10.204                          
 clock uncertainty                                      -0.150      10.054                          

 Setup time                                             -0.112       9.942                          

 Data required time                                                  9.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.942                          
 Data arrival time                                                   6.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.618                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
Endpoint    : video_display/pixel_data[19]/opit_0_L6QL5Q_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.902
  Launch Clock Delay      :  3.519
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=26)       0.318       3.519         _N26             
 DRM_40_522/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]

 DRM_40_522/X1CASQO_A              tco                   1.022       4.541 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_0/gopdrm_36k/X1CASQO_A
                                   net (fanout=1)        0.000       4.541         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [18]
 DRM_40_552/QA0[0]                 td                    0.101       4.642 f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/gopdrm_36k/QA0[0]
                                   net (fanout=1)        1.542       6.184         video_display/rom_rd_data [18]
 CLMA_159_300/A4                                                           f       video_display/pixel_data[19]/opit_0_L6QL5Q_perm/I4

 Data arrival time                                                   6.184         Logic Levels: 1  
                                                                                   Logic: 1.123ns(42.139%), Route: 1.542ns(57.861%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N30             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.264       9.636         _N27             
 CLMA_159_300/CLK                                                          r       video_display/pixel_data[19]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                         0.462      10.098                          
 clock uncertainty                                      -0.150       9.948                          

 Setup time                                             -0.078       9.870                          

 Data required time                                                  9.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.870                          
 Data arrival time                                                   6.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.686                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/h_count[10]/opit_0_L6Q_perm/CLK
Endpoint    : sync_vg/x_act[10]/opit_0_L6Q_perm/I1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.508
  Launch Clock Delay      :  2.898
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N30             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.260       2.898         _N24             
 CLMS_147_271/CLK                                                          r       sync_vg/h_count[10]/opit_0_L6Q_perm/CLK

 CLMS_147_271/Q3                   tco                   0.109       3.007 f       sync_vg/h_count[10]/opit_0_L6Q_perm/L6Q
                                   net (fanout=6)        0.173       3.180         sync_vg/h_count [10]
 CLMA_159_270/A1                                                           f       sync_vg/x_act[10]/opit_0_L6Q_perm/I1

 Data arrival time                                                   3.180         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.652%), Route: 0.173ns(61.348%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.307       3.508         _N27             
 CLMA_159_270/CLK                                                          r       sync_vg/x_act[10]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.046                          
 clock uncertainty                                       0.000       3.046                          

 Hold time                                              -0.068       2.978                          

 Data required time                                                  2.978                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.978                          
 Data arrival time                                                   3.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_r/n0q_m[1]/opit_0_L6Q_perm/CLK
Endpoint    : u_dvi_transmitter/encoder_r/cnt[1]/opit_0_L6Q_perm/I1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.503
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N30             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.253       2.891         _N27             
 CLMA_159_240/CLK                                                          r       u_dvi_transmitter/encoder_r/n0q_m[1]/opit_0_L6Q_perm/CLK

 CLMA_159_240/Q3                   tco                   0.109       3.000 f       u_dvi_transmitter/encoder_r/n0q_m[1]/opit_0_L6Q_perm/L6Q
                                   net (fanout=10)       0.177       3.177         u_dvi_transmitter/encoder_r/n0q_m [1]
 CLMS_147_235/D1                                                           f       u_dvi_transmitter/encoder_r/cnt[1]/opit_0_L6Q_perm/I1

 Data arrival time                                                   3.177         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.112%), Route: 0.177ns(61.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.302       3.503         _N24             
 CLMS_147_235/CLK                                                          r       u_dvi_transmitter/encoder_r/cnt[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.041                          
 clock uncertainty                                       0.000       3.041                          

 Hold time                                              -0.066       2.975                          

 Data required time                                                  2.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.975                          
 Data arrival time                                                   3.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.202                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/h_count[11]/opit_0_L6Q_perm/CLK
Endpoint    : sync_vg/h_count[1]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  2.898
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N30             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.260       2.898         _N24             
 CLMS_147_271/CLK                                                          r       sync_vg/h_count[11]/opit_0_L6Q_perm/CLK

 CLMS_147_271/Q2                   tco                   0.109       3.007 f       sync_vg/h_count[11]/opit_0_L6Q_perm/L6Q
                                   net (fanout=18)       0.234       3.241         sync_vg/h_count [11]
 CLMA_165_276/C5                                                           f       sync_vg/h_count[1]/opit_0_L6Q_perm/I5

 Data arrival time                                                   3.241         Logic Levels: 0  
                                                                                   Logic: 0.109ns(31.778%), Route: 0.234ns(68.222%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.309       3.510         _N27             
 CLMA_165_276/CLK                                                          r       sync_vg/h_count[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.048                          
 clock uncertainty                                       0.000       3.048                          

 Hold time                                              -0.010       3.038                          

 Data required time                                                  3.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.038                          
 Data arrival time                                                   3.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/de_out/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.900
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.307    1706.219         _N29             
 CLMA_165_265/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_265/Q1                   tco                   0.125    1706.344 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.688    1707.032         rstn_1ms[6]      
 CLMA_159_270/Y3                   td                    0.125    1707.157 f       N42_10/gateop_perm/L6
                                   net (fanout=1)        0.164    1707.321         _N1811           
 CLMA_165_270/CR2                  td                    0.066    1707.387 f       CLKROUTE_0/CR    
                                   net (fanout=2)        0.915    1708.302         _N0              
 CLMS_159_265/Y3                   td                    0.055    1708.357 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=5)        0.542    1708.899         sync_vg/N0       
 CLMA_159_246/CR1                  td                    0.066    1708.965 r       CLKROUTE_22/CR   
                                   net (fanout=5)        0.578    1709.543         _N22             
 CLMA_183_264/RS                                                           r       sync_vg/de_out/opit_0_L6Q_perm/RS

 Data arrival time                                                1709.543         Logic Levels: 4  
                                                                                   Logic: 0.437ns(13.147%), Route: 2.887ns(86.853%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N30             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.262    1706.602         _N27             
 CLMA_183_264/CLK                                                          r       sync_vg/de_out/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.206    1706.808                          
 clock uncertainty                                      -0.150    1706.658                          

 Setup time                                             -0.127    1706.531                          

 Data required time                                               1706.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.531                          
 Data arrival time                                                1709.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.012                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[9]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.898
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.307    1706.219         _N29             
 CLMA_165_265/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_265/Q1                   tco                   0.125    1706.344 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.688    1707.032         rstn_1ms[6]      
 CLMA_159_270/Y3                   td                    0.125    1707.157 f       N42_10/gateop_perm/L6
                                   net (fanout=1)        0.164    1707.321         _N1811           
 CLMA_165_270/CR2                  td                    0.066    1707.387 f       CLKROUTE_0/CR    
                                   net (fanout=2)        0.925    1708.312         _N0              
 CLMS_159_271/Y1                   td                    0.125    1708.437 f       N42_13/gateop_LUT6DL5_perm/L6
                                   net (fanout=27)       0.794    1709.231         _N1814           
 CLMA_159_282/CR2                  td                    0.066    1709.297 f       CLKROUTE_5/CR    
                                   net (fanout=1)        0.315    1709.612         _N5              
 CLMA_165_270/D5                                                           f       sync_vg/x_act[9]/opit_0_L6Q_perm/I5

 Data arrival time                                                1709.612         Logic Levels: 4  
                                                                                   Logic: 0.507ns(14.943%), Route: 2.886ns(85.057%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N30             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.260    1706.600         _N27             
 CLMA_165_270/CLK                                                          r       sync_vg/x_act[9]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.206    1706.806                          
 clock uncertainty                                      -0.150    1706.656                          

 Setup time                                             -0.049    1706.607                          

 Data required time                                               1706.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.607                          
 Data arrival time                                                1709.612                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.005                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/v_count[2]/opit_0_L6QL5Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.894
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.307    1706.219         _N29             
 CLMA_165_265/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_265/Q1                   tco                   0.125    1706.344 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.688    1707.032         rstn_1ms[6]      
 CLMA_159_270/Y3                   td                    0.125    1707.157 f       N42_10/gateop_perm/L6
                                   net (fanout=1)        0.164    1707.321         _N1811           
 CLMA_165_270/CR2                  td                    0.066    1707.387 f       CLKROUTE_0/CR    
                                   net (fanout=2)        0.915    1708.302         _N0              
 CLMS_159_265/Y3                   td                    0.055    1708.357 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=5)        0.542    1708.899         sync_vg/N0       
 CLMA_159_246/CR1                  td                    0.066    1708.965 r       CLKROUTE_22/CR   
                                   net (fanout=5)        0.392    1709.357         _N22             
 CLMS_159_259/RS                                                           r       sync_vg/v_count[2]/opit_0_L6QL5Q_perm/RS

 Data arrival time                                                1709.357         Logic Levels: 4  
                                                                                   Logic: 0.437ns(13.926%), Route: 2.701ns(86.074%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N30             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.256    1706.596         _N27             
 CLMS_159_259/CLK                                                          r       sync_vg/v_count[2]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                         0.206    1706.802                          
 clock uncertainty                                      -0.150    1706.652                          

 Setup time                                             -0.127    1706.525                          

 Data required time                                               1706.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.525                          
 Data arrival time                                                1709.357                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.832                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[2]/opit_0_L6Q_LUT6DQL5Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.509
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.260       2.298         _N29             
 CLMA_165_271/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_165_271/Q2                   tco                   0.103       2.401 r       rstn_1ms[11]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.123       2.524         rstn_1ms[11]     
 CLMS_159_265/Y1                   td                    0.086       2.610 f       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        1.026       3.636         _N1811_cpy       
 CLMS_159_277/A3                                                           f       sync_vg/x_act[2]/opit_0_L6Q_LUT6DQL5Q_perm/I3

 Data arrival time                                                   3.636         Logic Levels: 1  
                                                                                   Logic: 0.189ns(14.126%), Route: 1.149ns(85.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.308       3.509         _N27             
 CLMS_159_277/CLK                                                          r       sync_vg/x_act[2]/opit_0_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                        -0.206       3.303                          
 clock uncertainty                                       0.150       3.453                          

 Hold time                                              -0.026       3.427                          

 Data required time                                                  3.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.427                          
 Data arrival time                                                   3.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[1]/opit_0_L6Q_LUT6DQL5Q_perm/I0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.509
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.260       2.298         _N29             
 CLMA_165_271/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_165_271/Q2                   tco                   0.103       2.401 r       rstn_1ms[11]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.123       2.524         rstn_1ms[11]     
 CLMS_159_265/Y1                   td                    0.086       2.610 f       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        1.026       3.636         _N1811_cpy       
 CLMS_159_277/C0                                                           f       sync_vg/x_act[1]/opit_0_L6Q_LUT6DQL5Q_perm/I0

 Data arrival time                                                   3.636         Logic Levels: 1  
                                                                                   Logic: 0.189ns(14.126%), Route: 1.149ns(85.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.308       3.509         _N27             
 CLMS_159_277/CLK                                                          r       sync_vg/x_act[1]/opit_0_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                        -0.206       3.303                          
 clock uncertainty                                       0.150       3.453                          

 Hold time                                              -0.067       3.386                          

 Data required time                                                  3.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.386                          
 Data arrival time                                                   3.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/h_count[10]/opit_0_L6Q_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.509
  Launch Clock Delay      :  2.297
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.259       2.297         _N29             
 CLMA_165_265/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_265/Q2                   tco                   0.103       2.400 r       rstn_1ms[7]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.123       2.523         rstn_1ms[7]      
 CLMA_159_270/Y3                   td                    0.102       2.625 r       N42_10/gateop_perm/L6
                                   net (fanout=1)        0.118       2.743         _N1811           
 CLMA_165_270/CR2                  td                    0.054       2.797 r       CLKROUTE_0/CR    
                                   net (fanout=2)        0.640       3.437         _N0              
 CLMS_159_271/Y1                   td                    0.103       3.540 f       N42_13/gateop_LUT6DL5_perm/L6
                                   net (fanout=27)       0.116       3.656         _N1814           
 CLMS_147_271/D2                                                           f       sync_vg/h_count[10]/opit_0_L6Q_perm/I2

 Data arrival time                                                   3.656         Logic Levels: 3  
                                                                                   Logic: 0.362ns(26.637%), Route: 0.997ns(73.363%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.308       3.509         _N24             
 CLMS_147_271/CLK                                                          r       sync_vg/h_count[10]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.206       3.303                          
 clock uncertainty                                       0.150       3.453                          

 Hold time                                              -0.054       3.399                          

 Data required time                                                  3.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.399                          
 Data arrival time                                                   3.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.235
  Launch Clock Delay      :  3.957
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N30             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N28             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT0           tco                   0.238       4.195 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       4.195         u_dvi_transmitter/serializer_b/OSHIFTIN0
 IOLHR_16_144/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.238ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       1.791 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.791         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       1.864 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       2.307         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       2.336 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       2.614         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       2.809 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       3.153         _N30             
 GPLL_7_157/CLKOUT0                td                    0.029       3.182 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       3.602         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       3.699 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       4.033         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       4.228 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       4.581         _N28             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.696       5.277                          
 clock uncertainty                                      -0.150       5.127                          

 Setup time                                             -0.195       4.932                          

 Data required time                                                  4.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.932                          
 Data arrival time                                                   4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.235
  Launch Clock Delay      :  3.957
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N30             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N28             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT0           tco                   0.238       4.195 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       4.195         u_dvi_transmitter/serializer_clk/OSHIFTIN0
 IOLHR_16_132/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.238ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       1.791 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.791         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       1.864 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       2.307         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       2.336 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       2.614         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       2.809 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       3.153         _N30             
 GPLL_7_157/CLKOUT0                td                    0.029       3.182 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       3.602         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       3.699 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       4.033         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       4.228 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       4.581         _N28             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.696       5.277                          
 clock uncertainty                                      -0.150       5.127                          

 Setup time                                             -0.195       4.932                          

 Data required time                                                  4.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.932                          
 Data arrival time                                                   4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.235
  Launch Clock Delay      :  3.957
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N30             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N28             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT0           tco                   0.238       4.195 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       4.195         u_dvi_transmitter/serializer_g/OSHIFTIN0
 IOLHR_16_246/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.238ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       1.791 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.791         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       1.864 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       2.307         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       2.336 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       2.614         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       2.809 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       3.153         _N30             
 GPLL_7_157/CLKOUT0                td                    0.029       3.182 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       3.602         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       3.699 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       4.033         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       4.228 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       4.581         _N28             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.696       5.277                          
 clock uncertainty                                      -0.150       5.127                          

 Setup time                                             -0.195       4.932                          

 Data required time                                                  4.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.932                          
 Data arrival time                                                   4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       1.807         _N30             
 GPLL_7_157/CLKOUT0                td                    0.029       1.836 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.256         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.687         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.882 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.235         _N28             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT1           tco                   0.172       3.407 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       3.407         u_dvi_transmitter/serializer_b/OSHIFTIN1
 IOLHR_16_144/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.172ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N30             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N28             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.696       3.261                          
 clock uncertainty                                       0.000       3.261                          

 Hold time                                              -0.079       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       1.807         _N30             
 GPLL_7_157/CLKOUT0                td                    0.029       1.836 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.256         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.687         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.882 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.235         _N28             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT1           tco                   0.172       3.407 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       3.407         u_dvi_transmitter/serializer_clk/OSHIFTIN1
 IOLHR_16_132/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.172ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N30             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N28             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.696       3.261                          
 clock uncertainty                                       0.000       3.261                          

 Hold time                                              -0.079       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       1.807         _N30             
 GPLL_7_157/CLKOUT0                td                    0.029       1.836 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.256         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.687         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.882 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.235         _N28             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT1           tco                   0.172       3.407 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       3.407         u_dvi_transmitter/serializer_g/OSHIFTIN1
 IOLHR_16_246/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.172ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N30             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N28             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.696       3.261                          
 clock uncertainty                                       0.000       3.261                          

 Hold time                                              -0.079       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[2]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.907
  Launch Clock Delay      :  3.507
  Clock Pessimism Removal :  0.563

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.306       3.507         _N24             
 CLMS_147_259/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_259/CR0                  tco                   0.140       3.647 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=26)       0.535       4.182         u_dvi_transmitter/reset
 CLMA_69_235/RSCO                  td                    0.056       4.238 r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.238         ntR12            
 CLMA_69_241/RSCO                  td                    0.049       4.287 r       u_dvi_transmitter/encoder_g/dout[5]/opit_0_L5Q_perm/RSCO
                                   net (fanout=3)        0.000       4.287         ntR11            
 CLMA_69_247/RSCI                                                          r       u_dvi_transmitter/encoder_g/cnt[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.287         Logic Levels: 2  
                                                                                   Logic: 0.245ns(31.410%), Route: 0.535ns(68.590%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N30             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.269       9.641         _N24             
 CLMA_69_247/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.563      10.204                          
 clock uncertainty                                      -0.150      10.054                          

 Recovery time                                          -0.116       9.938                          

 Data required time                                                  9.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.938                          
 Data arrival time                                                   4.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[4]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.907
  Launch Clock Delay      :  3.507
  Clock Pessimism Removal :  0.563

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.306       3.507         _N24             
 CLMS_147_259/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_259/CR0                  tco                   0.140       3.647 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=26)       0.535       4.182         u_dvi_transmitter/reset
 CLMA_69_235/RSCO                  td                    0.056       4.238 r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.238         ntR12            
 CLMA_69_241/RSCO                  td                    0.049       4.287 r       u_dvi_transmitter/encoder_g/dout[5]/opit_0_L5Q_perm/RSCO
                                   net (fanout=3)        0.000       4.287         ntR11            
 CLMA_69_247/RSCI                                                          r       u_dvi_transmitter/encoder_g/cnt[4]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.287         Logic Levels: 2  
                                                                                   Logic: 0.245ns(31.410%), Route: 0.535ns(68.590%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N30             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.269       9.641         _N24             
 CLMA_69_247/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.563      10.204                          
 clock uncertainty                                      -0.150      10.054                          

 Recovery time                                          -0.116       9.938                          

 Data required time                                                  9.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.938                          
 Data arrival time                                                   4.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/dout[9]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.907
  Launch Clock Delay      :  3.507
  Clock Pessimism Removal :  0.563

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.306       3.507         _N24             
 CLMS_147_259/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_259/CR0                  tco                   0.140       3.647 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=26)       0.535       4.182         u_dvi_transmitter/reset
 CLMA_69_235/RSCO                  td                    0.056       4.238 r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.238         ntR12            
 CLMA_69_241/RSCO                  td                    0.049       4.287 r       u_dvi_transmitter/encoder_g/dout[5]/opit_0_L5Q_perm/RSCO
                                   net (fanout=3)        0.000       4.287         ntR11            
 CLMA_69_247/RSCI                                                          r       u_dvi_transmitter/encoder_g/dout[9]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.287         Logic Levels: 2  
                                                                                   Logic: 0.245ns(31.410%), Route: 0.535ns(68.590%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N30             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.269       9.641         _N24             
 CLMA_69_247/CLK                                                           r       u_dvi_transmitter/encoder_g/dout[9]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.563      10.204                          
 clock uncertainty                                      -0.150      10.054                          

 Recovery time                                          -0.116       9.938                          

 Data required time                                                  9.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.938                          
 Data arrival time                                                   4.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/cnt[1]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.496
  Launch Clock Delay      :  2.896
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N30             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.258       2.896         _N24             
 CLMS_147_259/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_259/CR0                  tco                   0.123       3.019 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=26)       0.401       3.420         u_dvi_transmitter/reset
 CLMA_159_204/RS                                                           f       u_dvi_transmitter/encoder_b/cnt[1]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.420         Logic Levels: 0  
                                                                                   Logic: 0.123ns(23.473%), Route: 0.401ns(76.527%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.295       3.496         _N27             
 CLMA_159_204/CLK                                                          r       u_dvi_transmitter/encoder_b/cnt[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.034                          
 clock uncertainty                                       0.000       3.034                          

 Removal time                                           -0.038       2.996                          

 Data required time                                                  2.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.996                          
 Data arrival time                                                   3.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/cnt[2]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.496
  Launch Clock Delay      :  2.896
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N30             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.258       2.896         _N24             
 CLMS_147_259/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_259/CR0                  tco                   0.123       3.019 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=26)       0.401       3.420         u_dvi_transmitter/reset
 CLMA_159_204/RS                                                           f       u_dvi_transmitter/encoder_b/cnt[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.420         Logic Levels: 0  
                                                                                   Logic: 0.123ns(23.473%), Route: 0.401ns(76.527%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.295       3.496         _N27             
 CLMA_159_204/CLK                                                          r       u_dvi_transmitter/encoder_b/cnt[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.034                          
 clock uncertainty                                       0.000       3.034                          

 Removal time                                           -0.038       2.996                          

 Data required time                                                  2.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.996                          
 Data arrival time                                                   3.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/cnt[3]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.496
  Launch Clock Delay      :  2.896
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N30             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.258       2.896         _N24             
 CLMS_147_259/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_259/CR0                  tco                   0.123       3.019 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=26)       0.401       3.420         u_dvi_transmitter/reset
 CLMA_159_204/RS                                                           f       u_dvi_transmitter/encoder_b/cnt[3]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.420         Logic Levels: 0  
                                                                                   Logic: 0.123ns(23.473%), Route: 0.401ns(76.527%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.295       3.496         _N27             
 CLMA_159_204/CLK                                                          r       u_dvi_transmitter/encoder_b/cnt[3]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.462       3.034                          
 clock uncertainty                                       0.000       3.034                          

 Removal time                                           -0.038       2.996                          

 Data required time                                                  2.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.996                          
 Data arrival time                                                   3.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.424                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.896
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.307    1706.219         _N29             
 CLMA_165_265/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_265/Q1                   tco                   0.125    1706.344 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.688    1707.032         rstn_1ms[6]      
 CLMA_159_270/Y3                   td                    0.125    1707.157 f       N42_10/gateop_perm/L6
                                   net (fanout=1)        0.164    1707.321         _N1811           
 CLMA_165_270/CR2                  td                    0.066    1707.387 f       CLKROUTE_0/CR    
                                   net (fanout=2)        0.925    1708.312         _N0              
 CLMS_159_271/Y1                   td                    0.125    1708.437 f       N42_13/gateop_LUT6DL5_perm/L6
                                   net (fanout=27)       0.635    1709.072         _N1814           
 CLMS_159_283/Y0                   td                    0.125    1709.197 f       u_dvi_transmitter/reset_syn/N0/gateop_LUT6DL5_perm/L6
                                   net (fanout=1)        0.332    1709.529         u_dvi_transmitter/reset_syn/N0
 CLMA_165_295/CR2                  td                    0.066    1709.595 f       CLKROUTE_23/CR   
                                   net (fanout=1)        0.463    1710.058         _N23             
 CLMS_147_259/RS                                                           f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/RS

 Data arrival time                                                1710.058         Logic Levels: 5  
                                                                                   Logic: 0.632ns(16.463%), Route: 3.207ns(83.537%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N30             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=128)      0.258    1706.598         _N24             
 CLMS_147_259/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
 clock pessimism                                         0.206    1706.804                          
 clock uncertainty                                      -0.150    1706.654                          

 Recovery time                                          -0.072    1706.582                          

 Data required time                                               1706.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.582                          
 Data arrival time                                                1710.058                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.476                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.334  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.913
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.307    1706.219         _N29             
 CLMA_165_265/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_265/Q1                   tco                   0.125    1706.344 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.550    1706.894         rstn_1ms[6]      
 CLMA_165_301/CR2                  td                    0.066    1706.960 f       CLKROUTE_13/CR   
                                   net (fanout=1)        0.368    1707.328         _N13             
 CLMS_159_265/Y1                   td                    0.070    1707.398 f       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        0.737    1708.135         _N1811_cpy       
 CLMS_159_265/Y0                   td                    0.125    1708.260 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=119)      1.633    1709.893         sync_vg/N0_cpy_rnmt
 DRM_40_552/RSTA[0]                                                        f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]

 Data arrival time                                                1709.893         Logic Levels: 3  
                                                                                   Logic: 0.386ns(10.506%), Route: 3.288ns(89.494%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N30             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=26)       0.275    1706.615         _N26             
 DRM_40_552/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKA[0]
 clock pessimism                                         0.206    1706.821                          
 clock uncertainty                                      -0.150    1706.671                          

 Recovery time                                          -0.179    1706.492                          

 Data required time                                               1706.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.492                          
 Data arrival time                                                1709.893                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.401                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.335  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.914
  Launch Clock Delay      :  2.785
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.307    1706.219         _N29             
 CLMA_165_265/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_265/Q1                   tco                   0.125    1706.344 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.550    1706.894         rstn_1ms[6]      
 CLMA_165_301/CR2                  td                    0.066    1706.960 f       CLKROUTE_13/CR   
                                   net (fanout=1)        0.368    1707.328         _N13             
 CLMS_159_265/Y1                   td                    0.070    1707.398 f       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        0.737    1708.135         _N1811_cpy       
 CLMS_159_265/Y0                   td                    0.125    1708.260 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=119)      1.554    1709.814         sync_vg/N0_cpy_rnmt
 DRM_40_552/RSTB[0]                                                        f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]

 Data arrival time                                                1709.814         Logic Levels: 3  
                                                                                   Logic: 0.386ns(10.737%), Route: 3.209ns(89.263%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N30             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=26)       0.276    1706.616         _N26             
 DRM_40_552/CLKB[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKB[0]
 clock pessimism                                         0.206    1706.822                          
 clock uncertainty                                      -0.150    1706.672                          

 Recovery time                                          -0.182    1706.490                          

 Data required time                                               1706.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.490                          
 Data arrival time                                                1709.814                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.324                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.260       2.298         _N29             
 CLMA_165_271/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_165_271/Q2                   tco                   0.103       2.401 r       rstn_1ms[11]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.123       2.524         rstn_1ms[11]     
 CLMS_159_265/Y1                   td                    0.089       2.613 r       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        0.535       3.148         _N1811_cpy       
 CLMS_159_265/Y0                   td                    0.104       3.252 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=119)      0.399       3.651         sync_vg/N0_cpy_rnmt
 DRM_202_306/RSTA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]

 Data arrival time                                                   3.651         Logic Levels: 2  
                                                                                   Logic: 0.296ns(21.877%), Route: 1.057ns(78.123%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=28)       0.318       3.519         _N25             
 DRM_202_306/CLKA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.206       3.313                          
 clock uncertainty                                       0.150       3.463                          

 Removal time                                           -0.087       3.376                          

 Data required time                                                  3.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.376                          
 Data arrival time                                                   3.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.518
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.260       2.298         _N29             
 CLMA_165_271/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_165_271/Q2                   tco                   0.103       2.401 r       rstn_1ms[11]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.123       2.524         rstn_1ms[11]     
 CLMS_159_265/Y1                   td                    0.089       2.613 r       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        0.535       3.148         _N1811_cpy       
 CLMS_159_265/Y0                   td                    0.104       3.252 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=119)      0.404       3.656         sync_vg/N0_cpy_rnmt
 DRM_202_306/RSTB[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]

 Data arrival time                                                   3.656         Logic Levels: 2  
                                                                                   Logic: 0.296ns(21.797%), Route: 1.062ns(78.203%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=28)       0.317       3.518         _N25             
 DRM_202_306/CLKB[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.206       3.312                          
 clock uncertainty                                       0.150       3.462                          

 Removal time                                           -0.089       3.373                          

 Data required time                                                  3.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.373                          
 Data arrival time                                                   3.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.283                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTB[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.507
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_186/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.260       2.298         _N29             
 CLMA_165_271/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_165_271/Q2                   tco                   0.103       2.401 r       rstn_1ms[11]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.123       2.524         rstn_1ms[11]     
 CLMS_159_265/Y1                   td                    0.089       2.613 r       N42_10_cpy/gateop_perm/L6
                                   net (fanout=5)        0.535       3.148         _N1811_cpy       
 CLMS_159_265/Y0                   td                    0.104       3.252 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=119)      0.397       3.649         sync_vg/N0_cpy_rnmt
 DRM_202_216/RSTB[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTB[0]

 Data arrival time                                                   3.649         Logic Levels: 2  
                                                                                   Logic: 0.296ns(21.910%), Route: 1.055ns(78.090%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N30             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=106)      0.306       3.507         _N27             
 DRM_202_216/CLKB[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.206       3.301                          
 clock uncertainty                                       0.150       3.451                          

 Removal time                                           -0.089       3.362                          

 Data required time                                                  3.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.362                          
 Data arrival time                                                   3.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.515       0.515 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.515         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.602 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.571       1.173         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.236 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.577         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.810 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.429       2.239         _N30             
 GPLL_7_157/CLKOUT0                td                    0.063       2.302 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.803         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.918 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.315         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.548 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.417       3.965         _N28             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.260       4.225 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       4.225         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    0.824       5.049 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.049         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       5.049 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.049         tmds_clk_n       
 R17                                                                       r       tmds_clk_n (port)

 Data arrival time                                                   5.049         Logic Levels: 2  
                                                                                   Logic: 1.084ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.515       0.515 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.515         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.602 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.571       1.173         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.236 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.577         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.810 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.429       2.239         _N30             
 GPLL_7_157/CLKOUT0                td                    0.063       2.302 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.803         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.918 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.315         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.548 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.417       3.965         _N28             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.260       4.225 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       4.225         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    0.824       5.049 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       5.049         tmds_clk_p       
 R16                                                                       r       tmds_clk_p (port)

 Data arrival time                                                   5.049         Logic Levels: 1  
                                                                                   Logic: 1.084ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.515       0.515 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.515         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.602 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.571       1.173         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.236 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.577         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.233       1.810 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.429       2.239         _N30             
 GPLL_7_157/CLKOUT0                td                    0.063       2.302 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.803         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.918 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.315         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.548 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.417       3.965         _N28             
 IOLHR_16_144/OCLK                                                         f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.260       4.225 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       4.225         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    0.824       5.049 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.049         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       5.049 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.049         nt_tmds_data_n[0]
 T15                                                                       r       tmds_data_n[0] (port)

 Data arrival time                                                   5.049         Logic Levels: 2  
                                                                                   Logic: 1.084ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.440       0.440 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.440         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.513 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.435       0.948         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.977 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.255         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       1.450 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.345       1.795         _N30             
 GPLL_7_157/CLKOUT0                td                    0.029       1.824 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.244         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.341 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.675         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.870 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.223         _N28             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.218       3.441 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       3.441         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    0.694       4.135 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       4.135         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       4.135 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       4.135         tmds_clk_n       
 R17                                                                       f       tmds_clk_n (port)

 Data arrival time                                                   4.135         Logic Levels: 2  
                                                                                   Logic: 0.912ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.440       0.440 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.440         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.513 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.435       0.948         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.977 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.255         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       1.450 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.345       1.795         _N30             
 GPLL_7_157/CLKOUT0                td                    0.029       1.824 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.244         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.341 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.675         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.870 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.223         _N28             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.218       3.441 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       3.441         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    0.694       4.135 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       4.135         tmds_clk_p       
 R16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   4.135         Logic Levels: 1  
                                                                                   Logic: 0.912ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.440       0.440 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.440         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.513 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.435       0.948         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.977 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.255         pix_clk          
 HCKB_153_165/CLKOUT               td                    0.195       1.450 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.345       1.795         _N30             
 GPLL_7_157/CLKOUT0                td                    0.029       1.824 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.244         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.341 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.675         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.870 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.223         _N28             
 IOLHR_16_144/OCLK                                                         f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.218       3.441 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       3.441         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    0.694       4.135 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       4.135         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       4.135 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       4.135         nt_tmds_data_n[0]
 T15                                                                       f       tmds_data_n[0] (port)

 Data arrival time                                                   4.135         Logic Levels: 2  
                                                                                   Logic: 0.912ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.901      50.101          0.200           High Pulse Width  CLMA_159_252/CLK        rstn_1ms[0]/opit_0_L6Q_perm/CLK
 49.901      50.101          0.200           Low Pulse Width   CLMA_159_252/CLK        rstn_1ms[0]/opit_0_L6Q_perm/CLK
 49.901      50.101          0.200           High Pulse Width  CLMA_165_259/CLK        rstn_1ms[4]/opit_0_AQ_perm/CLK
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           Low Pulse Width   IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_138/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLKDIV
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           Low Pulse Width   IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/SERCLK     u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/SERCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/12_HDMI_picture_display/project/place_route/hdmi_picture_display_pnr.adf       
| Output     | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/12_HDMI_picture_display/project/report_timing/hdmi_picture_display_rtp.adf     
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/12_HDMI_picture_display/project/report_timing/hdmi_picture_display.rtr         
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/12_HDMI_picture_display/project/report_timing/rtr.db                           
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,002 MB
Total CPU time to report_timing completion : 0h:0m:7s
Process Total CPU time to report_timing completion : 0h:0m:8s
Total real time to report_timing completion : 0h:0m:10s
