
*** Running vivado
    with args -log logd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source logd.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source logd.tcl -notrace
Command: link_design -top logd -part xc7vx690tffg1761-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 784 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/caner/OneDrive/Documents/GitHub/DSDM-Project/Vivado/hotbm_log/hotbm_log.srcs/constrs_1/new/ap_clk.xdc]
Finished Parsing XDC File [C:/Users/caner/OneDrive/Documents/GitHub/DSDM-Project/Vivado/hotbm_log/hotbm_log.srcs/constrs_1/new/ap_clk.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 826.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 826.949 ; gain = 562.238
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 7 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 834.219 ; gain = 7.246

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12fe9dad2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1608.211 ; gain = 773.992

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fa6d080a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1705.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12b927726

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1705.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b8752e9c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1705.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b8752e9c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1705.910 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14b9dfbe0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1705.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14b9dfbe0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1705.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               2  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1705.910 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14b9dfbe0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1705.910 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.557 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 4
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 12639d15b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1835.090 ; gain = 0.000
Ending Power Optimization Task | Checksum: 12639d15b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1835.090 ; gain = 129.180

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: f4eb2a4c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1835.090 ; gain = 0.000
Ending Final Cleanup Task | Checksum: f4eb2a4c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1835.090 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1835.090 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: f4eb2a4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1835.090 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 1835.090 ; gain = 1008.141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1835.090 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1835.090 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/caner/OneDrive/Documents/GitHub/DSDM-Project/Vivado/hotbm_log/hotbm_log.runs/impl_1/logd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file logd_drc_opted.rpt -pb logd_drc_opted.pb -rpx logd_drc_opted.rpx
Command: report_drc -file logd_drc_opted.rpt -pb logd_drc_opted.pb -rpx logd_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/caner/OneDrive/Documents/GitHub/DSDM-Project/Vivado/hotbm_log/hotbm_log.runs/impl_1/logd_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1835.090 ; gain = 0.000
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 7 day(s)
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: f4eb2a4c
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module logd ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 228 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.993 . Memory (MB): peak = 1835.090 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.557 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1838.840 ; gain = 3.750
IDT: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1838.938 ; gain = 3.848
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 120 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1880.098 ; gain = 41.160
Power optimization passes: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.098 ; gain = 45.008

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 1880.098 ; gain = 0.000


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design logd ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 4 accepted clusters 4
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 4 accepted clusters 4

Number of Slice Registers augmented: 0 newly gated: 9 Total: 2689
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 4
Number of Flops added for Enable Generation: 5

Flops dropped: 0/9 RAMS dropped: 0/4 Clusters dropped: 0/8 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: f45b84e4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.874 . Memory (MB): peak = 1880.098 ; gain = 0.000
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: f45b84e4
Power optimization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1880.098 ; gain = 45.008
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 0 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16503d893

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.818 . Memory (MB): peak = 1880.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 16503d893

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1880.098 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 16503d893

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1880.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 16503d893

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1880.098 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11ec8be84

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1880.098 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1880.098 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11ec8be84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1880.098 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1880.098 ; gain = 45.008
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1880.098 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1880.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/caner/OneDrive/Documents/GitHub/DSDM-Project/Vivado/hotbm_log/hotbm_log.runs/impl_1/logd_pwropt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 7 day(s)
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1880.098 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: de06c594

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1880.098 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1880.098 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b927a991

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1880.098 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b033fddb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1880.098 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b033fddb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1880.098 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b033fddb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1880.098 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18424ec8c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1880.098 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1880.098 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 152ce8ae7

Time (s): cpu = 00:01:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1880.098 ; gain = 0.000
Phase 2 Global Placement | Checksum: 164c1ee01

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1880.098 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 164c1ee01

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1880.098 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 150f1cf20

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 1880.098 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16d192eac

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 1880.098 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1096c169d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:55 . Memory (MB): peak = 1880.098 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1267faeca

Time (s): cpu = 00:01:15 ; elapsed = 00:00:58 . Memory (MB): peak = 1880.098 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f867ff10

Time (s): cpu = 00:01:16 ; elapsed = 00:00:59 . Memory (MB): peak = 1880.098 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 83b49723

Time (s): cpu = 00:01:16 ; elapsed = 00:00:59 . Memory (MB): peak = 1880.098 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 83b49723

Time (s): cpu = 00:01:16 ; elapsed = 00:00:59 . Memory (MB): peak = 1880.098 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 4829220f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 4829220f

Time (s): cpu = 00:01:22 ; elapsed = 00:01:03 . Memory (MB): peak = 1880.098 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.145. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b5d2c891

Time (s): cpu = 00:01:22 ; elapsed = 00:01:03 . Memory (MB): peak = 1880.098 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: b5d2c891

Time (s): cpu = 00:01:22 ; elapsed = 00:01:03 . Memory (MB): peak = 1880.098 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b5d2c891

Time (s): cpu = 00:01:22 ; elapsed = 00:01:04 . Memory (MB): peak = 1880.098 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b5d2c891

Time (s): cpu = 00:01:22 ; elapsed = 00:01:04 . Memory (MB): peak = 1880.098 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1880.098 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1445c3cf9

Time (s): cpu = 00:01:22 ; elapsed = 00:01:04 . Memory (MB): peak = 1880.098 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1445c3cf9

Time (s): cpu = 00:01:22 ; elapsed = 00:01:04 . Memory (MB): peak = 1880.098 ; gain = 0.000
Ending Placer Task | Checksum: be1f203b

Time (s): cpu = 00:01:22 ; elapsed = 00:01:04 . Memory (MB): peak = 1880.098 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:07 . Memory (MB): peak = 1880.098 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1880.098 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1880.098 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1880.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/caner/OneDrive/Documents/GitHub/DSDM-Project/Vivado/hotbm_log/hotbm_log.runs/impl_1/logd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file logd_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.428 . Memory (MB): peak = 1880.098 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file logd_utilization_placed.rpt -pb logd_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file logd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1880.098 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 7 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1292b016 ConstDB: 0 ShapeSum: ab8c7025 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 137dd6bfd

Time (s): cpu = 00:02:32 ; elapsed = 00:01:47 . Memory (MB): peak = 2321.156 ; gain = 441.059
Post Restoration Checksum: NetGraph: dccfee54 NumContArr: 5b0d7da9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 137dd6bfd

Time (s): cpu = 00:02:32 ; elapsed = 00:01:47 . Memory (MB): peak = 2333.402 ; gain = 453.305

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 137dd6bfd

Time (s): cpu = 00:02:32 ; elapsed = 00:01:47 . Memory (MB): peak = 2349.191 ; gain = 469.094

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 137dd6bfd

Time (s): cpu = 00:02:32 ; elapsed = 00:01:47 . Memory (MB): peak = 2349.191 ; gain = 469.094
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e642b7ff

Time (s): cpu = 00:02:38 ; elapsed = 00:01:52 . Memory (MB): peak = 2416.934 ; gain = 536.836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.093  | TNS=0.000  | WHS=-0.132 | THS=-66.251|

Phase 2 Router Initialization | Checksum: 184f9a55d

Time (s): cpu = 00:02:39 ; elapsed = 00:01:53 . Memory (MB): peak = 2416.934 ; gain = 536.836

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20bdadd3b

Time (s): cpu = 00:02:44 ; elapsed = 00:01:55 . Memory (MB): peak = 2416.934 ; gain = 536.836

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 559
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.748  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14c18854c

Time (s): cpu = 00:02:48 ; elapsed = 00:01:58 . Memory (MB): peak = 2416.934 ; gain = 536.836
Phase 4 Rip-up And Reroute | Checksum: 14c18854c

Time (s): cpu = 00:02:48 ; elapsed = 00:01:58 . Memory (MB): peak = 2416.934 ; gain = 536.836

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14c18854c

Time (s): cpu = 00:02:48 ; elapsed = 00:01:58 . Memory (MB): peak = 2416.934 ; gain = 536.836

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14c18854c

Time (s): cpu = 00:02:48 ; elapsed = 00:01:58 . Memory (MB): peak = 2416.934 ; gain = 536.836
Phase 5 Delay and Skew Optimization | Checksum: 14c18854c

Time (s): cpu = 00:02:48 ; elapsed = 00:01:58 . Memory (MB): peak = 2416.934 ; gain = 536.836

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d0a38380

Time (s): cpu = 00:02:48 ; elapsed = 00:01:58 . Memory (MB): peak = 2416.934 ; gain = 536.836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.862  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16bf59645

Time (s): cpu = 00:02:48 ; elapsed = 00:01:58 . Memory (MB): peak = 2416.934 ; gain = 536.836
Phase 6 Post Hold Fix | Checksum: 16bf59645

Time (s): cpu = 00:02:48 ; elapsed = 00:01:58 . Memory (MB): peak = 2416.934 ; gain = 536.836

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.183739 %
  Global Horizontal Routing Utilization  = 0.206482 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 171e47fac

Time (s): cpu = 00:02:49 ; elapsed = 00:01:59 . Memory (MB): peak = 2416.934 ; gain = 536.836

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 171e47fac

Time (s): cpu = 00:02:49 ; elapsed = 00:01:59 . Memory (MB): peak = 2416.934 ; gain = 536.836

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1547d1c95

Time (s): cpu = 00:02:50 ; elapsed = 00:02:00 . Memory (MB): peak = 2416.934 ; gain = 536.836

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.862  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1547d1c95

Time (s): cpu = 00:02:50 ; elapsed = 00:02:00 . Memory (MB): peak = 2416.934 ; gain = 536.836
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:50 ; elapsed = 00:02:00 . Memory (MB): peak = 2416.934 ; gain = 536.836

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:56 ; elapsed = 00:02:04 . Memory (MB): peak = 2416.934 ; gain = 536.836
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2416.934 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2416.934 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2416.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/caner/OneDrive/Documents/GitHub/DSDM-Project/Vivado/hotbm_log/hotbm_log.runs/impl_1/logd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file logd_drc_routed.rpt -pb logd_drc_routed.pb -rpx logd_drc_routed.rpx
Command: report_drc -file logd_drc_routed.rpt -pb logd_drc_routed.pb -rpx logd_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/caner/OneDrive/Documents/GitHub/DSDM-Project/Vivado/hotbm_log/hotbm_log.runs/impl_1/logd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file logd_methodology_drc_routed.rpt -pb logd_methodology_drc_routed.pb -rpx logd_methodology_drc_routed.rpx
Command: report_methodology -file logd_methodology_drc_routed.rpt -pb logd_methodology_drc_routed.pb -rpx logd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/caner/OneDrive/Documents/GitHub/DSDM-Project/Vivado/hotbm_log/hotbm_log.runs/impl_1/logd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file logd_power_routed.rpt -pb logd_power_summary_routed.pb -rpx logd_power_routed.rpx
Command: report_power -file logd_power_routed.rpt -pb logd_power_summary_routed.pb -rpx logd_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file logd_route_status.rpt -pb logd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file logd_timing_summary_routed.rpt -pb logd_timing_summary_routed.pb -rpx logd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file logd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file logd_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file logd_bus_skew_routed.rpt -pb logd_bus_skew_routed.pb -rpx logd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu May 30 20:56:28 2019...
