# vsim -c -debugDB -sv_seed 10 -cvgperinstance "+UVM_VERBOSITY=UVM_MEDIUM" "+UVM_TESTNAME=lsb_fst_data_test" -l ../../../SPI/Scratch_area/log/lsb_fst_data_test_10/lsb_fst_data_test_10.log -do "coverage save -onexit ../../../SPI/Scratch_area/log/lsb_fst_data_test_10/lsb_fst_data_test_10.ucdb;do ../../../SPI/Scratch_area/sim/wave.do; run -all;exit" work.tb_top 
# Start time: 04:23:58 on Feb 16,2024
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.tb_top_sv_unit(fast)
# Loading work.tb_top(fast)
# Loading work.wb_intf(fast)
# Loading work.spi_intf(fast)
# Loading work.spi_top(fast)
# Loading work.spi_clgen(fast)
# Loading work.spi_shift(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.wb_intf(fast)
# Loading work.spi_intf(fast)
# Loading C:/questasim64_10.7c/uvm-1.1d\win64\uvm_dpi.dll
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# coverage save -onexit ../../../SPI/Scratch_area/log/lsb_fst_data_test_10/lsb_fst_data_test_10.ucdb
# do ../../../SPI/Scratch_area/sim/wave.do
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test lsb_fst_data_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ------------------------------------------------------------------------
# Name                             Type                        Size  Value
# ------------------------------------------------------------------------
# uvm_test_top                     lsb_fst_data_test           -     @476 
#   spi_environment_h              spi_environment             -     @483 
#     reset_agent_h                reset_agent                 -     @508 
#       reset_agent_sqr_h          reset_agent_sqr             -     @655 
#         rsp_export               uvm_analysis_export         -     @662 
#         seq_item_export          uvm_seq_item_pull_imp       -     @756 
#         arbitration_queue        array                       0     -    
#         lock_queue               array                       0     -    
#         num_last_reqs            integral                    32    'd1  
#         num_last_rsps            integral                    32    'd1  
#       reset_drv_h                reset_driver                -     @632 
#         rsp_port                 uvm_analysis_port           -     @647 
#         seq_item_port            uvm_seq_item_pull_port      -     @639 
#     spi_scbd_h                   spi_sbd                     -     @515 
#       spi_slave_analysis_fifo    uvm_tlm_analysis_fifo #(T)  -     @832 
#         analysis_export          uvm_analysis_imp            -     @871 
#         get_ap                   uvm_analysis_port           -     @863 
#         get_peek_export          uvm_get_peek_imp            -     @847 
#         put_ap                   uvm_analysis_port           -     @855 
#         put_export               uvm_put_imp                 -     @839 
#       wb_analysis_fifo           uvm_tlm_analysis_fifo #(T)  -     @785 
#         analysis_export          uvm_analysis_imp            -     @824 
#         get_ap                   uvm_analysis_port           -     @816 
#         get_peek_export          uvm_get_peek_imp            -     @800 
#         put_ap                   uvm_analysis_port           -     @808 
#         put_export               uvm_put_imp                 -     @792 
#     spi_slave_agent_h            spi_slave_agent             -     @501 
#       spi_slave_drv_h            spi_slave_driver            -     @887 
#         rsp_port                 uvm_analysis_port           -     @902 
#         seq_item_port            uvm_seq_item_pull_port      -     @894 
#       spi_slave_mon_h            spi_slave_mon               -     @880 
#         spi_slave_analysis_port  uvm_analysis_port           -     @1031
#       spi_slave_sqr_h            spi_slave_sqr               -     @910 
#         rsp_export               uvm_analysis_export         -     @917 
#         seq_item_export          uvm_seq_item_pull_imp       -     @1011
#         arbitration_queue        array                       0     -    
#         lock_queue               array                       0     -    
#         num_last_reqs            integral                    32    'd1  
#         num_last_rsps            integral                    32    'd1  
#     spi_v_seqr_h                 spi_virtual_sqr             -     @522 
#       reset_agent_sqr_h          reset_agent_sqr             -     @1268
#         rsp_export               uvm_analysis_export         -     @1275
#         seq_item_export          uvm_seq_item_pull_imp       -     @1369
#         arbitration_queue        array                       0     -    
#         lock_queue               array                       0     -    
#         num_last_reqs            integral                    32    'd1  
#         num_last_rsps            integral                    32    'd1  
#       rsp_export                 uvm_analysis_export         -     @529 
#       seq_item_export            uvm_seq_item_pull_imp       -     @623 
#       spi_slave_agent_sqr_h      spi_slave_sqr               -     @1159
#         rsp_export               uvm_analysis_export         -     @1166
#         seq_item_export          uvm_seq_item_pull_imp       -     @1260
#         arbitration_queue        array                       0     -    
#         lock_queue               array                       0     -    
#         num_last_reqs            integral                    32    'd1  
#         num_last_rsps            integral                    32    'd1  
#       wb_agent_sqr_h             wb_seqr                     -     @1050
#         rsp_export               uvm_analysis_export         -     @1057
#         seq_item_export          uvm_seq_item_pull_imp       -     @1151
#         arbitration_queue        array                       0     -    
#         lock_queue               array                       0     -    
#         num_last_reqs            integral                    32    'd1  
#         num_last_rsps            integral                    32    'd1  
#       arbitration_queue          array                       0     -    
#       lock_queue                 array                       0     -    
#       num_last_reqs              integral                    32    'd1  
#       num_last_rsps              integral                    32    'd1  
#     wb_agent_h                   wb_agent                    -     @494 
#       wb_driver_h                wb_driver                   -     @1393
#         rsp_port                 uvm_analysis_port           -     @1408
#         seq_item_port            uvm_seq_item_pull_port      -     @1400
#       wb_monitor_h               wb_monitor                  -     @1529
#         wb_analysis_port         uvm_analysis_port           -     @1540
#       wb_seqr_h                  wb_seqr                     -     @1420
#         rsp_export               uvm_analysis_export         -     @1427
#         seq_item_export          uvm_seq_item_pull_imp       -     @1521
#         arbitration_queue        array                       0     -    
#         lock_queue               array                       0     -    
#         num_last_reqs            integral                    32    'd1  
#         num_last_rsps            integral                    32    'd1  
# ------------------------------------------------------------------------
# 
# UVM_INFO ../../../SPI/Project_area/vrf/agents/wb_agent/wb_monitor.sv(31) @ 0: uvm_test_top.spi_environment_h.wb_agent_h.wb_monitor_h [WB_MON] WB Monitor Run Phase
# UVM_INFO ../../../SPI/Project_area/vrf/tb/spi_scoreboard.sv(64) @ 10000: uvm_test_top.spi_environment_h.spi_scbd_h [SPI_SCOREBOARD] SCOREBOARD Run Phase
# UVM_INFO ../../../SPI/Project_area/vrf/tb/spi_scoreboard.sv(74) @ 529600: uvm_test_top.spi_environment_h.spi_scbd_h [spi_sbd] =============================================SPI_SLAVE_TRANS_MONITOR_SCBD ======================================= 
#  -----------------------------------------------
# Name               Type             Size  Value
# -----------------------------------------------
# spi_slave_trans_h  spi_slave_trans  -     @1027
#   miso_wr_data     integral         128   'h1  
# -----------------------------------------------
# 
# ** Note: $finish    : ../../../SPI/Project_area/vrf/tb/tb_top.sv(64)
#    Time: 6 us  Iteration: 0  Instance: /tb_top
# Saving coverage database on exit...
# End time: 04:24:19 on Feb 16,2024, Elapsed time: 0:00:21
# Errors: 0, Warnings: 2
