Protel Design System Design Rule Check
PCB File : D:\Users\Documents\Altium\MultiBoard_Line_Follower\01 - Main_Board\[01]-Robot.PcbDoc
Date     : 07/08/2023
Time     : 19:31:56

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=25.4mm) (Preferred=0.127mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.3mm) (Conductor Width=0.127mm) (Air Gap=0.127mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (InPadClass('PowerPads'))
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.076mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.3mm) (Max=6.3mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.25mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.127mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.127mm) Between Arc (43.87mm,39.078mm) on Top Overlay And Pad R44-2(43.75mm,39.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Arc (57.75mm,28.248mm) on Top Overlay And Pad U8-17(56mm,27.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Arc (59.1mm,16.05mm) on Top Overlay And Pad FB1-2(59.4mm,15.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Arc (72.75mm,28.248mm) on Top Overlay And Pad U10-17(71mm,27.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C14-1(56.15mm,19.15mm) on Top Layer And Text "C20" (55.501mm,19.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C15-2(50.75mm,13.8mm) on Top Layer And Text "C16" (50.116mm,14.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C18-1(56.15mm,16.15mm) on Top Layer And Text "C17" (55.45mm,16.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C18-2(57.65mm,16.15mm) on Top Layer And Text ".Designator" (58.291mm,16.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C18-2(57.65mm,16.15mm) on Top Layer And Text "C13" (56.948mm,16.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.127mm) Between Pad C20-1(56.15mm,17.65mm) on Top Layer And Text "C17" (55.45mm,16.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C20-1(56.15mm,17.65mm) on Top Layer And Text "C18" (55.501mm,17.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.127mm) Between Pad C20-2(57.65mm,17.65mm) on Top Layer And Text ".Designator" (58.291mm,16.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.127mm) Between Pad C20-2(57.65mm,17.65mm) on Top Layer And Text "C13" (56.948mm,16.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C27-2(61.9mm,63.25mm) on Top Layer And Text "U7" (61.52mm,63.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C31-1(58.85mm,61.9mm) on Top Layer And Text "C32" (58.218mm,62.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C31-1(58.85mm,61.9mm) on Top Layer And Text "C33" (58.218mm,60.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C32-1(58.85mm,60.6mm) on Top Layer And Text "C33" (58.218mm,60.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C34-2(57.3mm,21.35mm) on Top Layer And Text "C14" (55.501mm,20.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C39-2(55.5mm,21.35mm) on Top Layer And Text "C14" (55.501mm,20.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C47-1(49.3mm,53mm) on Top Layer And Text "R40" (48.668mm,53.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C48-2(62.1mm,53.55mm) on Top Layer And Text "R41" (62.359mm,53.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C48-2(62.1mm,53.55mm) on Top Layer And Track (62.669mm,52.607mm)(62.669mm,53.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C49-1(67.7mm,53.95mm) on Top Layer And Text "C58" (66.6mm,53.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.127mm) Between Pad C5-2(66.5mm,19.85mm) on Top Layer And Text "L1" (65.229mm,19.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C54-2(71.55mm,48.2mm) on Top Layer And Text "R37" (70.918mm,48.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad C59-1(53.75mm,41.9mm) on Top Layer And Text "C52" (53.113mm,42.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad D1-K(74.6mm,20.25mm) on Top Layer And Text "R1" (73.89mm,20.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad FB2-2(58.775mm,63.6mm) on Top Layer And Text "C31" (58.218mm,63.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad FB2-2(58.775mm,63.6mm) on Top Layer And Text "C32" (58.218mm,62.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad FB3-2(56.875mm,51.5mm) on Top Layer And Text "U11" (56.898mm,51.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad FB3-2(56.875mm,51.5mm) on Top Layer And Track (55.8mm,52.4mm)(57.6mm,52.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad J2-6(45.92mm,24.96mm) on Multi-Layer And Text "C35" (43.969mm,23.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.127mm) Between Pad J3-4(78.46mm,24.96mm) on Multi-Layer And Text "C42" (76.481mm,23.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad J3-6(75.92mm,24.96mm) on Multi-Layer And Text "C42" (76.481mm,23.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.127mm) Between Pad J5-2(72.95mm,3.925mm) on Multi-Layer And Text "R20" (71.034mm,4.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad Q1-16(59.2mm,17.65mm) on Top Layer And Text "FB1" (58.371mm,16.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad Q1-2(60.4mm,16.95mm) on Top Layer And Text "C19" (60.428mm,16.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad Q1-3(60.9mm,16.95mm) on Top Layer And Text "C19" (60.428mm,16.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad Q1-4(61.4mm,16.95mm) on Top Layer And Text "C19" (60.428mm,16.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad Q2-1(79.15mm,57.2mm) on Top Layer And Text "R13" (78.716mm,56.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad Q2-1(79.15mm,57.2mm) on Top Layer And Text "R14" (78.716mm,57.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad R10-1(65.15mm,20.7mm) on Top Layer And Text "L1" (65.229mm,19.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad R10-2(63.65mm,20.7mm) on Top Layer And Text "R8" (63.019mm,21.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.006mm < 0.127mm) Between Pad R1-1(74.6mm,17.25mm) on Top Layer And Text "C2" (73.89mm,17.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.006mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.127mm) Between Pad R1-1(74.6mm,17.25mm) on Top Layer And Text "C3" (75.186mm,17.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad R1-2(74.6mm,18.75mm) on Top Layer And Text "C2" (73.89mm,17.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.127mm) Between Pad R1-2(74.6mm,18.75mm) on Top Layer And Text "C3" (75.186mm,17.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad R14-2(79.35mm,55.9mm) on Top Layer And Text "R13" (78.716mm,56.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad R17-2(58.2mm,71.85mm) on Top Layer And Text "X1" (58.295mm,71.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad R37-2(71.55mm,46.8mm) on Top Layer And Text "R36" (70.918mm,45.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.127mm) Between Pad R41-1(63mm,51.9mm) on Top Layer And Track (62.669mm,52.607mm)(62.669mm,53.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.127mm) Between Pad R41-1(63mm,51.9mm) on Top Layer And Track (62.669mm,52.607mm)(63.9mm,52.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad R42-1(46.6mm,50.45mm) on Top Layer And Text "SW3" (44.807mm,50.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad R45-1(48.15mm,39.9mm) on Top Layer And Text "R43" (48.592mm,39.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad R8-1(63.65mm,19.4mm) on Top Layer And Text "R11" (63.4mm,19.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad R8-2(65.15mm,19.4mm) on Top Layer And Text "L1" (65.229mm,19.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad SW2-1(50.8mm,55.6mm) on Top Layer And Text "C47" (48.668mm,54.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad SW3-7(46.45mm,41.85mm) on Top Layer And Text "R45" (46.001mm,41.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U10-10(69.375mm,24.675mm) on Top Layer And Text "C43" (68.48mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.127mm) Between Pad U10-10(69.375mm,24.675mm) on Top Layer And Text "C46" (69.775mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U10-11(70.025mm,24.675mm) on Top Layer And Text "C43" (68.48mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U10-11(70.025mm,24.675mm) on Top Layer And Text "C46" (69.775mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U10-12(70.675mm,24.675mm) on Top Layer And Text "C46" (69.775mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U10-13(71.325mm,24.675mm) on Top Layer And Text "C41" (71.579mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U10-13(71.325mm,24.675mm) on Top Layer And Text "C46" (69.775mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U10-14(71.975mm,24.675mm) on Top Layer And Text "C41" (71.579mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U10-15(72.625mm,24.675mm) on Top Layer And Text "C41" (71.579mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U10-16(73.275mm,24.675mm) on Top Layer And Text "D1" (73.179mm,24.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U10-9(68.725mm,24.675mm) on Top Layer And Text "C43" (68.48mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.127mm) Between Pad U3-14(47.175mm,61.925mm) on Top Layer And Text "C23" (46.204mm,61.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U3-15(47.175mm,61.275mm) on Top Layer And Text "C23" (46.204mm,61.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.097mm < 0.127mm) Between Pad U3-16(47.175mm,60.625mm) on Top Layer And Text "C23" (46.204mm,61.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.097mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U4-1(46.19mm,67.634mm) on Top Layer And Text "U3" (46.204mm,66.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.127mm) Between Pad U4-2(47.46mm,67.634mm) on Top Layer And Text "U3" (46.204mm,66.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U5-1(73.19mm,67.634mm) on Top Layer And Text "U6" (73.204mm,66.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.127mm) Between Pad U5-2(74.46mm,67.634mm) on Top Layer And Text "U6" (73.204mm,66.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U6-1(79.825mm,60.625mm) on Top Layer And Text "Q2" (78.157mm,60.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U6-15(74.175mm,61.275mm) on Top Layer And Text "C24" (72.011mm,61.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.127mm) Between Pad U6-2(79.825mm,61.275mm) on Top Layer And Text "Q2" (78.157mm,60.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U8-10(54.375mm,24.675mm) on Top Layer And Text "C36" (53.494mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.127mm) Between Pad U8-10(54.375mm,24.675mm) on Top Layer And Text "C39" (54.789mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U8-11(55.025mm,24.675mm) on Top Layer And Text "C36" (53.494mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U8-11(55.025mm,24.675mm) on Top Layer And Text "C39" (54.789mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U8-12(55.675mm,24.675mm) on Top Layer And Text "C39" (54.789mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U8-13(56.325mm,24.675mm) on Top Layer And Text "C34" (56.593mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U8-13(56.325mm,24.675mm) on Top Layer And Text "C39" (54.789mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U8-14(56.975mm,24.675mm) on Top Layer And Text "C34" (56.593mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U8-15(57.625mm,24.675mm) on Top Layer And Text "C34" (56.593mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.127mm) Between Pad U8-16(58.275mm,24.675mm) on Top Layer And Text "C34" (56.593mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U8-9(53.725mm,24.675mm) on Top Layer And Text "C36" (53.494mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U9-3(61.424mm,24.85mm) on Top Layer And Text "R12" (60.682mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad U9-4(61.424mm,24.35mm) on Top Layer And Text "R12" (60.682mm,24.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.127mm) Between Pad X1-10(62.75mm,67.355mm) on Top Layer And Text "C27" (61.19mm,66.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.127mm) Between Pad X1-10(62.75mm,67.355mm) on Top Layer And Text "C29" (62.486mm,66.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.127mm) Between Pad X1-11(62.25mm,67.355mm) on Top Layer And Text "C27" (61.19mm,66.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.127mm) Between Pad X1-11(62.25mm,67.355mm) on Top Layer And Text "C29" (62.486mm,66.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.127mm) Between Pad X1-12(61.75mm,67.355mm) on Top Layer And Text "C27" (61.19mm,66.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.127mm) Between Pad X1-13(61.25mm,67.355mm) on Top Layer And Text "C27" (61.19mm,66.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.127mm) Between Pad X1-13(61.25mm,67.355mm) on Top Layer And Text "C30" (59.895mm,66.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.127mm) Between Pad X1-14(60.75mm,67.355mm) on Top Layer And Text "C30" (59.895mm,66.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.127mm) Between Pad X1-15(60.25mm,67.355mm) on Top Layer And Text "C30" (59.895mm,66.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.127mm) Between Pad X1-16(59.75mm,67.355mm) on Top Layer And Text "C30" (59.895mm,66.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.127mm) Between Pad X1-5(65.25mm,67.355mm) on Top Layer And Text "C28" (63.781mm,66.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.127mm) Between Pad X1-6(64.75mm,67.355mm) on Top Layer And Text "C28" (63.781mm,66.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.127mm) Between Pad X1-7(64.25mm,67.355mm) on Top Layer And Text "C28" (63.781mm,66.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.127mm) Between Pad X1-8(63.75mm,67.355mm) on Top Layer And Text "C28" (63.781mm,66.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.127mm) Between Pad X1-8(63.75mm,67.355mm) on Top Layer And Text "C29" (62.486mm,66.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.127mm) Between Pad X1-9(63.25mm,67.355mm) on Top Layer And Text "C29" (62.486mm,66.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad X2-1(63.75mm,53.55mm) on Top Layer And Text "R41" (62.359mm,53.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.127mm) Between Pad X2-2(66.05mm,53.55mm) on Top Layer And Text "C58" (66.6mm,53.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :110

Processing Rule : Silk to Silk (Clearance=0mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=1816.048mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 110
Waived Violations : 0
Time Elapsed        : 00:00:02