Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Nov 19 17:09:12 2025
| Host         : exjobb35 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      159         
LUTAR-1    Warning           LUT drives async reset alert                     2           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal       80          
SYNTH-15   Warning           Byte wide write enable not inferred              8           
SYNTH-16   Warning           Address collision                                2           
TIMING-18  Warning           Missing input or output delay                    51          
XDCC-5     Warning           User Non-Timing constraint/property overwritten  1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                16          
RTGT-1     Advisory          RAM retargeting possibility                      24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (159)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (472)
5. checking no_input_delay (28)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (159)
--------------------------
 There are 159 register/latch pins with no clock driven by root clock pin: soc0/dtm/bscan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (472)
--------------------------------------------------
 There are 472 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.121        0.000                      0                79138        0.012        0.000                      0                79138       -0.236       -0.472                       2                 27101  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
eth_clocks_rx             {0.000 4.000}        8.000           125.000         
  maccore_ethphy_clkout0  {0.000 4.000}        8.000           125.000         
  maccore_ethphy_clkout1  {2.000 6.000}        8.000           125.000         
  pll_fb                  {0.000 4.000}        8.000           125.000         
sys_clk_pin               {0.000 5.500}        11.000          90.909          
  builder_pll_fb          {0.000 5.500}        11.000          90.909          
  main_clkout0            {0.000 2.750}        5.500           181.818         
  main_clkout1            {0.000 5.500}        11.000          90.909          
  main_clkout2            {0.000 1.375}        2.750           363.636         
  main_clkout3            {0.688 2.062}        2.750           363.636         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_clocks_rx                   1.262        0.000                      0                  318        0.091        0.000                      0                  318        2.000        0.000                       0                   118  
  maccore_ethphy_clkout0        0.302        0.000                      0                  337        0.120        0.000                      0                  337        3.500        0.000                       0                   143  
  maccore_ethphy_clkout1                                                                                                                                                    5.845        0.000                       0                     3  
  pll_fb                                                                                                                                                                    6.751        0.000                       0                     2  
sys_clk_pin                     8.229        0.000                      0                   66        0.155        0.000                      0                   66        2.500        0.000                       0                    31  
  builder_pll_fb                                                                                                                                                            9.751        0.000                       0                     2  
  main_clkout0                  1.220        0.000                      0                   14        0.160        0.000                      0                   14       -0.236       -0.472                       2                    11  
  main_clkout1                  0.121        0.000                      0                78110        0.012        0.000                      0                78110        4.250        0.000                       0                 26710  
  main_clkout2                                                                                                                                                              0.595        0.000                       0                    77  
  main_clkout3                                                                                                                                                              0.595        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  main_clkout1       main_clkout1             3.089        0.000                      0                  293        1.320        0.000                      0                  293  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  eth_clocks_rx           eth_clocks_rx           
(none)                  main_clkout1            eth_clocks_rx           
(none)                  maccore_ethphy_clkout0  maccore_ethphy_clkout0  
(none)                  main_clkout1            maccore_ethphy_clkout0  
(none)                                          main_clkout0            
(none)                                          main_clkout1            
(none)                  eth_clocks_rx           main_clkout1            
(none)                  maccore_ethphy_clkout0  main_clkout1            
(none)                  main_clkout1            main_clkout1            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                                                                  
(none)                  maccore_ethphy_clkout0                          
(none)                  maccore_ethphy_clkout1                          
(none)                  main_clkout1                                    
(none)                  main_clkout2                                    
(none)                  main_clkout3                                    
(none)                                          eth_clocks_rx           
(none)                                          main_clkout1            
(none)                                          main_clkout2            
(none)                                          sys_clk_pin             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.657     5.579    has_liteeth.liteeth/eth_rx_clk
    SLICE_X58Y129        FDPE                                         r  has_liteeth.liteeth/FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y129        FDPE (Prop_fdpe_C_Q)         0.456     6.035 r  has_liteeth.liteeth/FDPE_4/Q
                         net (fo=1, routed)           0.199     6.234    has_liteeth.liteeth/xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X58Y129        FDPE                                         r  has_liteeth.liteeth/FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V13                                               0.000     2.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     2.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     3.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     5.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.538     7.269    has_liteeth.liteeth/eth_rx_clk
    SLICE_X58Y129        FDPE                                         r  has_liteeth.liteeth/FDPE_5/C
                         clock pessimism              0.309     7.579    
                         clock uncertainty           -0.035     7.543    
    SLICE_X58Y129        FDPE (Setup_fdpe_C_D)       -0.047     7.496    has_liteeth.liteeth/FDPE_5
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/rxdatapath_liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 0.821ns (14.736%)  route 4.750ns (85.264%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 13.268 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.018     5.939    has_liteeth.liteeth/eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  has_liteeth.liteeth/IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     6.456 r  has_liteeth.liteeth/IDDR/Q1
                         net (fo=5, routed)           4.317    10.773    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_ctl
    SLICE_X47Y127        LUT6 (Prop_lut6_I2_O)        0.180    10.953 r  has_liteeth.liteeth/rxdatapath_liteethmacpreamblechecker_state_i_2/O
                         net (fo=1, routed)           0.433    11.386    has_liteeth.liteeth/rxdatapath_liteethmacpreamblechecker_next_state
    SLICE_X47Y127        LUT5 (Prop_lut5_I4_O)        0.124    11.510 r  has_liteeth.liteeth/rxdatapath_liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.000    11.510    has_liteeth.liteeth/rxdatapath_liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X47Y127        FDRE                                         r  has_liteeth.liteeth/rxdatapath_liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.537    13.268    has_liteeth.liteeth/eth_rx_clk
    SLICE_X47Y127        FDRE                                         r  has_liteeth.liteeth/rxdatapath_liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.198    13.467    
                         clock uncertainty           -0.035    13.431    
    SLICE_X47Y127        FDRE (Setup_fdre_C_D)        0.029    13.460    has_liteeth.liteeth/rxdatapath_liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                         13.460    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_pulsesynchronizer0_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 0.697ns (13.121%)  route 4.615ns (86.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.271ns = ( 13.271 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.018     5.939    has_liteeth.liteeth/eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  has_liteeth.liteeth/IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     6.456 r  has_liteeth.liteeth/IDDR/Q1
                         net (fo=5, routed)           4.615    11.071    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_ctl
    SLICE_X46Y129        LUT4 (Prop_lut4_I2_O)        0.180    11.251 r  has_liteeth.liteeth/core_pulsesynchronizer0_toggle_i_i_1/O
                         net (fo=1, routed)           0.000    11.251    has_liteeth.liteeth/core_pulsesynchronizer0_toggle_i_i_1_n_0
    SLICE_X46Y129        FDRE                                         r  has_liteeth.liteeth/core_pulsesynchronizer0_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.540    13.271    has_liteeth.liteeth/eth_rx_clk
    SLICE_X46Y129        FDRE                                         r  has_liteeth.liteeth/core_pulsesynchronizer0_toggle_i_reg/C
                         clock pessimism              0.198    13.470    
                         clock uncertainty           -0.035    13.434    
    SLICE_X46Y129        FDRE (Setup_fdre_C_D)        0.077    13.511    has_liteeth.liteeth/core_pulsesynchronizer0_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         13.511    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.697ns (14.100%)  route 4.246ns (85.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 13.270 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.018     5.939    has_liteeth.liteeth/eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  has_liteeth.liteeth/IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     6.456 f  has_liteeth.liteeth/IDDR/Q1
                         net (fo=5, routed)           4.246    10.702    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_ctl
    SLICE_X47Y128        LUT5 (Prop_lut5_I0_O)        0.180    10.882 r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_last_i_1/O
                         net (fo=1, routed)           0.000    10.882    has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_last_i_1_n_0
    SLICE_X47Y128        FDRE                                         r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.539    13.270    has_liteeth.liteeth/eth_rx_clk
    SLICE_X47Y128        FDRE                                         r  has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_last_reg/C
                         clock pessimism              0.198    13.469    
                         clock uncertainty           -0.035    13.433    
    SLICE_X47Y128        FDRE (Setup_fdre_C_D)        0.029    13.462    has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_last_reg
  -------------------------------------------------------------------
                         required time                         13.462    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.402ns (29.802%)  route 3.302ns (70.198%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 13.269 - 8.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.658     5.580    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y130        FDRE (Prop_fdre_C_Q)         0.419     5.999 r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/Q
                         net (fo=1, routed)           0.669     6.667    has_liteeth.liteeth/xilinxmultiregimpl61[5]
    SLICE_X57Y130        LUT4 (Prop_lut4_I3_O)        0.296     6.963 r  has_liteeth.liteeth/storage_2_reg_i_7/O
                         net (fo=1, routed)           0.491     7.454    has_liteeth.liteeth/storage_2_reg_i_7_n_0
    SLICE_X56Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.578 r  has_liteeth.liteeth/storage_2_reg_i_1/O
                         net (fo=4, routed)           0.730     8.308    has_liteeth.liteeth/core_rx_converter_source_source_ready
    SLICE_X57Y130        LUT2 (Prop_lut2_I0_O)        0.124     8.432 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_binary[4]_i_2/O
                         net (fo=11, routed)          0.450     8.882    has_liteeth.liteeth/core_rx_converter_converter_source_first1
    SLICE_X59Y130        LUT5 (Prop_lut5_I3_O)        0.118     9.000 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_binary[5]_i_2/O
                         net (fo=2, routed)           0.458     9.457    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_binary[5]_i_2_n_0
    SLICE_X59Y130        LUT3 (Prop_lut3_I0_O)        0.321     9.778 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_binary[5]_i_1/O
                         net (fo=2, routed)           0.506    10.284    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_next_binary[5]
    SLICE_X59Y130        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.538    13.269    has_liteeth.liteeth/eth_rx_clk
    SLICE_X59Y130        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_binary_reg[5]/C
                         clock pessimism              0.270    13.540    
                         clock uncertainty           -0.035    13.504    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)       -0.275    13.229    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_source_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.517ns (11.832%)  route 3.852ns (88.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 13.268 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.018     5.939    has_liteeth.liteeth/eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  has_liteeth.liteeth/IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     6.456 r  has_liteeth.liteeth/IDDR/Q1
                         net (fo=5, routed)           3.852    10.308    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_ctl
    SLICE_X46Y127        FDRE                                         r  has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_source_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.537    13.268    has_liteeth.liteeth/eth_rx_clk
    SLICE_X46Y127        FDRE                                         r  has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_source_valid_reg/C
                         clock pessimism              0.198    13.467    
                         clock uncertainty           -0.035    13.431    
    SLICE_X46Y127        FDRE (Setup_fdre_C_D)       -0.101    13.330    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_source_valid_reg
  -------------------------------------------------------------------
                         required time                         13.330    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.083ns (24.785%)  route 3.287ns (75.215%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 13.273 - 8.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.658     5.580    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y130        FDRE (Prop_fdre_C_Q)         0.419     5.999 r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/Q
                         net (fo=1, routed)           0.669     6.667    has_liteeth.liteeth/xilinxmultiregimpl61[5]
    SLICE_X57Y130        LUT4 (Prop_lut4_I3_O)        0.296     6.963 r  has_liteeth.liteeth/storage_2_reg_i_7/O
                         net (fo=1, routed)           0.491     7.454    has_liteeth.liteeth/storage_2_reg_i_7_n_0
    SLICE_X56Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.578 r  has_liteeth.liteeth/storage_2_reg_i_1/O
                         net (fo=4, routed)           0.682     8.260    has_liteeth.liteeth/core_rx_converter_source_source_ready
    SLICE_X48Y130        LUT6 (Prop_lut6_I1_O)        0.124     8.384 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_level[2]_i_2/O
                         net (fo=15, routed)          0.754     9.137    has_liteeth.liteeth/core_rx_converter_converter_load_part
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.120     9.257 r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data[28]_i_1/O
                         net (fo=9, routed)           0.692     9.949    has_liteeth.liteeth/core_rx_converter_converter_source_payload_data[28]_i_1_n_0
    SLICE_X61Y133        FDRE                                         r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.542    13.273    has_liteeth.liteeth/eth_rx_clk
    SLICE_X61Y133        FDRE                                         r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[23]/C
                         clock pessimism              0.270    13.544    
                         clock uncertainty           -0.035    13.508    
    SLICE_X61Y133        FDRE (Setup_fdre_C_CE)      -0.408    13.100    has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[23]
  -------------------------------------------------------------------
                         required time                         13.100    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.083ns (24.785%)  route 3.287ns (75.215%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 13.273 - 8.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.658     5.580    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y130        FDRE (Prop_fdre_C_Q)         0.419     5.999 r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/Q
                         net (fo=1, routed)           0.669     6.667    has_liteeth.liteeth/xilinxmultiregimpl61[5]
    SLICE_X57Y130        LUT4 (Prop_lut4_I3_O)        0.296     6.963 r  has_liteeth.liteeth/storage_2_reg_i_7/O
                         net (fo=1, routed)           0.491     7.454    has_liteeth.liteeth/storage_2_reg_i_7_n_0
    SLICE_X56Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.578 r  has_liteeth.liteeth/storage_2_reg_i_1/O
                         net (fo=4, routed)           0.682     8.260    has_liteeth.liteeth/core_rx_converter_source_source_ready
    SLICE_X48Y130        LUT6 (Prop_lut6_I1_O)        0.124     8.384 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_level[2]_i_2/O
                         net (fo=15, routed)          0.754     9.137    has_liteeth.liteeth/core_rx_converter_converter_load_part
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.120     9.257 r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data[28]_i_1/O
                         net (fo=9, routed)           0.692     9.949    has_liteeth.liteeth/core_rx_converter_converter_source_payload_data[28]_i_1_n_0
    SLICE_X61Y133        FDRE                                         r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.542    13.273    has_liteeth.liteeth/eth_rx_clk
    SLICE_X61Y133        FDRE                                         r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[25]/C
                         clock pessimism              0.270    13.544    
                         clock uncertainty           -0.035    13.508    
    SLICE_X61Y133        FDRE (Setup_fdre_C_CE)      -0.408    13.100    has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[25]
  -------------------------------------------------------------------
                         required time                         13.100    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 1.083ns (24.785%)  route 3.287ns (75.215%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.273ns = ( 13.273 - 8.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.658     5.580    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y130        FDRE (Prop_fdre_C_Q)         0.419     5.999 r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/Q
                         net (fo=1, routed)           0.669     6.667    has_liteeth.liteeth/xilinxmultiregimpl61[5]
    SLICE_X57Y130        LUT4 (Prop_lut4_I3_O)        0.296     6.963 r  has_liteeth.liteeth/storage_2_reg_i_7/O
                         net (fo=1, routed)           0.491     7.454    has_liteeth.liteeth/storage_2_reg_i_7_n_0
    SLICE_X56Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.578 r  has_liteeth.liteeth/storage_2_reg_i_1/O
                         net (fo=4, routed)           0.682     8.260    has_liteeth.liteeth/core_rx_converter_source_source_ready
    SLICE_X48Y130        LUT6 (Prop_lut6_I1_O)        0.124     8.384 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_level[2]_i_2/O
                         net (fo=15, routed)          0.754     9.137    has_liteeth.liteeth/core_rx_converter_converter_load_part
    SLICE_X55Y130        LUT3 (Prop_lut3_I2_O)        0.120     9.257 r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data[28]_i_1/O
                         net (fo=9, routed)           0.692     9.949    has_liteeth.liteeth/core_rx_converter_converter_source_payload_data[28]_i_1_n_0
    SLICE_X61Y133        FDRE                                         r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.542    13.273    has_liteeth.liteeth/eth_rx_clk
    SLICE_X61Y133        FDRE                                         r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[27]/C
                         clock pessimism              0.270    13.544    
                         clock uncertainty           -0.035    13.508    
    SLICE_X61Y133        FDRE (Setup_fdre_C_CE)      -0.408    13.100    has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[27]
  -------------------------------------------------------------------
                         required time                         13.100    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.407ns (29.983%)  route 3.286ns (70.017%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 13.270 - 8.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.658     5.580    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y130        FDRE (Prop_fdre_C_Q)         0.419     5.999 r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/Q
                         net (fo=1, routed)           0.669     6.667    has_liteeth.liteeth/xilinxmultiregimpl61[5]
    SLICE_X57Y130        LUT4 (Prop_lut4_I3_O)        0.296     6.963 r  has_liteeth.liteeth/storage_2_reg_i_7/O
                         net (fo=1, routed)           0.491     7.454    has_liteeth.liteeth/storage_2_reg_i_7_n_0
    SLICE_X56Y130        LUT6 (Prop_lut6_I0_O)        0.124     7.578 r  has_liteeth.liteeth/storage_2_reg_i_1/O
                         net (fo=4, routed)           0.730     8.308    has_liteeth.liteeth/core_rx_converter_source_source_ready
    SLICE_X57Y130        LUT2 (Prop_lut2_I0_O)        0.124     8.432 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_binary[4]_i_2/O
                         net (fo=11, routed)          0.450     8.882    has_liteeth.liteeth/core_rx_converter_converter_source_first1
    SLICE_X59Y130        LUT5 (Prop_lut5_I3_O)        0.118     9.000 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_binary[5]_i_2/O
                         net (fo=2, routed)           0.458     9.457    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_binary[5]_i_2_n_0
    SLICE_X59Y130        LUT3 (Prop_lut3_I2_O)        0.326     9.783 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[4]_i_1/O
                         net (fo=1, routed)           0.489    10.272    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_next[4]
    SLICE_X54Y131        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.539    13.270    has_liteeth.liteeth/eth_rx_clk
    SLICE_X54Y131        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
                         clock pessimism              0.286    13.557    
                         clock uncertainty           -0.035    13.521    
    SLICE_X54Y131        FDRE (Setup_fdre_C_D)       -0.067    13.454    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]
  -------------------------------------------------------------------
                         required time                         13.454    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  3.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/storage_2_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.149%)  route 0.261ns (63.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.576     1.890    has_liteeth.liteeth/eth_rx_clk
    SLICE_X60Y131        FDRE                                         r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y131        FDRE (Prop_fdre_C_Q)         0.148     2.038 r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[7]/Q
                         net (fo=1, routed)           0.261     2.299    has_liteeth.liteeth/core_rx_converter_source_payload_data_reg[7]
    RAMB36_X3Y26         RAMB36E1                                     r  has_liteeth.liteeth/storage_2_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.885     2.598    has_liteeth.liteeth/eth_rx_clk
    RAMB36_X3Y26         RAMB36E1                                     r  has_liteeth.liteeth/storage_2_reg/CLKBWRCLK
                         clock pessimism             -0.633     1.965    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.243     2.208    has_liteeth.liteeth/storage_2_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/storage_2_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.148ns (35.711%)  route 0.266ns (64.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.578     1.892    has_liteeth.liteeth/eth_rx_clk
    SLICE_X60Y133        FDRE                                         r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDRE (Prop_fdre_C_Q)         0.148     2.040 r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[37]/Q
                         net (fo=1, routed)           0.266     2.306    has_liteeth.liteeth/core_rx_converter_source_payload_data_reg[31]
    RAMB36_X3Y26         RAMB36E1                                     r  has_liteeth.liteeth/storage_2_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.885     2.598    has_liteeth.liteeth/eth_rx_clk
    RAMB36_X3Y26         RAMB36E1                                     r  has_liteeth.liteeth/storage_2_reg/CLKBWRCLK
                         clock pessimism             -0.633     1.965    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[31])
                                                      0.243     2.208    has_liteeth.liteeth/storage_2_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/storage_2_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.655%)  route 0.267ns (64.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.578     1.892    has_liteeth.liteeth/eth_rx_clk
    SLICE_X60Y133        FDRE                                         r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDRE (Prop_fdre_C_Q)         0.148     2.040 r  has_liteeth.liteeth/core_rx_converter_converter_source_payload_data_reg[38]/Q
                         net (fo=1, routed)           0.267     2.307    has_liteeth.liteeth/core_rx_converter_source_payload_last_be_reg[3]
    RAMB36_X3Y26         RAMB36E1                                     r  has_liteeth.liteeth/storage_2_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.885     2.598    has_liteeth.liteeth/eth_rx_clk
    RAMB36_X3Y26         RAMB36E1                                     r  has_liteeth.liteeth/storage_2_reg/CLKBWRCLK
                         clock pessimism             -0.633     1.965    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.242     2.207    has_liteeth.liteeth/storage_2_reg
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.575     1.889    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y128        FDRE                                         r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_fdre_C_Q)         0.141     2.030 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/Q
                         net (fo=17, routed)          0.283     2.313    has_liteeth.liteeth/storage_1_reg_0_7_0_5/ADDRD0
    SLICE_X56Y128        RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.844     2.556    has_liteeth.liteeth/storage_1_reg_0_7_0_5/WCLK
    SLICE_X56Y128        RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.655     1.902    
    SLICE_X56Y128        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.212    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.575     1.889    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y128        FDRE                                         r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_fdre_C_Q)         0.141     2.030 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/Q
                         net (fo=17, routed)          0.283     2.313    has_liteeth.liteeth/storage_1_reg_0_7_0_5/ADDRD0
    SLICE_X56Y128        RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.844     2.556    has_liteeth.liteeth/storage_1_reg_0_7_0_5/WCLK
    SLICE_X56Y128        RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.655     1.902    
    SLICE_X56Y128        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.212    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.575     1.889    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y128        FDRE                                         r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_fdre_C_Q)         0.141     2.030 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/Q
                         net (fo=17, routed)          0.283     2.313    has_liteeth.liteeth/storage_1_reg_0_7_0_5/ADDRD0
    SLICE_X56Y128        RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.844     2.556    has_liteeth.liteeth/storage_1_reg_0_7_0_5/WCLK
    SLICE_X56Y128        RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.655     1.902    
    SLICE_X56Y128        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.212    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.575     1.889    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y128        FDRE                                         r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_fdre_C_Q)         0.141     2.030 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/Q
                         net (fo=17, routed)          0.283     2.313    has_liteeth.liteeth/storage_1_reg_0_7_0_5/ADDRD0
    SLICE_X56Y128        RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.844     2.556    has_liteeth.liteeth/storage_1_reg_0_7_0_5/WCLK
    SLICE_X56Y128        RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.655     1.902    
    SLICE_X56Y128        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.212    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.575     1.889    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y128        FDRE                                         r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_fdre_C_Q)         0.141     2.030 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/Q
                         net (fo=17, routed)          0.283     2.313    has_liteeth.liteeth/storage_1_reg_0_7_0_5/ADDRD0
    SLICE_X56Y128        RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.844     2.556    has_liteeth.liteeth/storage_1_reg_0_7_0_5/WCLK
    SLICE_X56Y128        RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.655     1.902    
    SLICE_X56Y128        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.212    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.575     1.889    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y128        FDRE                                         r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_fdre_C_Q)         0.141     2.030 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/Q
                         net (fo=17, routed)          0.283     2.313    has_liteeth.liteeth/storage_1_reg_0_7_0_5/ADDRD0
    SLICE_X56Y128        RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.844     2.556    has_liteeth.liteeth/storage_1_reg_0_7_0_5/WCLK
    SLICE_X56Y128        RAMD32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.655     1.902    
    SLICE_X56Y128        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.212    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.575     1.889    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y128        FDRE                                         r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_fdre_C_Q)         0.141     2.030 r  has_liteeth.liteeth/core_liteethmaccrc32checker_syncfifo_produce_reg[0]/Q
                         net (fo=17, routed)          0.283     2.313    has_liteeth.liteeth/storage_1_reg_0_7_0_5/ADDRD0
    SLICE_X56Y128        RAMS32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.844     2.556    has_liteeth.liteeth/storage_1_reg_0_7_0_5/WCLK
    SLICE_X56Y128        RAMS32                                       r  has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.655     1.902    
    SLICE_X56Y128        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.212    has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y26    has_liteeth.liteeth/storage_2_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   has_liteeth.liteeth/BUFG/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    has_liteeth.liteeth/IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    has_liteeth.liteeth/IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    has_liteeth.liteeth/IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    has_liteeth.liteeth/IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    has_liteeth.liteeth/IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  has_liteeth.liteeth/PLLE2_ADV/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X58Y129   has_liteeth.liteeth/FDPE_4/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X58Y129   has_liteeth.liteeth/FDPE_5/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  has_liteeth.liteeth/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  has_liteeth.liteeth/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  has_liteeth.liteeth/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X56Y128   has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X56Y128   has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X56Y128   has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X56Y128   has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X56Y128   has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X56Y128   has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X56Y128   has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X56Y128   has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  has_liteeth.liteeth/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  has_liteeth.liteeth/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X56Y128   has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X56Y128   has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X56Y128   has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X56Y128   has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X56Y128   has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X56Y128   has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X56Y128   has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X56Y128   has_liteeth.liteeth/storage_1_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  maccore_ethphy_clkout0
  To Clock:  maccore_ethphy_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/storage_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (maccore_ethphy_clkout0 rise@8.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 1.671ns (24.359%)  route 5.189ns (75.641%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.045ns = ( 18.045 - 8.000 ) 
    Source Clock Delay      (SCD):    10.590ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.664    10.590    has_liteeth.liteeth/eth_tx_clk
    SLICE_X46Y116        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518    11.108 r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           1.478    12.586    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid
    SLICE_X37Y112        LUT4 (Prop_lut4_I2_O)        0.152    12.738 r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4/O
                         net (fo=5, routed)           1.341    14.079    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I1_O)        0.358    14.437 f  has_liteeth.liteeth/storage_reg_i_47/O
                         net (fo=8, routed)           0.756    15.193    has_liteeth.liteeth/core_tx_converter_converter_mux0
    SLICE_X50Y118        LUT5 (Prop_lut5_I0_O)        0.322    15.515 r  has_liteeth.liteeth/storage_reg_i_46/O
                         net (fo=7, routed)           0.655    16.170    has_liteeth.liteeth/storage_reg_i_46_n_0
    SLICE_X49Y117        LUT4 (Prop_lut4_I2_O)        0.321    16.491 r  has_liteeth.liteeth/storage_reg_i_2/O
                         net (fo=2, routed)           0.959    17.450    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_next_binary[4]
    RAMB36_X2Y24         RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994    13.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569    16.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.578    18.045    has_liteeth.liteeth/eth_tx_clk
    RAMB36_X2Y24         RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/CLKARDCLK
                         clock pessimism              0.538    18.584    
                         clock uncertainty           -0.058    18.526    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774    17.752    has_liteeth.liteeth/storage_reg
  -------------------------------------------------------------------
                         required time                         17.752    
                         arrival time                         -17.450    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/storage_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (maccore_ethphy_clkout0 rise@8.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 1.676ns (24.426%)  route 5.186ns (75.574%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.045ns = ( 18.045 - 8.000 ) 
    Source Clock Delay      (SCD):    10.590ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.664    10.590    has_liteeth.liteeth/eth_tx_clk
    SLICE_X46Y116        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518    11.108 r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           1.478    12.586    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid
    SLICE_X37Y112        LUT4 (Prop_lut4_I2_O)        0.152    12.738 r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4/O
                         net (fo=5, routed)           1.341    14.079    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I1_O)        0.358    14.437 f  has_liteeth.liteeth/storage_reg_i_47/O
                         net (fo=8, routed)           0.756    15.193    has_liteeth.liteeth/core_tx_converter_converter_mux0
    SLICE_X50Y118        LUT5 (Prop_lut5_I0_O)        0.322    15.515 r  has_liteeth.liteeth/storage_reg_i_46/O
                         net (fo=7, routed)           0.655    16.170    has_liteeth.liteeth/storage_reg_i_46_n_0
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.326    16.496 r  has_liteeth.liteeth/storage_reg_i_3/O
                         net (fo=2, routed)           0.956    17.452    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_next_binary[3]
    RAMB36_X2Y24         RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994    13.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569    16.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.578    18.045    has_liteeth.liteeth/eth_tx_clk
    RAMB36_X2Y24         RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/CLKARDCLK
                         clock pessimism              0.538    18.584    
                         clock uncertainty           -0.058    18.526    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    17.960    has_liteeth.liteeth/storage_reg
  -------------------------------------------------------------------
                         required time                         17.960    
                         arrival time                         -17.452    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/storage_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (maccore_ethphy_clkout0 rise@8.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.676ns (25.026%)  route 5.021ns (74.974%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.045ns = ( 18.045 - 8.000 ) 
    Source Clock Delay      (SCD):    10.590ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.664    10.590    has_liteeth.liteeth/eth_tx_clk
    SLICE_X46Y116        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518    11.108 r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           1.478    12.586    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid
    SLICE_X37Y112        LUT4 (Prop_lut4_I2_O)        0.152    12.738 r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4/O
                         net (fo=5, routed)           1.341    14.079    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I1_O)        0.358    14.437 f  has_liteeth.liteeth/storage_reg_i_47/O
                         net (fo=8, routed)           0.756    15.193    has_liteeth.liteeth/core_tx_converter_converter_mux0
    SLICE_X50Y118        LUT5 (Prop_lut5_I0_O)        0.322    15.515 r  has_liteeth.liteeth/storage_reg_i_46/O
                         net (fo=7, routed)           0.508    16.023    has_liteeth.liteeth/storage_reg_i_46_n_0
    SLICE_X49Y118        LUT2 (Prop_lut2_I1_O)        0.326    16.349 r  has_liteeth.liteeth/storage_reg_i_4/O
                         net (fo=2, routed)           0.939    17.287    has_liteeth.liteeth/storage_reg_i_4_n_0
    RAMB36_X2Y24         RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994    13.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569    16.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.578    18.045    has_liteeth.liteeth/eth_tx_clk
    RAMB36_X2Y24         RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/CLKARDCLK
                         clock pessimism              0.538    18.584    
                         clock uncertainty           -0.058    18.526    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    17.960    has_liteeth.liteeth/storage_reg
  -------------------------------------------------------------------
                         required time                         17.960    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (maccore_ethphy_clkout0 rise@8.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 1.671ns (25.731%)  route 4.823ns (74.269%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 18.007 - 8.000 ) 
    Source Clock Delay      (SCD):    10.590ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.664    10.590    has_liteeth.liteeth/eth_tx_clk
    SLICE_X46Y116        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518    11.108 r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           1.478    12.586    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid
    SLICE_X37Y112        LUT4 (Prop_lut4_I2_O)        0.152    12.738 r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4/O
                         net (fo=5, routed)           1.341    14.079    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I1_O)        0.358    14.437 f  has_liteeth.liteeth/storage_reg_i_47/O
                         net (fo=8, routed)           0.756    15.193    has_liteeth.liteeth/core_tx_converter_converter_mux0
    SLICE_X50Y118        LUT5 (Prop_lut5_I0_O)        0.322    15.515 r  has_liteeth.liteeth/storage_reg_i_46/O
                         net (fo=7, routed)           0.615    16.130    has_liteeth.liteeth/storage_reg_i_46_n_0
    SLICE_X50Y117        LUT5 (Prop_lut5_I2_O)        0.321    16.451 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q[5]_i_1/O
                         net (fo=2, routed)           0.633    17.085    has_liteeth.liteeth/core_tx_cdc_cdc_rdport_adr[5]
    SLICE_X55Y118        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994    13.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569    16.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.539    18.007    has_liteeth.liteeth/eth_tx_clk
    SLICE_X55Y118        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.538    18.545    
                         clock uncertainty           -0.058    18.488    
    SLICE_X55Y118        FDRE (Setup_fdre_C_D)       -0.275    18.213    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         18.213    
                         arrival time                         -17.085    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (maccore_ethphy_clkout0 rise@8.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 1.671ns (25.883%)  route 4.785ns (74.117%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.010ns = ( 18.010 - 8.000 ) 
    Source Clock Delay      (SCD):    10.590ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.664    10.590    has_liteeth.liteeth/eth_tx_clk
    SLICE_X46Y116        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518    11.108 r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           1.478    12.586    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid
    SLICE_X37Y112        LUT4 (Prop_lut4_I2_O)        0.152    12.738 r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4/O
                         net (fo=5, routed)           1.341    14.079    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I1_O)        0.358    14.437 f  has_liteeth.liteeth/storage_reg_i_47/O
                         net (fo=8, routed)           0.756    15.193    has_liteeth.liteeth/core_tx_converter_converter_mux0
    SLICE_X50Y118        LUT5 (Prop_lut5_I0_O)        0.322    15.515 r  has_liteeth.liteeth/storage_reg_i_46/O
                         net (fo=7, routed)           0.615    16.130    has_liteeth.liteeth/storage_reg_i_46_n_0
    SLICE_X50Y117        LUT5 (Prop_lut5_I2_O)        0.321    16.451 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q[5]_i_1/O
                         net (fo=2, routed)           0.595    17.046    has_liteeth.liteeth/core_tx_cdc_cdc_rdport_adr[5]
    SLICE_X50Y117        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994    13.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569    16.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.542    18.010    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y117        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.538    18.548    
                         clock uncertainty           -0.058    18.491    
    SLICE_X50Y117        FDRE (Setup_fdre_C_D)       -0.266    18.225    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         18.225    
                         arrival time                         -17.046    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.009ns
    Source Clock Delay      (SCD):    10.587ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.661    10.587    has_liteeth.liteeth/eth_tx_clk
    SLICE_X55Y117        FDPE                                         r  has_liteeth.liteeth/FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDPE (Prop_fdpe_C_Q)         0.456    11.043 r  has_liteeth.liteeth/FDPE_2/Q
                         net (fo=1, routed)           0.190    11.233    has_liteeth.liteeth/xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X55Y117        FDPE                                         r  has_liteeth.liteeth/FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V13                                               0.000     2.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     2.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     3.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     5.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994     7.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569    10.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.541    12.009    has_liteeth.liteeth/eth_tx_clk
    SLICE_X55Y117        FDPE                                         r  has_liteeth.liteeth/FDPE_3/C
                         clock pessimism              0.578    12.587    
                         clock uncertainty           -0.058    12.530    
    SLICE_X55Y117        FDPE (Setup_fdpe_C_D)       -0.047    12.483    has_liteeth.liteeth/FDPE_3
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (maccore_ethphy_clkout0 rise@8.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 1.671ns (26.714%)  route 4.584ns (73.286%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.011ns = ( 18.011 - 8.000 ) 
    Source Clock Delay      (SCD):    10.590ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.664    10.590    has_liteeth.liteeth/eth_tx_clk
    SLICE_X46Y116        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518    11.108 r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           1.478    12.586    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid
    SLICE_X37Y112        LUT4 (Prop_lut4_I2_O)        0.152    12.738 r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4/O
                         net (fo=5, routed)           1.341    14.079    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I1_O)        0.358    14.437 f  has_liteeth.liteeth/storage_reg_i_47/O
                         net (fo=8, routed)           0.756    15.193    has_liteeth.liteeth/core_tx_converter_converter_mux0
    SLICE_X50Y118        LUT5 (Prop_lut5_I0_O)        0.322    15.515 r  has_liteeth.liteeth/storage_reg_i_46/O
                         net (fo=7, routed)           0.655    16.170    has_liteeth.liteeth/storage_reg_i_46_n_0
    SLICE_X49Y117        LUT4 (Prop_lut4_I2_O)        0.321    16.491 r  has_liteeth.liteeth/storage_reg_i_2/O
                         net (fo=2, routed)           0.355    16.846    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_next_binary[4]
    SLICE_X48Y117        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994    13.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569    16.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.543    18.011    has_liteeth.liteeth/eth_tx_clk
    SLICE_X48Y117        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.554    18.565    
                         clock uncertainty           -0.058    18.508    
    SLICE_X48Y117        FDRE (Setup_fdre_C_D)       -0.253    18.255    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         18.255    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (maccore_ethphy_clkout0 rise@8.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 1.676ns (25.841%)  route 4.810ns (74.159%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.011ns = ( 18.011 - 8.000 ) 
    Source Clock Delay      (SCD):    10.590ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.664    10.590    has_liteeth.liteeth/eth_tx_clk
    SLICE_X46Y116        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518    11.108 r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           1.478    12.586    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid
    SLICE_X37Y112        LUT4 (Prop_lut4_I2_O)        0.152    12.738 r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4/O
                         net (fo=5, routed)           1.341    14.079    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I1_O)        0.358    14.437 f  has_liteeth.liteeth/storage_reg_i_47/O
                         net (fo=8, routed)           0.756    15.193    has_liteeth.liteeth/core_tx_converter_converter_mux0
    SLICE_X50Y118        LUT5 (Prop_lut5_I0_O)        0.322    15.515 r  has_liteeth.liteeth/storage_reg_i_46/O
                         net (fo=7, routed)           0.655    16.170    has_liteeth.liteeth/storage_reg_i_46_n_0
    SLICE_X49Y117        LUT3 (Prop_lut3_I1_O)        0.326    16.496 r  has_liteeth.liteeth/storage_reg_i_3/O
                         net (fo=2, routed)           0.580    17.076    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_next_binary[3]
    SLICE_X48Y117        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994    13.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569    16.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.543    18.011    has_liteeth.liteeth/eth_tx_clk
    SLICE_X48Y117        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism              0.554    18.565    
                         clock uncertainty           -0.058    18.508    
    SLICE_X48Y117        FDRE (Setup_fdre_C_D)       -0.016    18.492    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                         -17.076    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/storage_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (maccore_ethphy_clkout0 rise@8.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 1.352ns (23.984%)  route 4.285ns (76.016%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.045ns = ( 18.045 - 8.000 ) 
    Source Clock Delay      (SCD):    10.590ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.664    10.590    has_liteeth.liteeth/eth_tx_clk
    SLICE_X46Y116        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518    11.108 f  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           1.478    12.586    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid
    SLICE_X37Y112        LUT4 (Prop_lut4_I2_O)        0.152    12.738 f  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4/O
                         net (fo=5, routed)           1.341    14.079    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I1_O)        0.358    14.437 r  has_liteeth.liteeth/storage_reg_i_47/O
                         net (fo=8, routed)           0.620    15.057    has_liteeth.liteeth/core_tx_converter_converter_mux0
    SLICE_X50Y117        LUT5 (Prop_lut5_I0_O)        0.324    15.381 r  has_liteeth.liteeth/storage_reg_i_5/O
                         net (fo=2, routed)           0.847    16.228    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_next_binary[1]
    RAMB36_X2Y24         RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994    13.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569    16.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.578    18.045    has_liteeth.liteeth/eth_tx_clk
    RAMB36_X2Y24         RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/CLKARDCLK
                         clock pessimism              0.538    18.584    
                         clock uncertainty           -0.058    18.526    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.798    17.728    has_liteeth.liteeth/storage_reg
  -------------------------------------------------------------------
                         required time                         17.728    
                         arrival time                         -16.228    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/storage_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (maccore_ethphy_clkout0 rise@8.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.356ns (23.496%)  route 4.415ns (76.504%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.045ns = ( 18.045 - 8.000 ) 
    Source Clock Delay      (SCD):    10.590ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.664    10.590    has_liteeth.liteeth/eth_tx_clk
    SLICE_X46Y116        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y116        FDRE (Prop_fdre_C_Q)         0.518    11.108 f  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid_reg/Q
                         net (fo=8, routed)           1.478    12.586    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_valid
    SLICE_X37Y112        LUT4 (Prop_lut4_I2_O)        0.152    12.738 f  has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4/O
                         net (fo=5, routed)           1.341    14.079    has_liteeth.liteeth/core_tx_crc_pipe_valid_source_payload_data[7]_i_4_n_0
    SLICE_X48Y116        LUT4 (Prop_lut4_I1_O)        0.358    14.437 r  has_liteeth.liteeth/storage_reg_i_47/O
                         net (fo=8, routed)           0.620    15.057    has_liteeth.liteeth/core_tx_converter_converter_mux0
    SLICE_X50Y117        LUT4 (Prop_lut4_I0_O)        0.328    15.385 r  has_liteeth.liteeth/storage_reg_i_6/O
                         net (fo=2, routed)           0.977    16.362    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_next_binary[0]
    RAMB36_X2Y24         RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334    11.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994    13.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569    16.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.578    18.045    has_liteeth.liteeth/eth_tx_clk
    RAMB36_X2Y24         RAMB36E1                                     r  has_liteeth.liteeth/storage_reg/CLKARDCLK
                         clock pessimism              0.538    18.584    
                         clock uncertainty           -0.058    18.526    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.960    has_liteeth.liteeth/storage_reg
  -------------------------------------------------------------------
                         required time                         17.960    
                         arrival time                         -16.362    
  -------------------------------------------------------------------
                         slack                                  1.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_tx_crc_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_tx_crc_crc_packet_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (maccore_ethphy_clkout0 rise@0.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    1.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.623     3.689    has_liteeth.liteeth/eth_tx_clk
    SLICE_X23Y108        FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y108        FDSE (Prop_fdse_C_Q)         0.141     3.830 r  has_liteeth.liteeth/core_tx_crc_reg_reg[9]/Q
                         net (fo=2, routed)           0.067     3.897    has_liteeth.liteeth/core_tx_crc_reg_reg_n_0_[9]
    SLICE_X22Y108        LUT6 (Prop_lut6_I5_O)        0.045     3.942 r  has_liteeth.liteeth/core_tx_crc_crc_packet[14]_i_1/O
                         net (fo=1, routed)           0.000     3.942    has_liteeth.liteeth/core_tx_crc_crc_packet[14]_i_1_n_0
    SLICE_X22Y108        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.895     4.721    has_liteeth.liteeth/eth_tx_clk
    SLICE_X22Y108        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[14]/C
                         clock pessimism             -1.019     3.702    
    SLICE_X22Y108        FDRE (Hold_fdre_C_D)         0.120     3.822    has_liteeth.liteeth/core_tx_crc_crc_packet_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.822    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (maccore_ethphy_clkout0 rise@0.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    1.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.579     3.645    has_liteeth.liteeth/eth_tx_clk
    SLICE_X55Y117        FDPE                                         r  has_liteeth.liteeth/FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDPE (Prop_fdpe_C_Q)         0.141     3.786 r  has_liteeth.liteeth/FDPE_2/Q
                         net (fo=1, routed)           0.056     3.842    has_liteeth.liteeth/xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X55Y117        FDPE                                         r  has_liteeth.liteeth/FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.848     4.674    has_liteeth.liteeth/eth_tx_clk
    SLICE_X55Y117        FDPE                                         r  has_liteeth.liteeth/FDPE_3/C
                         clock pessimism             -1.029     3.645    
    SLICE_X55Y117        FDPE (Hold_fdpe_C_D)         0.075     3.720    has_liteeth.liteeth/FDPE_3
  -------------------------------------------------------------------
                         required time                         -3.720    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_tx_crc_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_tx_crc_reg_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (maccore_ethphy_clkout0 rise@0.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.142%)  route 0.123ns (39.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    0.994ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.623     3.689    has_liteeth.liteeth/eth_tx_clk
    SLICE_X21Y107        FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDSE (Prop_fdse_C_Q)         0.141     3.830 r  has_liteeth.liteeth/core_tx_crc_reg_reg[7]/Q
                         net (fo=2, routed)           0.123     3.954    has_liteeth.liteeth/core_tx_crc_reg_reg_n_0_[7]
    SLICE_X22Y107        LUT6 (Prop_lut6_I0_O)        0.045     3.999 r  has_liteeth.liteeth/core_tx_crc_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     3.999    has_liteeth.liteeth/core_tx_crc_crc_next_reg[15]
    SLICE_X22Y107        FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.895     4.721    has_liteeth.liteeth/eth_tx_clk
    SLICE_X22Y107        FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[15]/C
                         clock pessimism             -0.994     3.727    
    SLICE_X22Y107        FDSE (Hold_fdse_C_D)         0.121     3.848    has_liteeth.liteeth/core_tx_crc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.848    
                         arrival time                           3.999    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_tx_crc_reg_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_tx_crc_reg_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (maccore_ethphy_clkout0 rise@0.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.071%)  route 0.124ns (39.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    1.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.623     3.689    has_liteeth.liteeth/eth_tx_clk
    SLICE_X21Y109        FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y109        FDSE (Prop_fdse_C_Q)         0.141     3.830 r  has_liteeth.liteeth/core_tx_crc_reg_reg[28]/Q
                         net (fo=20, routed)          0.124     3.954    has_liteeth.liteeth/p_12_in
    SLICE_X20Y109        LUT3 (Prop_lut3_I0_O)        0.045     3.999 r  has_liteeth.liteeth/core_tx_crc_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     3.999    has_liteeth.liteeth/core_tx_crc_crc_next_reg[20]
    SLICE_X20Y109        FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.895     4.721    has_liteeth.liteeth/eth_tx_clk
    SLICE_X20Y109        FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[20]/C
                         clock pessimism             -1.019     3.702    
    SLICE_X20Y109        FDSE (Hold_fdse_C_D)         0.120     3.822    has_liteeth.liteeth/core_tx_crc_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.822    
                         arrival time                           3.999    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_tx_crc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_tx_crc_crc_packet_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (maccore_ethphy_clkout0 rise@0.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.938%)  route 0.159ns (46.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    0.994ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.623     3.689    has_liteeth.liteeth/eth_tx_clk
    SLICE_X23Y107        FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y107        FDSE (Prop_fdse_C_Q)         0.141     3.830 r  has_liteeth.liteeth/core_tx_crc_reg_reg[1]/Q
                         net (fo=2, routed)           0.159     3.989    has_liteeth.liteeth/core_tx_crc_reg_reg_n_0_[1]
    SLICE_X20Y107        LUT6 (Prop_lut6_I5_O)        0.045     4.034 r  has_liteeth.liteeth/core_tx_crc_crc_packet[22]_i_1/O
                         net (fo=1, routed)           0.000     4.034    has_liteeth.liteeth/core_tx_crc_crc_packet[22]_i_1_n_0
    SLICE_X20Y107        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.895     4.721    has_liteeth.liteeth/eth_tx_clk
    SLICE_X20Y107        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[22]/C
                         clock pessimism             -0.994     3.727    
    SLICE_X20Y107        FDRE (Hold_fdre_C_D)         0.120     3.847    has_liteeth.liteeth/core_tx_crc_crc_packet_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.847    
                         arrival time                           4.034    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_tx_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_tx_crc_crc_packet_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (maccore_ethphy_clkout0 rise@0.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.767%)  route 0.086ns (29.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    1.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.624     3.690    has_liteeth.liteeth/eth_tx_clk
    SLICE_X20Y106        FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y106        FDSE (Prop_fdse_C_Q)         0.164     3.854 r  has_liteeth.liteeth/core_tx_crc_reg_reg[29]/Q
                         net (fo=15, routed)          0.086     3.941    has_liteeth.liteeth/core_tx_crc_reg_reg_n_0_[29]
    SLICE_X21Y106        LUT6 (Prop_lut6_I3_O)        0.045     3.986 r  has_liteeth.liteeth/core_tx_crc_crc_packet[21]_i_1/O
                         net (fo=1, routed)           0.000     3.986    has_liteeth.liteeth/core_tx_crc_crc_packet[21]_i_1_n_0
    SLICE_X21Y106        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.896     4.722    has_liteeth.liteeth/eth_tx_clk
    SLICE_X21Y106        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[21]/C
                         clock pessimism             -1.019     3.703    
    SLICE_X21Y106        FDRE (Hold_fdre_C_D)         0.091     3.794    has_liteeth.liteeth/core_tx_crc_crc_packet_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.794    
                         arrival time                           3.986    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_tx_crc_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_tx_crc_crc_packet_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (maccore_ethphy_clkout0 rise@0.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.320%)  route 0.121ns (36.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    1.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.623     3.689    has_liteeth.liteeth/eth_tx_clk
    SLICE_X22Y107        FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDSE (Prop_fdse_C_Q)         0.164     3.853 r  has_liteeth.liteeth/core_tx_crc_reg_reg[15]/Q
                         net (fo=2, routed)           0.121     3.974    has_liteeth.liteeth/core_tx_crc_reg_reg_n_0_[15]
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.045     4.019 r  has_liteeth.liteeth/core_tx_crc_crc_packet[8]_i_1/O
                         net (fo=1, routed)           0.000     4.019    has_liteeth.liteeth/core_tx_crc_crc_packet[8]_i_1_n_0
    SLICE_X22Y108        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.895     4.721    has_liteeth.liteeth/eth_tx_clk
    SLICE_X22Y108        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[8]/C
                         clock pessimism             -1.016     3.705    
    SLICE_X22Y108        FDRE (Hold_fdre_C_D)         0.121     3.826    has_liteeth.liteeth/core_tx_crc_crc_packet_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.826    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_tx_crc_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_tx_crc_crc_packet_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (maccore_ethphy_clkout0 rise@0.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.723ns
    Source Clock Delay      (SCD):    3.690ns
    Clock Pessimism Removal (CPR):    1.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.624     3.690    has_liteeth.liteeth/eth_tx_clk
    SLICE_X19Y109        FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y109        FDSE (Prop_fdse_C_Q)         0.141     3.831 r  has_liteeth.liteeth/core_tx_crc_reg_reg[6]/Q
                         net (fo=2, routed)           0.115     3.946    has_liteeth.liteeth/core_tx_crc_reg_reg_n_0_[6]
    SLICE_X19Y108        LUT6 (Prop_lut6_I2_O)        0.045     3.991 r  has_liteeth.liteeth/core_tx_crc_crc_packet[17]_i_1/O
                         net (fo=1, routed)           0.000     3.991    has_liteeth.liteeth/core_tx_crc_crc_packet[17]_i_1_n_0
    SLICE_X19Y108        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.897     4.723    has_liteeth.liteeth/eth_tx_clk
    SLICE_X19Y108        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[17]/C
                         clock pessimism             -1.017     3.706    
    SLICE_X19Y108        FDRE (Hold_fdre_C_D)         0.091     3.797    has_liteeth.liteeth/core_tx_crc_crc_packet_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.797    
                         arrival time                           3.991    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_tx_crc_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_tx_crc_crc_packet_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (maccore_ethphy_clkout0 rise@0.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.122%)  route 0.118ns (38.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    1.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.623     3.689    has_liteeth.liteeth/eth_tx_clk
    SLICE_X21Y107        FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDSE (Prop_fdse_C_Q)         0.141     3.830 r  has_liteeth.liteeth/core_tx_crc_reg_reg[5]/Q
                         net (fo=2, routed)           0.118     3.949    has_liteeth.liteeth/core_tx_crc_reg_reg_n_0_[5]
    SLICE_X21Y108        LUT6 (Prop_lut6_I1_O)        0.045     3.994 r  has_liteeth.liteeth/core_tx_crc_crc_packet[18]_i_1/O
                         net (fo=1, routed)           0.000     3.994    has_liteeth.liteeth/core_tx_crc_crc_packet[18]_i_1_n_0
    SLICE_X21Y108        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.895     4.721    has_liteeth.liteeth/eth_tx_clk
    SLICE_X21Y108        FDRE                                         r  has_liteeth.liteeth/core_tx_crc_crc_packet_reg[18]/C
                         clock pessimism             -1.016     3.705    
    SLICE_X21Y108        FDRE (Hold_fdre_C_D)         0.092     3.797    has_liteeth.liteeth/core_tx_crc_crc_packet_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.797    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 has_liteeth.liteeth/core_tx_crc_reg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/core_tx_crc_reg_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             maccore_ethphy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (maccore_ethphy_clkout0 rise@0.000ns - maccore_ethphy_clkout0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.818%)  route 0.153ns (45.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.722ns
    Source Clock Delay      (SCD):    3.689ns
    Clock Pessimism Removal (CPR):    1.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.623     3.689    has_liteeth.liteeth/eth_tx_clk
    SLICE_X21Y107        FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDSE (Prop_fdse_C_Q)         0.141     3.830 r  has_liteeth.liteeth/core_tx_crc_reg_reg[13]/Q
                         net (fo=2, routed)           0.153     3.984    has_liteeth.liteeth/core_tx_crc_reg_reg_n_0_[13]
    SLICE_X20Y106        LUT3 (Prop_lut3_I0_O)        0.045     4.029 r  has_liteeth.liteeth/core_tx_crc_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     4.029    has_liteeth.liteeth/core_tx_crc_crc_next_reg[21]
    SLICE_X20Y106        FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.896     4.722    has_liteeth.liteeth/eth_tx_clk
    SLICE_X20Y106        FDSE                                         r  has_liteeth.liteeth/core_tx_crc_reg_reg[21]/C
                         clock pessimism             -1.016     3.706    
    SLICE_X20Y106        FDSE (Hold_fdse_C_D)         0.120     3.826    has_liteeth.liteeth/core_tx_crc_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.826    
                         arrival time                           4.029    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         maccore_ethphy_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { has_liteeth.liteeth/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y24    has_liteeth.liteeth/storage_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   has_liteeth.liteeth/BUFG_1/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80    has_liteeth.liteeth/ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77    has_liteeth.liteeth/ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75    has_liteeth.liteeth/ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76    has_liteeth.liteeth/ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78    has_liteeth.liteeth/ODDR_5/C
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X55Y117   has_liteeth.liteeth/FDPE_2/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X55Y117   has_liteeth.liteeth/FDPE_3/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X55Y117   has_liteeth.liteeth/FDPE_2/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X55Y117   has_liteeth.liteeth/FDPE_2/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X55Y117   has_liteeth.liteeth/FDPE_3/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X55Y117   has_liteeth.liteeth/FDPE_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y112   has_liteeth.liteeth/FSM_onehot_txdatapath_bufferizeendpoints_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y112   has_liteeth.liteeth/FSM_onehot_txdatapath_bufferizeendpoints_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y111   has_liteeth.liteeth/FSM_onehot_txdatapath_bufferizeendpoints_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y111   has_liteeth.liteeth/FSM_onehot_txdatapath_bufferizeendpoints_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y112   has_liteeth.liteeth/FSM_onehot_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y112   has_liteeth.liteeth/FSM_onehot_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X55Y117   has_liteeth.liteeth/FDPE_2/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X55Y117   has_liteeth.liteeth/FDPE_2/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X55Y117   has_liteeth.liteeth/FDPE_3/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X55Y117   has_liteeth.liteeth/FDPE_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y112   has_liteeth.liteeth/FSM_onehot_txdatapath_bufferizeendpoints_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X37Y112   has_liteeth.liteeth/FSM_onehot_txdatapath_bufferizeendpoints_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y111   has_liteeth.liteeth/FSM_onehot_txdatapath_bufferizeendpoints_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y111   has_liteeth.liteeth/FSM_onehot_txdatapath_bufferizeendpoints_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y112   has_liteeth.liteeth/FSM_onehot_txdatapath_liteethmacpreambleinserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y112   has_liteeth.liteeth/FSM_onehot_txdatapath_liteethmacpreambleinserter_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  maccore_ethphy_clkout1
  To Clock:  maccore_ethphy_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         maccore_ethphy_clkout1
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { has_liteeth.liteeth/PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y6   has_liteeth.liteeth/BUFG_2/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    has_liteeth.liteeth/ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  has_liteeth.liteeth/PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  has_liteeth.liteeth/PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { has_liteeth.liteeth/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  has_liteeth.liteeth/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  has_liteeth.liteeth/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  has_liteeth.liteeth/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  has_liteeth.liteeth/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.229ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (sys_clk_pin rise@11.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.580ns (26.508%)  route 1.608ns (73.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 16.041 - 11.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.660     5.345    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDRE (Prop_fdre_C_Q)         0.456     5.801 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.457    has_dram.reset_controller/ext_rst2_n
    SLICE_X45Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.581 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          0.952     7.533    has_dram.reset_controller/clear
    SLICE_X44Y151        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542    16.041    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y151        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[0]/C
                         clock pessimism              0.279    16.321    
                         clock uncertainty           -0.035    16.285    
    SLICE_X44Y151        FDRE (Setup_fdre_C_R)       -0.524    15.761    has_dram.reset_controller/pll_rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.761    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  8.229    

Slack (MET) :             8.229ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (sys_clk_pin rise@11.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.580ns (26.508%)  route 1.608ns (73.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 16.041 - 11.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.660     5.345    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDRE (Prop_fdre_C_Q)         0.456     5.801 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.457    has_dram.reset_controller/ext_rst2_n
    SLICE_X45Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.581 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          0.952     7.533    has_dram.reset_controller/clear
    SLICE_X44Y151        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542    16.041    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y151        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[1]/C
                         clock pessimism              0.279    16.321    
                         clock uncertainty           -0.035    16.285    
    SLICE_X44Y151        FDRE (Setup_fdre_C_R)       -0.524    15.761    has_dram.reset_controller/pll_rst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.761    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  8.229    

Slack (MET) :             8.229ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (sys_clk_pin rise@11.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.580ns (26.508%)  route 1.608ns (73.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 16.041 - 11.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.660     5.345    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDRE (Prop_fdre_C_Q)         0.456     5.801 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.457    has_dram.reset_controller/ext_rst2_n
    SLICE_X45Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.581 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          0.952     7.533    has_dram.reset_controller/clear
    SLICE_X44Y151        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542    16.041    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y151        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[2]/C
                         clock pessimism              0.279    16.321    
                         clock uncertainty           -0.035    16.285    
    SLICE_X44Y151        FDRE (Setup_fdre_C_R)       -0.524    15.761    has_dram.reset_controller/pll_rst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.761    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  8.229    

Slack (MET) :             8.229ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (sys_clk_pin rise@11.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.580ns (26.508%)  route 1.608ns (73.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 16.041 - 11.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.660     5.345    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDRE (Prop_fdre_C_Q)         0.456     5.801 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.457    has_dram.reset_controller/ext_rst2_n
    SLICE_X45Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.581 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          0.952     7.533    has_dram.reset_controller/clear
    SLICE_X44Y151        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542    16.041    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y151        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[3]/C
                         clock pessimism              0.279    16.321    
                         clock uncertainty           -0.035    16.285    
    SLICE_X44Y151        FDRE (Setup_fdre_C_R)       -0.524    15.761    has_dram.reset_controller/pll_rst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.761    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  8.229    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (sys_clk_pin rise@11.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.580ns (28.332%)  route 1.467ns (71.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 16.041 - 11.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.660     5.345    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDRE (Prop_fdre_C_Q)         0.456     5.801 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.457    has_dram.reset_controller/ext_rst2_n
    SLICE_X45Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.581 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          0.811     7.392    has_dram.reset_controller/clear
    SLICE_X44Y152        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542    16.041    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y152        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[4]/C
                         clock pessimism              0.279    16.321    
                         clock uncertainty           -0.035    16.285    
    SLICE_X44Y152        FDRE (Setup_fdre_C_R)       -0.524    15.761    has_dram.reset_controller/pll_rst_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.761    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (sys_clk_pin rise@11.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.580ns (28.332%)  route 1.467ns (71.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 16.041 - 11.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.660     5.345    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDRE (Prop_fdre_C_Q)         0.456     5.801 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.457    has_dram.reset_controller/ext_rst2_n
    SLICE_X45Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.581 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          0.811     7.392    has_dram.reset_controller/clear
    SLICE_X44Y152        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542    16.041    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y152        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[5]/C
                         clock pessimism              0.279    16.321    
                         clock uncertainty           -0.035    16.285    
    SLICE_X44Y152        FDRE (Setup_fdre_C_R)       -0.524    15.761    has_dram.reset_controller/pll_rst_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.761    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (sys_clk_pin rise@11.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.580ns (28.332%)  route 1.467ns (71.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 16.041 - 11.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.660     5.345    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDRE (Prop_fdre_C_Q)         0.456     5.801 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.457    has_dram.reset_controller/ext_rst2_n
    SLICE_X45Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.581 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          0.811     7.392    has_dram.reset_controller/clear
    SLICE_X44Y152        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542    16.041    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y152        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[6]/C
                         clock pessimism              0.279    16.321    
                         clock uncertainty           -0.035    16.285    
    SLICE_X44Y152        FDRE (Setup_fdre_C_R)       -0.524    15.761    has_dram.reset_controller/pll_rst_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.761    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (sys_clk_pin rise@11.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.580ns (28.332%)  route 1.467ns (71.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 16.041 - 11.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.660     5.345    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDRE (Prop_fdre_C_Q)         0.456     5.801 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.457    has_dram.reset_controller/ext_rst2_n
    SLICE_X45Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.581 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          0.811     7.392    has_dram.reset_controller/clear
    SLICE_X44Y152        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.542    16.041    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y152        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[7]/C
                         clock pessimism              0.279    16.321    
                         clock uncertainty           -0.035    16.285    
    SLICE_X44Y152        FDRE (Setup_fdre_C_R)       -0.524    15.761    has_dram.reset_controller/pll_rst_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.761    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.519ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (sys_clk_pin rise@11.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.580ns (30.584%)  route 1.316ns (69.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 16.040 - 11.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.660     5.345    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDRE (Prop_fdre_C_Q)         0.456     5.801 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.457    has_dram.reset_controller/ext_rst2_n
    SLICE_X45Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.581 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          0.660     7.241    has_dram.reset_controller/clear
    SLICE_X44Y153        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.541    16.040    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y153        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[10]/C
                         clock pessimism              0.279    16.320    
                         clock uncertainty           -0.035    16.284    
    SLICE_X44Y153        FDRE (Setup_fdre_C_R)       -0.524    15.760    has_dram.reset_controller/pll_rst_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.760    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                  8.519    

Slack (MET) :             8.519ns  (required time - arrival time)
  Source:                 has_dram.reset_controller/ext_rst2_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (sys_clk_pin rise@11.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.580ns (30.584%)  route 1.316ns (69.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 16.040 - 11.000 ) 
    Source Clock Delay      (SCD):    5.345ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.660     5.345    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDRE (Prop_fdre_C_Q)         0.456     5.801 f  has_dram.reset_controller/ext_rst2_n_reg/Q
                         net (fo=1, routed)           0.656     6.457    has_dram.reset_controller/ext_rst2_n
    SLICE_X45Y156        LUT1 (Prop_lut1_I0_O)        0.124     6.581 r  has_dram.reset_controller/pll_rst_cnt[0]_i_1/O
                         net (fo=19, routed)          0.660     7.241    has_dram.reset_controller/clear
    SLICE_X44Y153        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.541    16.040    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y153        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[11]/C
                         clock pessimism              0.279    16.320    
                         clock uncertainty           -0.035    16.284    
    SLICE_X44Y153        FDRE (Setup_fdre_C_R)       -0.524    15.760    has_dram.reset_controller/pll_rst_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.760    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                  8.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 has_dram.reset_controller/pll_rst_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/litedram/FDCE/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.209ns (41.925%)  route 0.290ns (58.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.584     1.529    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y155        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y155        FDRE (Prop_fdre_C_Q)         0.164     1.693 f  has_dram.reset_controller/pll_rst_cnt_reg[18]/Q
                         net (fo=2, routed)           0.063     1.756    has_dram.reset_controller/pll_rst_cnt_reg[18]
    SLICE_X45Y155        LUT1 (Prop_lut1_I0_O)        0.045     1.801 r  has_dram.reset_controller/FDCE_i_1/O
                         net (fo=20, routed)          0.226     2.027    has_dram.dram/litedram/pll_rst
    SLICE_X43Y148        FDCE                                         r  has_dram.dram/litedram/FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     2.051    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X43Y148        FDCE                                         r  has_dram.dram/litedram/FDCE/C
                         clock pessimism             -0.248     1.803    
    SLICE_X43Y148        FDCE (Hold_fdce_C_D)         0.070     1.873    has_dram.dram/litedram/FDCE
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/litedram/FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.532    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X43Y148        FDCE                                         r  has_dram.dram/litedram/FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  has_dram.dram/litedram/FDCE_3/Q
                         net (fo=1, routed)           0.112     1.785    has_dram.dram/litedram/builder_reset3
    SLICE_X42Y148        FDCE                                         r  has_dram.dram/litedram/FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     2.051    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X42Y148        FDCE                                         r  has_dram.dram/litedram/FDCE_4/C
                         clock pessimism             -0.506     1.545    
    SLICE_X42Y148        FDCE (Hold_fdce_C_D)         0.059     1.604    has_dram.dram/litedram/FDCE_4
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 has_dram.reset_controller/ext_rst1_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.reset_controller/ext_rst2_n_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.584     1.529    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst1_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y156        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  has_dram.reset_controller/ext_rst1_n_reg/Q
                         net (fo=1, routed)           0.170     1.840    has_dram.reset_controller/ext_rst1_n
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     2.048    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst2_n_reg/C
                         clock pessimism             -0.519     1.529    
    SLICE_X45Y156        FDRE (Hold_fdre_C_D)         0.066     1.595    has_dram.reset_controller/ext_rst2_n_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 has_dram.reset_controller/pll_rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.530    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y151        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y151        FDRE (Prop_fdre_C_Q)         0.164     1.694 r  has_dram.reset_controller/pll_rst_cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.808    has_dram.reset_controller/pll_rst_cnt_reg_n_0_[2]
    SLICE_X44Y151        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  has_dram.reset_controller/pll_rst_cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.918    has_dram.reset_controller/pll_rst_cnt_reg[0]_i_2_n_5
    SLICE_X44Y151        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.855     2.049    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y151        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[2]/C
                         clock pessimism             -0.519     1.530    
    SLICE_X44Y151        FDRE (Hold_fdre_C_D)         0.134     1.664    has_dram.reset_controller/pll_rst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 has_dram.reset_controller/pll_rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.530    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y152        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y152        FDRE (Prop_fdre_C_Q)         0.164     1.694 r  has_dram.reset_controller/pll_rst_cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.808    has_dram.reset_controller/pll_rst_cnt_reg_n_0_[6]
    SLICE_X44Y152        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  has_dram.reset_controller/pll_rst_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    has_dram.reset_controller/pll_rst_cnt_reg[4]_i_1_n_5
    SLICE_X44Y152        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.855     2.049    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y152        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[6]/C
                         clock pessimism             -0.519     1.530    
    SLICE_X44Y152        FDRE (Hold_fdre_C_D)         0.134     1.664    has_dram.reset_controller/pll_rst_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 has_dram.reset_controller/pll_rst_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.584     1.529    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y153        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y153        FDRE (Prop_fdre_C_Q)         0.164     1.693 r  has_dram.reset_controller/pll_rst_cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.807    has_dram.reset_controller/pll_rst_cnt_reg_n_0_[10]
    SLICE_X44Y153        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  has_dram.reset_controller/pll_rst_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    has_dram.reset_controller/pll_rst_cnt_reg[8]_i_1_n_5
    SLICE_X44Y153        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     2.048    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y153        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[10]/C
                         clock pessimism             -0.519     1.529    
    SLICE_X44Y153        FDRE (Hold_fdre_C_D)         0.134     1.663    has_dram.reset_controller/pll_rst_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 has_dram.reset_controller/pll_rst_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.reset_controller/pll_rst_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.584     1.529    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y154        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y154        FDRE (Prop_fdre_C_Q)         0.164     1.693 r  has_dram.reset_controller/pll_rst_cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     1.807    has_dram.reset_controller/pll_rst_cnt_reg_n_0_[14]
    SLICE_X44Y154        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  has_dram.reset_controller/pll_rst_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    has_dram.reset_controller/pll_rst_cnt_reg[12]_i_1_n_5
    SLICE_X44Y154        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     2.048    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X44Y154        FDRE                                         r  has_dram.reset_controller/pll_rst_cnt_reg[14]/C
                         clock pessimism             -0.519     1.529    
    SLICE_X44Y154        FDRE (Hold_fdre_C_D)         0.134     1.663    has_dram.reset_controller/pll_rst_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/litedram/FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.532    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X42Y148        FDCE                                         r  has_dram.dram/litedram/FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDCE (Prop_fdce_C_Q)         0.164     1.696 r  has_dram.dram/litedram/FDCE_5/Q
                         net (fo=1, routed)           0.170     1.866    has_dram.dram/litedram/builder_reset5
    SLICE_X42Y148        FDCE                                         r  has_dram.dram/litedram/FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     2.051    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X42Y148        FDCE                                         r  has_dram.dram/litedram/FDCE_6/C
                         clock pessimism             -0.519     1.532    
    SLICE_X42Y148        FDCE (Hold_fdce_C_D)         0.063     1.595    has_dram.dram/litedram/FDCE_6
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/litedram/FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.532    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X43Y148        FDCE                                         r  has_dram.dram/litedram/FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  has_dram.dram/litedram/FDCE_1/Q
                         net (fo=1, routed)           0.201     1.874    has_dram.dram/litedram/builder_reset1
    SLICE_X43Y148        FDCE                                         r  has_dram.dram/litedram/FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     2.051    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X43Y148        FDCE                                         r  has_dram.dram/litedram/FDCE_2/C
                         clock pessimism             -0.519     1.532    
    SLICE_X43Y148        FDCE (Hold_fdce_C_D)         0.070     1.602    has_dram.dram/litedram/FDCE_2
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/litedram/FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.868%)  route 0.204ns (59.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.532    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X43Y148        FDCE                                         r  has_dram.dram/litedram/FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDCE (Prop_fdce_C_Q)         0.141     1.673 r  has_dram.dram/litedram/FDCE_2/Q
                         net (fo=1, routed)           0.204     1.877    has_dram.dram/litedram/builder_reset2
    SLICE_X43Y148        FDCE                                         r  has_dram.dram/litedram/FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.858     2.051    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    SLICE_X43Y148        FDCE                                         r  has_dram.dram/litedram/FDCE_3/C
                         clock pessimism             -0.519     1.532    
    SLICE_X43Y148        FDCE (Hold_fdce_C_D)         0.072     1.604    has_dram.dram/litedram/FDCE_3
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { ext_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         11.000      8.845      BUFGCTRL_X0Y8   ext_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         11.000      9.751      PLLE2_ADV_X0Y2  has_dram.dram/litedram/PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         11.000      10.000     SLICE_X43Y148   has_dram.dram/litedram/FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         11.000      10.000     SLICE_X43Y148   has_dram.dram/litedram/FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         11.000      10.000     SLICE_X43Y148   has_dram.dram/litedram/FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         11.000      10.000     SLICE_X43Y148   has_dram.dram/litedram/FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         11.000      10.000     SLICE_X42Y148   has_dram.dram/litedram/FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         11.000      10.000     SLICE_X42Y148   has_dram.dram/litedram/FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         11.000      10.000     SLICE_X42Y148   has_dram.dram/litedram/FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         11.000      10.000     SLICE_X42Y148   has_dram.dram/litedram/FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        11.000      41.633     PLLE2_ADV_X0Y2  has_dram.dram/litedram/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         5.500       2.500      PLLE2_ADV_X0Y2  has_dram.dram/litedram/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         5.500       2.500      PLLE2_ADV_X0Y2  has_dram.dram/litedram/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.500       5.000      SLICE_X43Y148   has_dram.dram/litedram/FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.500       5.000      SLICE_X43Y148   has_dram.dram/litedram/FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.500       5.000      SLICE_X43Y148   has_dram.dram/litedram/FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.500       5.000      SLICE_X43Y148   has_dram.dram/litedram/FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.500       5.000      SLICE_X43Y148   has_dram.dram/litedram/FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.500       5.000      SLICE_X43Y148   has_dram.dram/litedram/FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.500       5.000      SLICE_X43Y148   has_dram.dram/litedram/FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.500       5.000      SLICE_X43Y148   has_dram.dram/litedram/FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         5.500       2.500      PLLE2_ADV_X0Y2  has_dram.dram/litedram/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         5.500       2.500      PLLE2_ADV_X0Y2  has_dram.dram/litedram/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.500       5.000      SLICE_X43Y148   has_dram.dram/litedram/FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.500       5.000      SLICE_X43Y148   has_dram.dram/litedram/FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.500       5.000      SLICE_X43Y148   has_dram.dram/litedram/FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.500       5.000      SLICE_X43Y148   has_dram.dram/litedram/FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.500       5.000      SLICE_X43Y148   has_dram.dram/litedram/FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.500       5.000      SLICE_X43Y148   has_dram.dram/litedram/FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.500       5.000      SLICE_X43Y148   has_dram.dram/litedram/FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.500       5.000      SLICE_X43Y148   has_dram.dram/litedram/FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  builder_pll_fb
  To Clock:  builder_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_pll_fb
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { has_dram.dram/litedram/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         11.000      9.751      PLLE2_ADV_X0Y2  has_dram.dram/litedram/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         11.000      9.751      PLLE2_ADV_X0Y2  has_dram.dram/litedram/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        11.000      41.633     PLLE2_ADV_X0Y2  has_dram.dram/litedram/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       11.000      149.000    PLLE2_ADV_X0Y2  has_dram.dram/litedram/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_clkout0
  To Clock:  main_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            2  Failing Endpoints,  Worst Slack       -0.236ns,  Total Violation       -0.472ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/FDPE/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.642ns
    Source Clock Delay      (SCD):    9.155ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.665     9.155    has_dram.dram/litedram/iodelay_clk
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y179       FDPE (Prop_fdpe_C_Q)         0.518     9.673 r  has_dram.dram/litedram/FDPE/Q
                         net (fo=1, routed)           0.190     9.863    has_dram.dram/litedram/builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     2.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     5.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     7.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.755     9.003    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.094 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.548    10.642    has_dram.dram/litedram/iodelay_clk
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE_1/C
                         clock pessimism              0.514    11.155    
                         clock uncertainty           -0.056    11.099    
    SLICE_X124Y179       FDPE (Setup_fdpe_C_D)       -0.016    11.083    has_dram.dram/litedram/FDPE_1
  -------------------------------------------------------------------
                         required time                         11.083    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (main_clkout0 rise@5.500ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.842ns (33.586%)  route 1.665ns (66.414%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 14.146 - 5.500 ) 
    Source Clock Delay      (SCD):    9.159ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.669     9.159    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y184       FDSE (Prop_fdse_C_Q)         0.419     9.578 r  has_dram.dram/litedram/main_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    10.460    has_dram.dram/litedram/main_reset_counter[1]
    SLICE_X123Y184       LUT4 (Prop_lut4_I0_O)        0.299    10.759 r  has_dram.dram/litedram/main_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.446    11.205    has_dram.dram/litedram/main_reset_counter[3]_i_1_n_0
    SLICE_X123Y184       LUT3 (Prop_lut3_I0_O)        0.124    11.329 r  has_dram.dram/litedram/main_ic_reset_i_1/O
                         net (fo=1, routed)           0.338    11.666    has_dram.dram/litedram/main_ic_reset_i_1_n_0
    SLICE_X122Y184       FDRE                                         r  has_dram.dram/litedram/main_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.500     5.500 r  
    R4                                                0.000     5.500 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.500    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.905 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     8.909    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.000 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    10.665    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.748 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.755    12.503    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.594 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.552    14.146    has_dram.dram/litedram/iodelay_clk
    SLICE_X122Y184       FDRE                                         r  has_dram.dram/litedram/main_ic_reset_reg/C
                         clock pessimism              0.492    14.637    
                         clock uncertainty           -0.056    14.581    
    SLICE_X122Y184       FDRE (Setup_fdre_C_D)       -0.067    14.514    has_dram.dram/litedram/main_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (main_clkout0 rise@5.500ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.718ns (32.297%)  route 1.505ns (67.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 14.146 - 5.500 ) 
    Source Clock Delay      (SCD):    9.159ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.669     9.159    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y184       FDSE (Prop_fdse_C_Q)         0.419     9.578 r  has_dram.dram/litedram/main_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    10.460    has_dram.dram/litedram/main_reset_counter[1]
    SLICE_X123Y184       LUT4 (Prop_lut4_I0_O)        0.299    10.759 r  has_dram.dram/litedram/main_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.624    11.383    has_dram.dram/litedram/main_reset_counter[3]_i_1_n_0
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.500     5.500 r  
    R4                                                0.000     5.500 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.500    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.905 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     8.909    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.000 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    10.665    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.748 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.755    12.503    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.594 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.552    14.146    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/C
                         clock pessimism              0.514    14.659    
                         clock uncertainty           -0.056    14.603    
    SLICE_X123Y184       FDSE (Setup_fdse_C_CE)      -0.205    14.398    has_dram.dram/litedram/main_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (main_clkout0 rise@5.500ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.718ns (32.297%)  route 1.505ns (67.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 14.146 - 5.500 ) 
    Source Clock Delay      (SCD):    9.159ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.669     9.159    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y184       FDSE (Prop_fdse_C_Q)         0.419     9.578 r  has_dram.dram/litedram/main_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    10.460    has_dram.dram/litedram/main_reset_counter[1]
    SLICE_X123Y184       LUT4 (Prop_lut4_I0_O)        0.299    10.759 r  has_dram.dram/litedram/main_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.624    11.383    has_dram.dram/litedram/main_reset_counter[3]_i_1_n_0
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.500     5.500 r  
    R4                                                0.000     5.500 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.500    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.905 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     8.909    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.000 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    10.665    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.748 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.755    12.503    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.594 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.552    14.146    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
                         clock pessimism              0.514    14.659    
                         clock uncertainty           -0.056    14.603    
    SLICE_X123Y184       FDSE (Setup_fdse_C_CE)      -0.205    14.398    has_dram.dram/litedram/main_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (main_clkout0 rise@5.500ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.718ns (32.297%)  route 1.505ns (67.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 14.146 - 5.500 ) 
    Source Clock Delay      (SCD):    9.159ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.669     9.159    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y184       FDSE (Prop_fdse_C_Q)         0.419     9.578 r  has_dram.dram/litedram/main_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    10.460    has_dram.dram/litedram/main_reset_counter[1]
    SLICE_X123Y184       LUT4 (Prop_lut4_I0_O)        0.299    10.759 r  has_dram.dram/litedram/main_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.624    11.383    has_dram.dram/litedram/main_reset_counter[3]_i_1_n_0
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.500     5.500 r  
    R4                                                0.000     5.500 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.500    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.905 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     8.909    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.000 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    10.665    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.748 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.755    12.503    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.594 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.552    14.146    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/C
                         clock pessimism              0.514    14.659    
                         clock uncertainty           -0.056    14.603    
    SLICE_X123Y184       FDSE (Setup_fdse_C_CE)      -0.205    14.398    has_dram.dram/litedram/main_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (main_clkout0 rise@5.500ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.718ns (32.297%)  route 1.505ns (67.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 14.146 - 5.500 ) 
    Source Clock Delay      (SCD):    9.159ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.669     9.159    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y184       FDSE (Prop_fdse_C_Q)         0.419     9.578 r  has_dram.dram/litedram/main_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.882    10.460    has_dram.dram/litedram/main_reset_counter[1]
    SLICE_X123Y184       LUT4 (Prop_lut4_I0_O)        0.299    10.759 r  has_dram.dram/litedram/main_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.624    11.383    has_dram.dram/litedram/main_reset_counter[3]_i_1_n_0
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.500     5.500 r  
    R4                                                0.000     5.500 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.500    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.905 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     8.909    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.000 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    10.665    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.748 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.755    12.503    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.594 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.552    14.146    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/C
                         clock pessimism              0.514    14.659    
                         clock uncertainty           -0.056    14.603    
    SLICE_X123Y184       FDSE (Setup_fdse_C_CE)      -0.205    14.398    has_dram.dram/litedram/main_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (main_clkout0 rise@5.500ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.478ns (35.524%)  route 0.868ns (64.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 14.146 - 5.500 ) 
    Source Clock Delay      (SCD):    9.155ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.665     9.155    has_dram.dram/litedram/iodelay_clk
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y179       FDPE (Prop_fdpe_C_Q)         0.478     9.633 r  has_dram.dram/litedram/FDPE_1/Q
                         net (fo=5, routed)           0.868    10.501    has_dram.dram/litedram/iodelay_rst
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.500     5.500 r  
    R4                                                0.000     5.500 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.500    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.905 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     8.909    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.000 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    10.665    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.748 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.755    12.503    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.594 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.552    14.146    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/C
                         clock pessimism              0.475    14.620    
                         clock uncertainty           -0.056    14.564    
    SLICE_X123Y184       FDSE (Setup_fdse_C_S)       -0.600    13.964    has_dram.dram/litedram/main_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (main_clkout0 rise@5.500ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.478ns (35.524%)  route 0.868ns (64.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 14.146 - 5.500 ) 
    Source Clock Delay      (SCD):    9.155ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.665     9.155    has_dram.dram/litedram/iodelay_clk
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y179       FDPE (Prop_fdpe_C_Q)         0.478     9.633 r  has_dram.dram/litedram/FDPE_1/Q
                         net (fo=5, routed)           0.868    10.501    has_dram.dram/litedram/iodelay_rst
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.500     5.500 r  
    R4                                                0.000     5.500 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.500    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.905 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     8.909    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.000 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    10.665    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.748 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.755    12.503    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.594 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.552    14.146    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
                         clock pessimism              0.475    14.620    
                         clock uncertainty           -0.056    14.564    
    SLICE_X123Y184       FDSE (Setup_fdse_C_S)       -0.600    13.964    has_dram.dram/litedram/main_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (main_clkout0 rise@5.500ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.478ns (35.524%)  route 0.868ns (64.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 14.146 - 5.500 ) 
    Source Clock Delay      (SCD):    9.155ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.665     9.155    has_dram.dram/litedram/iodelay_clk
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y179       FDPE (Prop_fdpe_C_Q)         0.478     9.633 r  has_dram.dram/litedram/FDPE_1/Q
                         net (fo=5, routed)           0.868    10.501    has_dram.dram/litedram/iodelay_rst
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.500     5.500 r  
    R4                                                0.000     5.500 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.500    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.905 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     8.909    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.000 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    10.665    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.748 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.755    12.503    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.594 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.552    14.146    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/C
                         clock pessimism              0.475    14.620    
                         clock uncertainty           -0.056    14.564    
    SLICE_X123Y184       FDSE (Setup_fdse_C_S)       -0.600    13.964    has_dram.dram/litedram/main_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (main_clkout0 rise@5.500ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.478ns (35.524%)  route 0.868ns (64.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.646ns = ( 14.146 - 5.500 ) 
    Source Clock Delay      (SCD):    9.155ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.665     9.155    has_dram.dram/litedram/iodelay_clk
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y179       FDPE (Prop_fdpe_C_Q)         0.478     9.633 r  has_dram.dram/litedram/FDPE_1/Q
                         net (fo=5, routed)           0.868    10.501    has_dram.dram/litedram/iodelay_rst
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      5.500     5.500 r  
    R4                                                0.000     5.500 r  ext_clk (IN)
                         net (fo=0)                   0.000     5.500    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.905 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     8.909    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     9.000 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    10.665    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.748 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.755    12.503    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.594 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.552    14.146    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/C
                         clock pessimism              0.475    14.620    
                         clock uncertainty           -0.056    14.564    
    SLICE_X123Y184       FDSE (Setup_fdse_C_S)       -0.600    13.964    has_dram.dram/litedram/main_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  3.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/FDPE/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.583     2.778    has_dram.dram/litedram/iodelay_clk
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y179       FDPE (Prop_fdpe_C_Q)         0.164     2.942 r  has_dram.dram/litedram/FDPE/Q
                         net (fo=1, routed)           0.056     2.998    has_dram.dram/litedram/builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.851     3.621    has_dram.dram/litedram/iodelay_clk
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE_1/C
                         clock pessimism             -0.843     2.778    
    SLICE_X124Y179       FDPE (Hold_fdpe_C_D)         0.060     2.838    has_dram.dram/litedram/FDPE_1
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.231ns (57.665%)  route 0.170ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.587     2.782    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y184       FDSE (Prop_fdse_C_Q)         0.128     2.910 r  has_dram.dram/litedram/main_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.170     3.080    has_dram.dram/litedram/main_reset_counter[1]
    SLICE_X123Y184       LUT4 (Prop_lut4_I2_O)        0.103     3.183 r  has_dram.dram/litedram/main_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.183    has_dram.dram/litedram/main_reset_counter[3]_i_2_n_0
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.855     3.625    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/C
                         clock pessimism             -0.843     2.782    
    SLICE_X123Y184       FDSE (Hold_fdse_C_D)         0.107     2.889    has_dram.dram/litedram/main_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.238%)  route 0.170ns (42.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.587     2.782    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y184       FDSE (Prop_fdse_C_Q)         0.128     2.910 r  has_dram.dram/litedram/main_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.170     3.080    has_dram.dram/litedram/main_reset_counter[1]
    SLICE_X123Y184       LUT3 (Prop_lut3_I0_O)        0.099     3.179 r  has_dram.dram/litedram/main_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.179    has_dram.dram/litedram/main_reset_counter[2]_i_1_n_0
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.855     3.625    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/C
                         clock pessimism             -0.843     2.782    
    SLICE_X123Y184       FDSE (Hold_fdse_C_D)         0.092     2.874    has_dram.dram/litedram/main_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.187ns (40.919%)  route 0.270ns (59.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.587     2.782    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y184       FDSE (Prop_fdse_C_Q)         0.141     2.923 r  has_dram.dram/litedram/main_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.270     3.193    has_dram.dram/litedram/main_reset_counter[0]
    SLICE_X123Y184       LUT2 (Prop_lut2_I0_O)        0.046     3.239 r  has_dram.dram/litedram/main_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.239    has_dram.dram/litedram/main_reset_counter[1]_i_1_n_0
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.855     3.625    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
                         clock pessimism             -0.843     2.782    
    SLICE_X123Y184       FDSE (Hold_fdse_C_D)         0.107     2.889    has_dram.dram/litedram/main_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.789%)  route 0.270ns (59.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.587     2.782    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y184       FDSE (Prop_fdse_C_Q)         0.141     2.923 f  has_dram.dram/litedram/main_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.270     3.193    has_dram.dram/litedram/main_reset_counter[0]
    SLICE_X123Y184       LUT1 (Prop_lut1_I0_O)        0.045     3.238 r  has_dram.dram/litedram/main_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.238    has_dram.dram/litedram/main_reset_counter0[0]
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.855     3.625    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/C
                         clock pessimism             -0.843     2.782    
    SLICE_X123Y184       FDSE (Hold_fdse_C_D)         0.091     2.873    has_dram.dram/litedram/main_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.397%)  route 0.371ns (66.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.587     2.782    has_dram.dram/litedram/iodelay_clk
    SLICE_X122Y184       FDRE                                         r  has_dram.dram/litedram/main_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y184       FDRE (Prop_fdre_C_Q)         0.141     2.923 r  has_dram.dram/litedram/main_ic_reset_reg/Q
                         net (fo=3, routed)           0.253     3.177    has_dram.dram/litedram/main_ic_reset
    SLICE_X123Y184       LUT3 (Prop_lut3_I1_O)        0.045     3.222 r  has_dram.dram/litedram/main_ic_reset_i_1/O
                         net (fo=1, routed)           0.118     3.339    has_dram.dram/litedram/main_ic_reset_i_1_n_0
    SLICE_X122Y184       FDRE                                         r  has_dram.dram/litedram/main_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.855     3.625    has_dram.dram/litedram/iodelay_clk
    SLICE_X122Y184       FDRE                                         r  has_dram.dram/litedram/main_ic_reset_reg/C
                         clock pessimism             -0.843     2.782    
    SLICE_X122Y184       FDRE (Hold_fdre_C_D)         0.070     2.852    has_dram.dram/litedram/main_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.148ns (31.055%)  route 0.329ns (68.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.808ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.583     2.778    has_dram.dram/litedram/iodelay_clk
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y179       FDPE (Prop_fdpe_C_Q)         0.148     2.926 r  has_dram.dram/litedram/FDPE_1/Q
                         net (fo=5, routed)           0.329     3.255    has_dram.dram/litedram/iodelay_rst
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.855     3.625    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[0]/C
                         clock pessimism             -0.808     2.817    
    SLICE_X123Y184       FDSE (Hold_fdse_C_S)        -0.071     2.746    has_dram.dram/litedram/main_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.148ns (31.055%)  route 0.329ns (68.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.808ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.583     2.778    has_dram.dram/litedram/iodelay_clk
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y179       FDPE (Prop_fdpe_C_Q)         0.148     2.926 r  has_dram.dram/litedram/FDPE_1/Q
                         net (fo=5, routed)           0.329     3.255    has_dram.dram/litedram/iodelay_rst
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.855     3.625    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[1]/C
                         clock pessimism             -0.808     2.817    
    SLICE_X123Y184       FDSE (Hold_fdse_C_S)        -0.071     2.746    has_dram.dram/litedram/main_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.148ns (31.055%)  route 0.329ns (68.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.808ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.583     2.778    has_dram.dram/litedram/iodelay_clk
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y179       FDPE (Prop_fdpe_C_Q)         0.148     2.926 r  has_dram.dram/litedram/FDPE_1/Q
                         net (fo=5, routed)           0.329     3.255    has_dram.dram/litedram/iodelay_rst
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.855     3.625    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[2]/C
                         clock pessimism             -0.808     2.817    
    SLICE_X123Y184       FDSE (Hold_fdse_C_S)        -0.071     2.746    has_dram.dram/litedram/main_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            has_dram.dram/litedram/main_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             main_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout0 rise@0.000ns - main_clkout0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.148ns (31.055%)  route 0.329ns (68.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.808ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.583     2.778    has_dram.dram/litedram/iodelay_clk
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y179       FDPE (Prop_fdpe_C_Q)         0.148     2.926 r  has_dram.dram/litedram/FDPE_1/Q
                         net (fo=5, routed)           0.329     3.255    has_dram.dram/litedram/iodelay_rst
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.855     3.625    has_dram.dram/litedram/iodelay_clk
    SLICE_X123Y184       FDSE                                         r  has_dram.dram/litedram/main_reset_counter_reg[3]/C
                         clock pessimism             -0.808     2.817    
    SLICE_X123Y184       FDSE (Hold_fdse_C_S)        -0.071     2.746    has_dram.dram/litedram/main_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.509    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_clkout0
Waveform(ns):       { 0.000 2.750 }
Period(ns):         5.500
Sources:            { has_dram.dram/litedram/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.500       2.275      IDELAYCTRL_X0Y1  has_dram.dram/litedram/IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.500       2.275      IDELAYCTRL_X1Y3  has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.500       3.345      BUFGCTRL_X0Y4    has_dram.dram/litedram/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.500       4.251      PLLE2_ADV_X0Y2   has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.500       4.500      SLICE_X124Y179   has_dram.dram/litedram/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.500       4.500      SLICE_X124Y179   has_dram.dram/litedram/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.500       4.500      SLICE_X122Y184   has_dram.dram/litedram/main_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.500       4.500      SLICE_X123Y184   has_dram.dram/litedram/main_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.500       4.500      SLICE_X123Y184   has_dram.dram/litedram/main_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.500       4.500      SLICE_X123Y184   has_dram.dram/litedram/main_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.500       -0.236     IDELAYCTRL_X0Y1  has_dram.dram/litedram/IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.500       -0.236     IDELAYCTRL_X1Y3  has_dram.dram/litedram/IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.500       154.500    PLLE2_ADV_X0Y2   has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.750       2.250      SLICE_X124Y179   has_dram.dram/litedram/FDPE/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.750       2.250      SLICE_X124Y179   has_dram.dram/litedram/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.750       2.250      SLICE_X124Y179   has_dram.dram/litedram/FDPE_1/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.750       2.250      SLICE_X124Y179   has_dram.dram/litedram/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.750       2.250      SLICE_X122Y184   has_dram.dram/litedram/main_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.750       2.250      SLICE_X122Y184   has_dram.dram/litedram/main_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.750       2.250      SLICE_X123Y184   has_dram.dram/litedram/main_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.750       2.250      SLICE_X123Y184   has_dram.dram/litedram/main_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.750       2.250      SLICE_X123Y184   has_dram.dram/litedram/main_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.750       2.250      SLICE_X123Y184   has_dram.dram/litedram/main_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.750       2.250      SLICE_X124Y179   has_dram.dram/litedram/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.750       2.250      SLICE_X124Y179   has_dram.dram/litedram/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.750       2.250      SLICE_X124Y179   has_dram.dram/litedram/FDPE_1/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.750       2.250      SLICE_X124Y179   has_dram.dram/litedram/FDPE_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.750       2.250      SLICE_X122Y184   has_dram.dram/litedram/main_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.750       2.250      SLICE_X122Y184   has_dram.dram/litedram/main_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.750       2.250      SLICE_X123Y184   has_dram.dram/litedram/main_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.750       2.250      SLICE_X123Y184   has_dram.dram/litedram/main_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.750       2.250      SLICE_X123Y184   has_dram.dram/litedram/main_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.750       2.250      SLICE_X123Y184   has_dram.dram/litedram/main_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_clkout1
  To Clock:  main_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][1]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/processors[0].core/decode2_0/dc2_reg[e][read_data1][4]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        10.644ns  (logic 1.740ns (16.347%)  route 8.904ns (83.653%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.820ns = ( 19.820 - 11.000 ) 
    Source Clock Delay      (SCD):    9.398ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.907     9.398    soc0/processors[0].core/decode2_0/system_clk
    SLICE_X142Y75        FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y75        FDRE (Prop_fdre_C_Q)         0.518     9.916 r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][1]/Q
                         net (fo=33, routed)          2.052    11.968    soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][63]_0[1]
    SLICE_X152Y98        LUT3 (Prop_lut3_I2_O)        0.150    12.118 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][63]_i_65/O
                         net (fo=64, routed)          1.237    13.355    soc0/processors[0].core/decode2_0/ex1[e][write_data][63]_i_65_n_0
    SLICE_X158Y98        LUT6 (Prop_lut6_I4_O)        0.328    13.683 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][60]_i_33/O
                         net (fo=4, routed)           0.878    14.561    soc0/processors[0].core/decode2_0/execute1_0/rotator_0/rot1[28]
    SLICE_X158Y98        LUT6 (Prop_lut6_I5_O)        0.124    14.685 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][52]_i_14/O
                         net (fo=4, routed)           0.828    15.513    soc0/processors[0].core/decode2_0/execute1_0/rotator_0/rot2[36]
    SLICE_X157Y97        LUT6 (Prop_lut6_I5_O)        0.124    15.637 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][4]_i_19/O
                         net (fo=1, routed)           0.598    16.235    soc0/processors[0].core/decode2_0/execute1_0/rotator_0/rot[4]
    SLICE_X154Y94        LUT6 (Prop_lut6_I3_O)        0.124    16.359 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][4]_i_12/O
                         net (fo=1, routed)           0.851    17.211    soc0/processors[0].core/decode2_0/execute1_0/rotator_result[4]
    SLICE_X154Y81        LUT6 (Prop_lut6_I4_O)        0.124    17.335 f  soc0/processors[0].core/decode2_0/ex1[e][write_data][4]_i_6/O
                         net (fo=1, routed)           0.501    17.836    soc0/processors[0].core/decode2_0/ex1[e][write_data][4]_i_6_n_0
    SLICE_X154Y79        LUT6 (Prop_lut6_I5_O)        0.124    17.960 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][4]_i_1/O
                         net (fo=4, routed)           1.151    19.111    soc0/processors[0].core/decode2_0/execute1_bypass[data][4]
    SLICE_X143Y74        LUT6 (Prop_lut6_I2_O)        0.124    19.235 r  soc0/processors[0].core/decode2_0/dc2[e][read_data1][4]_i_1/O
                         net (fo=6, routed)           0.807    20.042    soc0/processors[0].core/decode2_0/dc2in[e][read_data1][4]
    SLICE_X139Y68        FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data1][4]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.726    19.820    soc0/processors[0].core/decode2_0/system_clk
    SLICE_X139Y68        FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data1][4]_replica_3/C
                         clock pessimism              0.485    20.305    
                         clock uncertainty           -0.061    20.244    
    SLICE_X139Y68        FDRE (Setup_fdre_C_D)       -0.081    20.163    soc0/processors[0].core/decode2_0/dc2_reg[e][read_data1][4]_replica_3
  -------------------------------------------------------------------
                         required time                         20.163    
                         arrival time                         -20.042    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][1]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/processors[0].core/decode2_0/dc2_reg[e][read_data1][4]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        10.644ns  (logic 1.740ns (16.347%)  route 8.904ns (83.653%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.820ns = ( 19.820 - 11.000 ) 
    Source Clock Delay      (SCD):    9.398ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.907     9.398    soc0/processors[0].core/decode2_0/system_clk
    SLICE_X142Y75        FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y75        FDRE (Prop_fdre_C_Q)         0.518     9.916 r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][1]/Q
                         net (fo=33, routed)          2.052    11.968    soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][63]_0[1]
    SLICE_X152Y98        LUT3 (Prop_lut3_I2_O)        0.150    12.118 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][63]_i_65/O
                         net (fo=64, routed)          1.237    13.355    soc0/processors[0].core/decode2_0/ex1[e][write_data][63]_i_65_n_0
    SLICE_X158Y98        LUT6 (Prop_lut6_I4_O)        0.328    13.683 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][60]_i_33/O
                         net (fo=4, routed)           0.878    14.561    soc0/processors[0].core/decode2_0/execute1_0/rotator_0/rot1[28]
    SLICE_X158Y98        LUT6 (Prop_lut6_I5_O)        0.124    14.685 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][52]_i_14/O
                         net (fo=4, routed)           0.828    15.513    soc0/processors[0].core/decode2_0/execute1_0/rotator_0/rot2[36]
    SLICE_X157Y97        LUT6 (Prop_lut6_I5_O)        0.124    15.637 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][4]_i_19/O
                         net (fo=1, routed)           0.598    16.235    soc0/processors[0].core/decode2_0/execute1_0/rotator_0/rot[4]
    SLICE_X154Y94        LUT6 (Prop_lut6_I3_O)        0.124    16.359 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][4]_i_12/O
                         net (fo=1, routed)           0.851    17.211    soc0/processors[0].core/decode2_0/execute1_0/rotator_result[4]
    SLICE_X154Y81        LUT6 (Prop_lut6_I4_O)        0.124    17.335 f  soc0/processors[0].core/decode2_0/ex1[e][write_data][4]_i_6/O
                         net (fo=1, routed)           0.501    17.836    soc0/processors[0].core/decode2_0/ex1[e][write_data][4]_i_6_n_0
    SLICE_X154Y79        LUT6 (Prop_lut6_I5_O)        0.124    17.960 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][4]_i_1/O
                         net (fo=4, routed)           1.151    19.111    soc0/processors[0].core/decode2_0/execute1_bypass[data][4]
    SLICE_X143Y74        LUT6 (Prop_lut6_I2_O)        0.124    19.235 r  soc0/processors[0].core/decode2_0/dc2[e][read_data1][4]_i_1/O
                         net (fo=6, routed)           0.807    20.042    soc0/processors[0].core/decode2_0/dc2in[e][read_data1][4]
    SLICE_X139Y68        FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data1][4]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.726    19.820    soc0/processors[0].core/decode2_0/system_clk
    SLICE_X139Y68        FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data1][4]_replica_4/C
                         clock pessimism              0.485    20.305    
                         clock uncertainty           -0.061    20.244    
    SLICE_X139Y68        FDRE (Setup_fdre_C_D)       -0.061    20.183    soc0/processors[0].core/decode2_0/dc2_reg[e][read_data1][4]_replica_4
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -20.042    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][1]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/processors[0].core/decode2_0/dc2_reg[e][read_data1][4]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        10.634ns  (logic 1.740ns (16.362%)  route 8.894ns (83.637%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.820ns = ( 19.820 - 11.000 ) 
    Source Clock Delay      (SCD):    9.398ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.907     9.398    soc0/processors[0].core/decode2_0/system_clk
    SLICE_X142Y75        FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y75        FDRE (Prop_fdre_C_Q)         0.518     9.916 r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][1]/Q
                         net (fo=33, routed)          2.052    11.968    soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][63]_0[1]
    SLICE_X152Y98        LUT3 (Prop_lut3_I2_O)        0.150    12.118 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][63]_i_65/O
                         net (fo=64, routed)          1.237    13.355    soc0/processors[0].core/decode2_0/ex1[e][write_data][63]_i_65_n_0
    SLICE_X158Y98        LUT6 (Prop_lut6_I4_O)        0.328    13.683 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][60]_i_33/O
                         net (fo=4, routed)           0.878    14.561    soc0/processors[0].core/decode2_0/execute1_0/rotator_0/rot1[28]
    SLICE_X158Y98        LUT6 (Prop_lut6_I5_O)        0.124    14.685 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][52]_i_14/O
                         net (fo=4, routed)           0.828    15.513    soc0/processors[0].core/decode2_0/execute1_0/rotator_0/rot2[36]
    SLICE_X157Y97        LUT6 (Prop_lut6_I5_O)        0.124    15.637 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][4]_i_19/O
                         net (fo=1, routed)           0.598    16.235    soc0/processors[0].core/decode2_0/execute1_0/rotator_0/rot[4]
    SLICE_X154Y94        LUT6 (Prop_lut6_I3_O)        0.124    16.359 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][4]_i_12/O
                         net (fo=1, routed)           0.851    17.211    soc0/processors[0].core/decode2_0/execute1_0/rotator_result[4]
    SLICE_X154Y81        LUT6 (Prop_lut6_I4_O)        0.124    17.335 f  soc0/processors[0].core/decode2_0/ex1[e][write_data][4]_i_6/O
                         net (fo=1, routed)           0.501    17.836    soc0/processors[0].core/decode2_0/ex1[e][write_data][4]_i_6_n_0
    SLICE_X154Y79        LUT6 (Prop_lut6_I5_O)        0.124    17.960 r  soc0/processors[0].core/decode2_0/ex1[e][write_data][4]_i_1/O
                         net (fo=4, routed)           1.151    19.111    soc0/processors[0].core/decode2_0/execute1_bypass[data][4]
    SLICE_X143Y74        LUT6 (Prop_lut6_I2_O)        0.124    19.235 r  soc0/processors[0].core/decode2_0/dc2[e][read_data1][4]_i_1/O
                         net (fo=6, routed)           0.797    20.032    soc0/processors[0].core/decode2_0/dc2in[e][read_data1][4]
    SLICE_X139Y68        FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data1][4]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.726    19.820    soc0/processors[0].core/decode2_0/system_clk
    SLICE_X139Y68        FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data1][4]_replica_2/C
                         clock pessimism              0.485    20.305    
                         clock uncertainty           -0.061    20.244    
    SLICE_X139Y68        FDRE (Setup_fdre_C_D)       -0.067    20.177    soc0/processors[0].core/decode2_0/dc2_reg[e][read_data1][4]_replica_2
  -------------------------------------------------------------------
                         required time                         20.177    
                         arrival time                         -20.032    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 soc0/processors[1].core/rst_fetch1_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/processors[1].core/dcache_0/cache_valids_reg[5][0]/R
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        9.804ns  (logic 0.456ns (4.651%)  route 9.348ns (95.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.617ns = ( 19.617 - 11.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.838     9.329    soc0/processors[1].core/system_clk
    SLICE_X59Y85         FDRE                                         r  soc0/processors[1].core/rst_fetch1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     9.785 r  soc0/processors[1].core/rst_fetch1_reg/Q
                         net (fo=2455, routed)        9.348    19.133    soc0/processors[1].core/dcache_0/rst_fetch1
    SLICE_X84Y114        FDRE                                         r  soc0/processors[1].core/dcache_0/cache_valids_reg[5][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.522    19.617    soc0/processors[1].core/dcache_0/system_clk
    SLICE_X84Y114        FDRE                                         r  soc0/processors[1].core/dcache_0/cache_valids_reg[5][0]/C
                         clock pessimism              0.404    20.021    
                         clock uncertainty           -0.061    19.960    
    SLICE_X84Y114        FDRE (Setup_fdre_C_R)       -0.524    19.436    soc0/processors[1].core/dcache_0/cache_valids_reg[5][0]
  -------------------------------------------------------------------
                         required time                         19.436    
                         arrival time                         -19.133    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 soc0/processors[1].core/rst_fetch1_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/processors[1].core/dcache_0/cache_valids_reg[6][1]/R
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        9.804ns  (logic 0.456ns (4.651%)  route 9.348ns (95.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.617ns = ( 19.617 - 11.000 ) 
    Source Clock Delay      (SCD):    9.329ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.838     9.329    soc0/processors[1].core/system_clk
    SLICE_X59Y85         FDRE                                         r  soc0/processors[1].core/rst_fetch1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     9.785 r  soc0/processors[1].core/rst_fetch1_reg/Q
                         net (fo=2455, routed)        9.348    19.133    soc0/processors[1].core/dcache_0/rst_fetch1
    SLICE_X84Y114        FDRE                                         r  soc0/processors[1].core/dcache_0/cache_valids_reg[6][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.522    19.617    soc0/processors[1].core/dcache_0/system_clk
    SLICE_X84Y114        FDRE                                         r  soc0/processors[1].core/dcache_0/cache_valids_reg[6][1]/C
                         clock pessimism              0.404    20.021    
                         clock uncertainty           -0.061    19.960    
    SLICE_X84Y114        FDRE (Setup_fdre_C_R)       -0.524    19.436    soc0/processors[1].core/dcache_0/cache_valids_reg[6][1]
  -------------------------------------------------------------------
                         required time                         19.436    
                         arrival time                         -19.133    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/main_litedramcore_bankmachine5_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/cache_valids_reg[48][2]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        10.644ns  (logic 2.681ns (25.188%)  route 7.963ns (74.812%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.633ns = ( 19.633 - 11.000 ) 
    Source Clock Delay      (SCD):    9.162ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.672     9.162    has_dram.dram/litedram/BUFG_1_0
    SLICE_X130Y165       FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine5_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y165       FDRE (Prop_fdre_C_Q)         0.456     9.618 r  has_dram.dram/litedram/main_litedramcore_bankmachine5_level_reg[0]/Q
                         net (fo=9, routed)           1.055    10.673    has_dram.dram/litedram/main_litedramcore_bankmachine5_level_reg[0]
    SLICE_X130Y165       LUT5 (Prop_lut5_I4_O)        0.124    10.797 r  has_dram.dram/litedram/main_litedramcore_bankmachine5_pipe_valid_source_valid_i_2/O
                         net (fo=7, routed)           0.604    11.401    has_dram.dram/litedram/main_litedramcore_bankmachine5_syncfifo5_readable
    SLICE_X131Y166       LUT6 (Prop_lut6_I5_O)        0.124    11.525 r  has_dram.dram/litedram/storage_7_reg_0_15_0_5_i_3/O
                         net (fo=2, routed)           0.794    12.319    has_dram.dram/litedram/storage_7_reg_0_15_0_5_i_3_n_0
    SLICE_X128Y166       LUT3 (Prop_lut3_I0_O)        0.146    12.465 r  has_dram.dram/litedram/storage_reg_0_15_0_5_i_17/O
                         net (fo=2, routed)           0.837    13.301    has_dram.dram/litedram/storage_reg_0_15_0_5_i_17_n_0
    SLICE_X127Y166       LUT5 (Prop_lut5_I4_O)        0.356    13.657 r  has_dram.dram/litedram/storage_reg_0_15_0_5_i_11/O
                         net (fo=2, routed)           0.455    14.113    has_dram.dram/litedram/storage_reg_0_15_0_5_i_11_n_0
    SLICE_X126Y165       LUT6 (Prop_lut6_I0_O)        0.332    14.445 r  has_dram.dram/litedram/storage_1_reg_0_15_0_5_i_2/O
                         net (fo=2, routed)           0.667    15.111    has_dram.dram/litedram/main_litedramcore_bankmachine2_pipe_valid_source_valid_reg_1
    SLICE_X127Y165       LUT4 (Prop_lut4_I1_O)        0.124    15.235 f  has_dram.dram/litedram/wr_idx[2]_i_4/O
                         net (fo=1, routed)           0.447    15.682    has_dram.dram/litedram/wr_idx[2]_i_4_n_0
    SLICE_X128Y166       LUT5 (Prop_lut5_I4_O)        0.124    15.806 f  has_dram.dram/litedram/wr_idx[2]_i_3/O
                         net (fo=13, routed)          0.671    16.477    has_dram.dram/litedram/user_port0_cmd_ready
    SLICE_X121Y167       LUT5 (Prop_lut5_I2_O)        0.124    16.601 r  has_dram.dram/litedram/FSM_sequential_state[0]_i_2/O
                         net (fo=45, routed)          1.083    17.684    has_dram.dram/litedram/FSM_sequential_state[0]_i_2_n_0
    SLICE_X115Y178       LUT3 (Prop_lut3_I1_O)        0.120    17.804 r  has_dram.dram/litedram/cache_valids[12][3]_i_4/O
                         net (fo=17, routed)          0.663    18.467    has_dram.dram/litedram/cache_valids[12][3]_i_4_n_0
    SLICE_X112Y179       LUT5 (Prop_lut5_I0_O)        0.320    18.787 r  has_dram.dram/litedram/cache_valids[48][3]_i_4/O
                         net (fo=4, routed)           0.689    19.475    has_dram.dram/litedram/cache_valids[48][3]_i_4_n_0
    SLICE_X112Y174       LUT6 (Prop_lut6_I3_O)        0.331    19.806 r  has_dram.dram/litedram/cache_valids[48][2]_i_1/O
                         net (fo=1, routed)           0.000    19.806    has_dram.dram/litedram_n_866
    SLICE_X112Y174       FDRE                                         r  has_dram.dram/cache_valids_reg[48][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.539    19.633    has_dram.dram/system_clk
    SLICE_X112Y174       FDRE                                         r  has_dram.dram/cache_valids_reg[48][2]/C
                         clock pessimism              0.475    20.107    
                         clock uncertainty           -0.061    20.047    
    SLICE_X112Y174       FDRE (Setup_fdre_C_D)        0.077    20.124    has_dram.dram/cache_valids_reg[48][2]
  -------------------------------------------------------------------
                         required time                         20.124    
                         arrival time                         -19.806    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/main_litedramcore_bankmachine5_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/cache_valids_reg[48][0]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        10.615ns  (logic 2.681ns (25.257%)  route 7.934ns (74.743%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.633ns = ( 19.633 - 11.000 ) 
    Source Clock Delay      (SCD):    9.162ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.672     9.162    has_dram.dram/litedram/BUFG_1_0
    SLICE_X130Y165       FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine5_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y165       FDRE (Prop_fdre_C_Q)         0.456     9.618 r  has_dram.dram/litedram/main_litedramcore_bankmachine5_level_reg[0]/Q
                         net (fo=9, routed)           1.055    10.673    has_dram.dram/litedram/main_litedramcore_bankmachine5_level_reg[0]
    SLICE_X130Y165       LUT5 (Prop_lut5_I4_O)        0.124    10.797 r  has_dram.dram/litedram/main_litedramcore_bankmachine5_pipe_valid_source_valid_i_2/O
                         net (fo=7, routed)           0.604    11.401    has_dram.dram/litedram/main_litedramcore_bankmachine5_syncfifo5_readable
    SLICE_X131Y166       LUT6 (Prop_lut6_I5_O)        0.124    11.525 r  has_dram.dram/litedram/storage_7_reg_0_15_0_5_i_3/O
                         net (fo=2, routed)           0.794    12.319    has_dram.dram/litedram/storage_7_reg_0_15_0_5_i_3_n_0
    SLICE_X128Y166       LUT3 (Prop_lut3_I0_O)        0.146    12.465 r  has_dram.dram/litedram/storage_reg_0_15_0_5_i_17/O
                         net (fo=2, routed)           0.837    13.301    has_dram.dram/litedram/storage_reg_0_15_0_5_i_17_n_0
    SLICE_X127Y166       LUT5 (Prop_lut5_I4_O)        0.356    13.657 r  has_dram.dram/litedram/storage_reg_0_15_0_5_i_11/O
                         net (fo=2, routed)           0.455    14.113    has_dram.dram/litedram/storage_reg_0_15_0_5_i_11_n_0
    SLICE_X126Y165       LUT6 (Prop_lut6_I0_O)        0.332    14.445 r  has_dram.dram/litedram/storage_1_reg_0_15_0_5_i_2/O
                         net (fo=2, routed)           0.667    15.111    has_dram.dram/litedram/main_litedramcore_bankmachine2_pipe_valid_source_valid_reg_1
    SLICE_X127Y165       LUT4 (Prop_lut4_I1_O)        0.124    15.235 f  has_dram.dram/litedram/wr_idx[2]_i_4/O
                         net (fo=1, routed)           0.447    15.682    has_dram.dram/litedram/wr_idx[2]_i_4_n_0
    SLICE_X128Y166       LUT5 (Prop_lut5_I4_O)        0.124    15.806 f  has_dram.dram/litedram/wr_idx[2]_i_3/O
                         net (fo=13, routed)          0.671    16.477    has_dram.dram/litedram/user_port0_cmd_ready
    SLICE_X121Y167       LUT5 (Prop_lut5_I2_O)        0.124    16.601 r  has_dram.dram/litedram/FSM_sequential_state[0]_i_2/O
                         net (fo=45, routed)          1.083    17.684    has_dram.dram/litedram/FSM_sequential_state[0]_i_2_n_0
    SLICE_X115Y178       LUT3 (Prop_lut3_I1_O)        0.120    17.804 r  has_dram.dram/litedram/cache_valids[12][3]_i_4/O
                         net (fo=17, routed)          0.663    18.467    has_dram.dram/litedram/cache_valids[12][3]_i_4_n_0
    SLICE_X112Y179       LUT5 (Prop_lut5_I0_O)        0.320    18.787 r  has_dram.dram/litedram/cache_valids[48][3]_i_4/O
                         net (fo=4, routed)           0.659    19.446    has_dram.dram/litedram/cache_valids[48][3]_i_4_n_0
    SLICE_X108Y176       LUT6 (Prop_lut6_I3_O)        0.331    19.777 r  has_dram.dram/litedram/cache_valids[48][0]_i_1__3/O
                         net (fo=1, routed)           0.000    19.777    has_dram.dram/litedram_n_868
    SLICE_X108Y176       FDRE                                         r  has_dram.dram/cache_valids_reg[48][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.539    19.633    has_dram.dram/system_clk
    SLICE_X108Y176       FDRE                                         r  has_dram.dram/cache_valids_reg[48][0]/C
                         clock pessimism              0.475    20.107    
                         clock uncertainty           -0.061    20.047    
    SLICE_X108Y176       FDRE (Setup_fdre_C_D)        0.077    20.124    has_dram.dram/cache_valids_reg[48][0]
  -------------------------------------------------------------------
                         required time                         20.124    
                         arrival time                         -19.777    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/main_litedramcore_bankmachine5_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/cache_valids_reg[20][3]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        10.611ns  (logic 2.481ns (23.382%)  route 8.130ns (76.618%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.637ns = ( 19.637 - 11.000 ) 
    Source Clock Delay      (SCD):    9.162ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.672     9.162    has_dram.dram/litedram/BUFG_1_0
    SLICE_X130Y165       FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine5_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y165       FDRE (Prop_fdre_C_Q)         0.456     9.618 r  has_dram.dram/litedram/main_litedramcore_bankmachine5_level_reg[0]/Q
                         net (fo=9, routed)           1.055    10.673    has_dram.dram/litedram/main_litedramcore_bankmachine5_level_reg[0]
    SLICE_X130Y165       LUT5 (Prop_lut5_I4_O)        0.124    10.797 r  has_dram.dram/litedram/main_litedramcore_bankmachine5_pipe_valid_source_valid_i_2/O
                         net (fo=7, routed)           0.604    11.401    has_dram.dram/litedram/main_litedramcore_bankmachine5_syncfifo5_readable
    SLICE_X131Y166       LUT6 (Prop_lut6_I5_O)        0.124    11.525 r  has_dram.dram/litedram/storage_7_reg_0_15_0_5_i_3/O
                         net (fo=2, routed)           0.794    12.319    has_dram.dram/litedram/storage_7_reg_0_15_0_5_i_3_n_0
    SLICE_X128Y166       LUT3 (Prop_lut3_I0_O)        0.146    12.465 r  has_dram.dram/litedram/storage_reg_0_15_0_5_i_17/O
                         net (fo=2, routed)           0.837    13.301    has_dram.dram/litedram/storage_reg_0_15_0_5_i_17_n_0
    SLICE_X127Y166       LUT5 (Prop_lut5_I4_O)        0.356    13.657 r  has_dram.dram/litedram/storage_reg_0_15_0_5_i_11/O
                         net (fo=2, routed)           0.455    14.113    has_dram.dram/litedram/storage_reg_0_15_0_5_i_11_n_0
    SLICE_X126Y165       LUT6 (Prop_lut6_I0_O)        0.332    14.445 r  has_dram.dram/litedram/storage_1_reg_0_15_0_5_i_2/O
                         net (fo=2, routed)           0.667    15.111    has_dram.dram/litedram/main_litedramcore_bankmachine2_pipe_valid_source_valid_reg_1
    SLICE_X127Y165       LUT4 (Prop_lut4_I1_O)        0.124    15.235 f  has_dram.dram/litedram/wr_idx[2]_i_4/O
                         net (fo=1, routed)           0.447    15.682    has_dram.dram/litedram/wr_idx[2]_i_4_n_0
    SLICE_X128Y166       LUT5 (Prop_lut5_I4_O)        0.124    15.806 f  has_dram.dram/litedram/wr_idx[2]_i_3/O
                         net (fo=13, routed)          0.671    16.477    has_dram.dram/litedram/user_port0_cmd_ready
    SLICE_X121Y167       LUT5 (Prop_lut5_I2_O)        0.124    16.601 r  has_dram.dram/litedram/FSM_sequential_state[0]_i_2/O
                         net (fo=45, routed)          1.083    17.684    has_dram.dram/litedram/FSM_sequential_state[0]_i_2_n_0
    SLICE_X115Y178       LUT3 (Prop_lut3_I1_O)        0.120    17.804 r  has_dram.dram/litedram/cache_valids[12][3]_i_4/O
                         net (fo=17, routed)          0.893    18.697    has_dram.dram/litedram/cache_valids[12][3]_i_4_n_0
    SLICE_X120Y179       LUT5 (Prop_lut5_I0_O)        0.327    19.024 r  has_dram.dram/litedram/cache_valids[20][3]_i_3/O
                         net (fo=4, routed)           0.625    19.649    has_dram.dram/litedram/cache_valids[20][3]_i_3_n_0
    SLICE_X120Y176       LUT6 (Prop_lut6_I3_O)        0.124    19.773 r  has_dram.dram/litedram/cache_valids[20][3]_i_1/O
                         net (fo=1, routed)           0.000    19.773    has_dram.dram/litedram_n_753
    SLICE_X120Y176       FDRE                                         r  has_dram.dram/cache_valids_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.543    19.637    has_dram.dram/system_clk
    SLICE_X120Y176       FDRE                                         r  has_dram.dram/cache_valids_reg[20][3]/C
                         clock pessimism              0.475    20.111    
                         clock uncertainty           -0.061    20.051    
    SLICE_X120Y176       FDRE (Setup_fdre_C_D)        0.077    20.128    has_dram.dram/cache_valids_reg[20][3]
  -------------------------------------------------------------------
                         required time                         20.128    
                         arrival time                         -19.773    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 has_dram.dram/litedram/main_litedramcore_bankmachine5_level_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/cache_valids_reg[36][2]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 2.481ns (23.488%)  route 8.082ns (76.512%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.641ns = ( 19.641 - 11.000 ) 
    Source Clock Delay      (SCD):    9.162ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.672     9.162    has_dram.dram/litedram/BUFG_1_0
    SLICE_X130Y165       FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine5_level_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y165       FDRE (Prop_fdre_C_Q)         0.456     9.618 r  has_dram.dram/litedram/main_litedramcore_bankmachine5_level_reg[0]/Q
                         net (fo=9, routed)           1.055    10.673    has_dram.dram/litedram/main_litedramcore_bankmachine5_level_reg[0]
    SLICE_X130Y165       LUT5 (Prop_lut5_I4_O)        0.124    10.797 r  has_dram.dram/litedram/main_litedramcore_bankmachine5_pipe_valid_source_valid_i_2/O
                         net (fo=7, routed)           0.604    11.401    has_dram.dram/litedram/main_litedramcore_bankmachine5_syncfifo5_readable
    SLICE_X131Y166       LUT6 (Prop_lut6_I5_O)        0.124    11.525 r  has_dram.dram/litedram/storage_7_reg_0_15_0_5_i_3/O
                         net (fo=2, routed)           0.794    12.319    has_dram.dram/litedram/storage_7_reg_0_15_0_5_i_3_n_0
    SLICE_X128Y166       LUT3 (Prop_lut3_I0_O)        0.146    12.465 r  has_dram.dram/litedram/storage_reg_0_15_0_5_i_17/O
                         net (fo=2, routed)           0.837    13.301    has_dram.dram/litedram/storage_reg_0_15_0_5_i_17_n_0
    SLICE_X127Y166       LUT5 (Prop_lut5_I4_O)        0.356    13.657 r  has_dram.dram/litedram/storage_reg_0_15_0_5_i_11/O
                         net (fo=2, routed)           0.455    14.113    has_dram.dram/litedram/storage_reg_0_15_0_5_i_11_n_0
    SLICE_X126Y165       LUT6 (Prop_lut6_I0_O)        0.332    14.445 r  has_dram.dram/litedram/storage_1_reg_0_15_0_5_i_2/O
                         net (fo=2, routed)           0.667    15.111    has_dram.dram/litedram/main_litedramcore_bankmachine2_pipe_valid_source_valid_reg_1
    SLICE_X127Y165       LUT4 (Prop_lut4_I1_O)        0.124    15.235 f  has_dram.dram/litedram/wr_idx[2]_i_4/O
                         net (fo=1, routed)           0.447    15.682    has_dram.dram/litedram/wr_idx[2]_i_4_n_0
    SLICE_X128Y166       LUT5 (Prop_lut5_I4_O)        0.124    15.806 f  has_dram.dram/litedram/wr_idx[2]_i_3/O
                         net (fo=13, routed)          0.671    16.477    has_dram.dram/litedram/user_port0_cmd_ready
    SLICE_X121Y167       LUT5 (Prop_lut5_I2_O)        0.124    16.601 r  has_dram.dram/litedram/FSM_sequential_state[0]_i_2/O
                         net (fo=45, routed)          1.083    17.684    has_dram.dram/litedram/FSM_sequential_state[0]_i_2_n_0
    SLICE_X115Y178       LUT3 (Prop_lut3_I1_O)        0.120    17.804 r  has_dram.dram/litedram/cache_valids[12][3]_i_4/O
                         net (fo=17, routed)          0.663    18.467    has_dram.dram/litedram/cache_valids[12][3]_i_4_n_0
    SLICE_X112Y179       LUT5 (Prop_lut5_I0_O)        0.327    18.794 r  has_dram.dram/litedram/cache_valids[36][3]_i_2/O
                         net (fo=4, routed)           0.807    19.601    has_dram.dram/litedram/cache_valids[36][3]_i_2_n_0
    SLICE_X110Y183       LUT6 (Prop_lut6_I2_O)        0.124    19.725 r  has_dram.dram/litedram/cache_valids[36][2]_i_1/O
                         net (fo=1, routed)           0.000    19.725    has_dram.dram/litedram_n_818
    SLICE_X110Y183       FDRE                                         r  has_dram.dram/cache_valids_reg[36][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.547    19.641    has_dram.dram/system_clk
    SLICE_X110Y183       FDRE                                         r  has_dram.dram/cache_valids_reg[36][2]/C
                         clock pessimism              0.475    20.115    
                         clock uncertainty           -0.061    20.055    
    SLICE_X110Y183       FDRE (Setup_fdre_C_D)        0.029    20.084    has_dram.dram/cache_valids_reg[36][2]
  -------------------------------------------------------------------
                         required time                         20.084    
                         arrival time                         -19.725    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 soc0/processors[0].core/dcache_0/r1_reg[data_out][23]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][45]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        10.631ns  (logic 2.154ns (20.262%)  route 8.477ns (79.738%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.818ns = ( 19.818 - 11.000 ) 
    Source Clock Delay      (SCD):    9.172ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.681     9.172    soc0/processors[0].core/dcache_0/system_clk
    SLICE_X115Y113       FDRE                                         r  soc0/processors[0].core/dcache_0/r1_reg[data_out][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y113       FDRE (Prop_fdre_C_Q)         0.456     9.628 r  soc0/processors[0].core/dcache_0/r1_reg[data_out][23]/Q
                         net (fo=10, routed)          1.538    11.166    soc0/processors[0].core/dcache_0/r1_reg[data_out][63]_0[18]
    SLICE_X132Y109       LUT6 (Prop_lut6_I1_O)        0.124    11.290 r  soc0/processors[0].core/dcache_0/r3[load_data][39]_i_3/O
                         net (fo=2, routed)           0.998    12.288    soc0/processors[0].core/dcache_0/r3[load_data][39]_i_3_n_0
    SLICE_X140Y107       LUT3 (Prop_lut3_I2_O)        0.150    12.438 r  soc0/processors[0].core/dcache_0/r3[load_data][7]_i_1/O
                         net (fo=3, routed)           0.814    13.252    soc0/processors[0].core/loadstore1_0/r3_reg[load_data][63]_0[7]
    SLICE_X140Y99        LUT4 (Prop_lut4_I3_O)        0.328    13.580 r  soc0/processors[0].core/loadstore1_0/r3[ld_sp_data][31]_i_4/O
                         net (fo=1, routed)           0.165    13.744    soc0/processors[0].core/loadstore1_0/r3[ld_sp_data][31]_i_4_n_0
    SLICE_X140Y99        LUT6 (Prop_lut6_I0_O)        0.124    13.868 r  soc0/processors[0].core/loadstore1_0/r3[ld_sp_data][31]_i_3/O
                         net (fo=51, routed)          1.124    14.992    soc0/processors[0].core/loadstore1_0/r3[ld_sp_data][31]_i_3_n_0
    SLICE_X144Y96        LUT5 (Prop_lut5_I4_O)        0.148    15.140 f  soc0/processors[0].core/loadstore1_0/registers_reg_1_i_319/O
                         net (fo=7, routed)           0.704    15.844    soc0/processors[0].core/loadstore1_0/registers_reg_1_i_319_n_0
    SLICE_X144Y93        LUT5 (Prop_lut5_I1_O)        0.328    16.172 f  soc0/processors[0].core/loadstore1_0/registers_reg_1_i_261/O
                         net (fo=1, routed)           0.564    16.736    soc0/processors[0].core/loadstore1_0/registers_reg_1_i_261_n_0
    SLICE_X146Y91        LUT5 (Prop_lut5_I4_O)        0.124    16.860 r  soc0/processors[0].core/loadstore1_0/registers_reg_1_i_180/O
                         net (fo=1, routed)           0.864    17.724    soc0/processors[0].core/loadstore1_0/loadstore1_to_writeback[write_data][45]
    SLICE_X146Y77        LUT6 (Prop_lut6_I4_O)        0.124    17.848 r  soc0/processors[0].core/loadstore1_0/registers_reg_1_i_63/O
                         net (fo=7, routed)           1.273    19.122    soc0/processors[0].core/decode2_0/writeback_to_register_file[write_data][45]
    SLICE_X139Y71        LUT4 (Prop_lut4_I2_O)        0.124    19.246 r  soc0/processors[0].core/decode2_0/dc2[e][read_data2][45]_i_2/O
                         net (fo=1, routed)           0.433    19.679    soc0/processors[0].core/decode2_0/dc2[e][read_data2][45]_i_2_n_0
    SLICE_X139Y71        LUT6 (Prop_lut6_I0_O)        0.124    19.803 r  soc0/processors[0].core/decode2_0/dc2[e][read_data2][45]_i_1/O
                         net (fo=1, routed)           0.000    19.803    soc0/processors[0].core/decode2_0/dc2in[e][read_data2][45]
    SLICE_X139Y71        FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.724    19.818    soc0/processors[0].core/decode2_0/system_clk
    SLICE_X139Y71        FDRE                                         r  soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][45]/C
                         clock pessimism              0.404    20.222    
                         clock uncertainty           -0.061    20.162    
    SLICE_X139Y71        FDRE (Setup_fdre_C_D)        0.029    20.191    soc0/processors[0].core/decode2_0/dc2_reg[e][read_data2][45]
  -------------------------------------------------------------------
                         required time                         20.191    
                         arrival time                         -19.803    
  -------------------------------------------------------------------
                         slack                                  0.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 soc0/processors[1].core/dcache_0/r1_reg[hit_index][0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/processors[1].core/dcache_0/maybe_plrus.plru_ram_reg_0_63_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.076%)  route 0.194ns (57.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.565     2.760    soc0/processors[1].core/dcache_0/system_clk
    SLICE_X85Y107        FDRE                                         r  soc0/processors[1].core/dcache_0/r1_reg[hit_index][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDRE (Prop_fdre_C_Q)         0.141     2.901 r  soc0/processors[1].core/dcache_0/r1_reg[hit_index][0]/Q
                         net (fo=1, routed)           0.194     3.095    soc0/processors[1].core/dcache_0/maybe_plrus.plru_ram_reg_0_63_0_0/A0
    SLICE_X84Y107        RAMS64E                                      r  soc0/processors[1].core/dcache_0/maybe_plrus.plru_ram_reg_0_63_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.835     3.604    soc0/processors[1].core/dcache_0/maybe_plrus.plru_ram_reg_0_63_0_0/WCLK
    SLICE_X84Y107        RAMS64E                                      r  soc0/processors[1].core/dcache_0/maybe_plrus.plru_ram_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.831     2.773    
    SLICE_X84Y107        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     3.083    soc0/processors[1].core/dcache_0/maybe_plrus.plru_ram_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 soc0/processors[0].core/dcache_0/r1_reg[tlb_hit_index][0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/processors[0].core/dcache_0/maybe_tlb_plrus.tlb_plru_ram_reg_0_63_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.076%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.589     2.784    soc0/processors[0].core/dcache_0/system_clk
    SLICE_X109Y111       FDRE                                         r  soc0/processors[0].core/dcache_0/r1_reg[tlb_hit_index][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDRE (Prop_fdre_C_Q)         0.141     2.925 r  soc0/processors[0].core/dcache_0/r1_reg[tlb_hit_index][0]/Q
                         net (fo=1, routed)           0.194     3.119    soc0/processors[0].core/dcache_0/maybe_tlb_plrus.tlb_plru_ram_reg_0_63_0_0/A0
    SLICE_X108Y111       RAMS64E                                      r  soc0/processors[0].core/dcache_0/maybe_tlb_plrus.tlb_plru_ram_reg_0_63_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.860     3.629    soc0/processors[0].core/dcache_0/maybe_tlb_plrus.tlb_plru_ram_reg_0_63_0_0/WCLK
    SLICE_X108Y111       RAMS64E                                      r  soc0/processors[0].core/dcache_0/maybe_tlb_plrus.tlb_plru_ram_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.832     2.797    
    SLICE_X108Y111       RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     3.107    soc0/processors[0].core/dcache_0/maybe_tlb_plrus.tlb_plru_ram_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -3.107    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/litedram/storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.582     2.777    has_dram.dram/litedram/BUFG_1_0
    SLICE_X129Y171       FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y171       FDRE (Prop_fdre_C_Q)         0.141     2.918 r  has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/Q
                         net (fo=36, routed)          0.206     3.125    has_dram.dram/litedram/storage_reg_0_15_0_5/ADDRD0
    SLICE_X128Y171       RAMD32                                       r  has_dram.dram/litedram/storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.850     3.620    has_dram.dram/litedram/storage_reg_0_15_0_5/WCLK
    SLICE_X128Y171       RAMD32                                       r  has_dram.dram/litedram/storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.830     2.790    
    SLICE_X128Y171       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.100    has_dram.dram/litedram/storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/litedram/storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.582     2.777    has_dram.dram/litedram/BUFG_1_0
    SLICE_X129Y171       FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y171       FDRE (Prop_fdre_C_Q)         0.141     2.918 r  has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/Q
                         net (fo=36, routed)          0.206     3.125    has_dram.dram/litedram/storage_reg_0_15_0_5/ADDRD0
    SLICE_X128Y171       RAMD32                                       r  has_dram.dram/litedram/storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.850     3.620    has_dram.dram/litedram/storage_reg_0_15_0_5/WCLK
    SLICE_X128Y171       RAMD32                                       r  has_dram.dram/litedram/storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.830     2.790    
    SLICE_X128Y171       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.100    has_dram.dram/litedram/storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/litedram/storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.582     2.777    has_dram.dram/litedram/BUFG_1_0
    SLICE_X129Y171       FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y171       FDRE (Prop_fdre_C_Q)         0.141     2.918 r  has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/Q
                         net (fo=36, routed)          0.206     3.125    has_dram.dram/litedram/storage_reg_0_15_0_5/ADDRD0
    SLICE_X128Y171       RAMD32                                       r  has_dram.dram/litedram/storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.850     3.620    has_dram.dram/litedram/storage_reg_0_15_0_5/WCLK
    SLICE_X128Y171       RAMD32                                       r  has_dram.dram/litedram/storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.830     2.790    
    SLICE_X128Y171       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.100    has_dram.dram/litedram/storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/litedram/storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.582     2.777    has_dram.dram/litedram/BUFG_1_0
    SLICE_X129Y171       FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y171       FDRE (Prop_fdre_C_Q)         0.141     2.918 r  has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/Q
                         net (fo=36, routed)          0.206     3.125    has_dram.dram/litedram/storage_reg_0_15_0_5/ADDRD0
    SLICE_X128Y171       RAMD32                                       r  has_dram.dram/litedram/storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.850     3.620    has_dram.dram/litedram/storage_reg_0_15_0_5/WCLK
    SLICE_X128Y171       RAMD32                                       r  has_dram.dram/litedram/storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.830     2.790    
    SLICE_X128Y171       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.100    has_dram.dram/litedram/storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/litedram/storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.582     2.777    has_dram.dram/litedram/BUFG_1_0
    SLICE_X129Y171       FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y171       FDRE (Prop_fdre_C_Q)         0.141     2.918 r  has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/Q
                         net (fo=36, routed)          0.206     3.125    has_dram.dram/litedram/storage_reg_0_15_0_5/ADDRD0
    SLICE_X128Y171       RAMD32                                       r  has_dram.dram/litedram/storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.850     3.620    has_dram.dram/litedram/storage_reg_0_15_0_5/WCLK
    SLICE_X128Y171       RAMD32                                       r  has_dram.dram/litedram/storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.830     2.790    
    SLICE_X128Y171       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.100    has_dram.dram/litedram/storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/litedram/storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.582     2.777    has_dram.dram/litedram/BUFG_1_0
    SLICE_X129Y171       FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y171       FDRE (Prop_fdre_C_Q)         0.141     2.918 r  has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/Q
                         net (fo=36, routed)          0.206     3.125    has_dram.dram/litedram/storage_reg_0_15_0_5/ADDRD0
    SLICE_X128Y171       RAMD32                                       r  has_dram.dram/litedram/storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.850     3.620    has_dram.dram/litedram/storage_reg_0_15_0_5/WCLK
    SLICE_X128Y171       RAMD32                                       r  has_dram.dram/litedram/storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.830     2.790    
    SLICE_X128Y171       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.100    has_dram.dram/litedram/storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/litedram/storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.582     2.777    has_dram.dram/litedram/BUFG_1_0
    SLICE_X129Y171       FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y171       FDRE (Prop_fdre_C_Q)         0.141     2.918 r  has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/Q
                         net (fo=36, routed)          0.206     3.125    has_dram.dram/litedram/storage_reg_0_15_0_5/ADDRD0
    SLICE_X128Y171       RAMS32                                       r  has_dram.dram/litedram/storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.850     3.620    has_dram.dram/litedram/storage_reg_0_15_0_5/WCLK
    SLICE_X128Y171       RAMS32                                       r  has_dram.dram/litedram/storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.830     2.790    
    SLICE_X128Y171       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.100    has_dram.dram/litedram/storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_dram.dram/litedram/storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             main_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.582     2.777    has_dram.dram/litedram/BUFG_1_0
    SLICE_X129Y171       FDRE                                         r  has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y171       FDRE (Prop_fdre_C_Q)         0.141     2.918 r  has_dram.dram/litedram/main_litedramcore_bankmachine0_produce_reg[0]/Q
                         net (fo=36, routed)          0.206     3.125    has_dram.dram/litedram/storage_reg_0_15_0_5/ADDRD0
    SLICE_X128Y171       RAMS32                                       r  has_dram.dram/litedram/storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.850     3.620    has_dram.dram/litedram/storage_reg_0_15_0_5/WCLK
    SLICE_X128Y171       RAMS32                                       r  has_dram.dram/litedram/storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.830     2.790    
    SLICE_X128Y171       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.100    has_dram.dram/litedram/storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_clkout1
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { has_dram.dram/litedram/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056      RAMB36_X6Y32    has_dram.dram/init_ram_0/init_ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056      RAMB36_X5Y30    has_dram.dram/init_ram_0/init_ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056      RAMB36_X4Y28    has_dram.dram/init_ram_0/init_ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056      RAMB36_X5Y27    has_dram.dram/init_ram_0/init_ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056      RAMB36_X6Y27    has_dram.dram/init_ram_0/init_ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056      RAMB36_X5Y29    has_dram.dram/init_ram_0/init_ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056      RAMB36_X4Y29    has_dram.dram/init_ram_0/init_ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056      RAMB36_X5Y28    has_dram.dram/init_ram_0/init_ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.000      8.056      RAMB36_X6Y28    has_dram.dram/rams[0].way/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         11.000      8.056      RAMB36_X6Y28    has_dram.dram/rams[0].way/ram_reg_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       11.000      149.000    PLLE2_ADV_X0Y2  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X124Y160  has_dram.dram/cache_tags_reg_0_63_0_0/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X124Y160  has_dram.dram/cache_tags_reg_0_63_0_0/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X124Y160  has_dram.dram/cache_tags_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X124Y160  has_dram.dram/cache_tags_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X124Y160  has_dram.dram/cache_tags_reg_0_63_10_10/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X124Y160  has_dram.dram/cache_tags_reg_0_63_10_10/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X124Y160  has_dram.dram/cache_tags_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X124Y160  has_dram.dram/cache_tags_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X120Y161  has_dram.dram/cache_tags_reg_0_63_11_11/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X120Y161  has_dram.dram/cache_tags_reg_0_63_11_11/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X124Y160  has_dram.dram/cache_tags_reg_0_63_0_0/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X124Y160  has_dram.dram/cache_tags_reg_0_63_0_0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X124Y160  has_dram.dram/cache_tags_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X124Y160  has_dram.dram/cache_tags_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X124Y160  has_dram.dram/cache_tags_reg_0_63_10_10/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X124Y160  has_dram.dram/cache_tags_reg_0_63_10_10/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X124Y160  has_dram.dram/cache_tags_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X124Y160  has_dram.dram/cache_tags_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X120Y161  has_dram.dram/cache_tags_reg_0_63_11_11/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.500       4.250      SLICE_X120Y161  has_dram.dram/cache_tags_reg_0_63_11_11/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_clkout2
  To Clock:  main_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_clkout2
Waveform(ns):       { 0.000 1.375 }
Period(ns):         2.750
Sources:            { has_dram.dram/litedram/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.750       0.595      BUFGCTRL_X0Y3   has_dram.dram/litedram/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.750       1.083      ILOGIC_X1Y183   has_dram.dram/litedram/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.750       1.083      ILOGIC_X1Y183   has_dram.dram/litedram/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.750       1.083      ILOGIC_X1Y176   has_dram.dram/litedram/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.750       1.083      ILOGIC_X1Y176   has_dram.dram/litedram/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.750       1.083      ILOGIC_X1Y188   has_dram.dram/litedram/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.750       1.083      ILOGIC_X1Y188   has_dram.dram/litedram/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.750       1.083      ILOGIC_X1Y191   has_dram.dram/litedram/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.750       1.083      ILOGIC_X1Y191   has_dram.dram/litedram/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.750       1.083      ILOGIC_X1Y196   has_dram.dram/litedram/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.750       157.250    PLLE2_ADV_X0Y2  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_clkout3
  To Clock:  main_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_clkout3
Waveform(ns):       { 0.688 2.062 }
Period(ns):         2.750
Sources:            { has_dram.dram/litedram/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.750       0.595      BUFGCTRL_X0Y5   has_dram.dram/litedram/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.750       1.083      OLOGIC_X1Y182   has_dram.dram/litedram/OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.750       1.083      OLOGIC_X1Y194   has_dram.dram/litedram/OSERDESE2_27/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.750       1.501      PLLE2_ADV_X0Y2  has_dram.dram/litedram/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.750       157.250    PLLE2_ADV_X0Y2  has_dram.dram/litedram/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  main_clkout1
  To Clock:  main_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/dlc_reg[4]/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.419ns (5.871%)  route 6.718ns (94.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 19.643 - 11.000 ) 
    Source Clock Delay      (SCD):    9.173ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.682     9.173    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.419     9.592 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         6.718    16.309    soc0/uart0_16550.uart0/regs/rst_uart
    SLICE_X110Y164       FDCE                                         f  soc0/uart0_16550.uart0/regs/dlc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.549    19.643    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X110Y164       FDCE                                         r  soc0/uart0_16550.uart0/regs/dlc_reg[4]/C
                         clock pessimism              0.396    20.039    
                         clock uncertainty           -0.061    19.978    
    SLICE_X110Y164       FDCE (Recov_fdce_C_CLR)     -0.580    19.398    soc0/uart0_16550.uart0/regs/dlc_reg[4]
  -------------------------------------------------------------------
                         required time                         19.398    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/dlc_reg[5]/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.419ns (5.871%)  route 6.718ns (94.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 19.643 - 11.000 ) 
    Source Clock Delay      (SCD):    9.173ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.682     9.173    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.419     9.592 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         6.718    16.309    soc0/uart0_16550.uart0/regs/rst_uart
    SLICE_X110Y164       FDCE                                         f  soc0/uart0_16550.uart0/regs/dlc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.549    19.643    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X110Y164       FDCE                                         r  soc0/uart0_16550.uart0/regs/dlc_reg[5]/C
                         clock pessimism              0.396    20.039    
                         clock uncertainty           -0.061    19.978    
    SLICE_X110Y164       FDCE (Recov_fdce_C_CLR)     -0.580    19.398    soc0/uart0_16550.uart0/regs/dlc_reg[5]
  -------------------------------------------------------------------
                         required time                         19.398    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/dlc_reg[6]/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.419ns (5.871%)  route 6.718ns (94.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 19.643 - 11.000 ) 
    Source Clock Delay      (SCD):    9.173ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.682     9.173    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.419     9.592 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         6.718    16.309    soc0/uart0_16550.uart0/regs/rst_uart
    SLICE_X110Y164       FDCE                                         f  soc0/uart0_16550.uart0/regs/dlc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.549    19.643    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X110Y164       FDCE                                         r  soc0/uart0_16550.uart0/regs/dlc_reg[6]/C
                         clock pessimism              0.396    20.039    
                         clock uncertainty           -0.061    19.978    
    SLICE_X110Y164       FDCE (Recov_fdce_C_CLR)     -0.580    19.398    soc0/uart0_16550.uart0/regs/dlc_reg[6]
  -------------------------------------------------------------------
                         required time                         19.398    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/dlc_reg[7]/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.419ns (5.871%)  route 6.718ns (94.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 19.643 - 11.000 ) 
    Source Clock Delay      (SCD):    9.173ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.682     9.173    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.419     9.592 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         6.718    16.309    soc0/uart0_16550.uart0/regs/rst_uart
    SLICE_X110Y164       FDCE                                         f  soc0/uart0_16550.uart0/regs/dlc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.549    19.643    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X110Y164       FDCE                                         r  soc0/uart0_16550.uart0/regs/dlc_reg[7]/C
                         clock pessimism              0.396    20.039    
                         clock uncertainty           -0.061    19.978    
    SLICE_X110Y164       FDCE (Recov_fdce_C_CLR)     -0.580    19.398    soc0/uart0_16550.uart0/regs/dlc_reg[7]
  -------------------------------------------------------------------
                         required time                         19.398    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/start_dlc_reg/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 0.419ns (5.871%)  route 6.718ns (94.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 19.643 - 11.000 ) 
    Source Clock Delay      (SCD):    9.173ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.682     9.173    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.419     9.592 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         6.718    16.309    soc0/uart0_16550.uart0/regs/rst_uart
    SLICE_X110Y164       FDCE                                         f  soc0/uart0_16550.uart0/regs/start_dlc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.549    19.643    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X110Y164       FDCE                                         r  soc0/uart0_16550.uart0/regs/start_dlc_reg/C
                         clock pessimism              0.396    20.039    
                         clock uncertainty           -0.061    19.978    
    SLICE_X110Y164       FDCE (Recov_fdce_C_CLR)     -0.580    19.398    soc0/uart0_16550.uart0/regs/start_dlc_reg
  -------------------------------------------------------------------
                         required time                         19.398    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/dl_reg[0]/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 0.419ns (5.875%)  route 6.713ns (94.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 19.643 - 11.000 ) 
    Source Clock Delay      (SCD):    9.173ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.682     9.173    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.419     9.592 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         6.713    16.305    soc0/uart0_16550.uart0/regs/rst_uart
    SLICE_X111Y164       FDCE                                         f  soc0/uart0_16550.uart0/regs/dl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.549    19.643    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X111Y164       FDCE                                         r  soc0/uart0_16550.uart0/regs/dl_reg[0]/C
                         clock pessimism              0.396    20.039    
                         clock uncertainty           -0.061    19.978    
    SLICE_X111Y164       FDCE (Recov_fdce_C_CLR)     -0.580    19.398    soc0/uart0_16550.uart0/regs/dl_reg[0]
  -------------------------------------------------------------------
                         required time                         19.398    
                         arrival time                         -16.305    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/dl_reg[2]/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 0.419ns (5.875%)  route 6.713ns (94.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 19.643 - 11.000 ) 
    Source Clock Delay      (SCD):    9.173ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.682     9.173    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.419     9.592 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         6.713    16.305    soc0/uart0_16550.uart0/regs/rst_uart
    SLICE_X111Y164       FDCE                                         f  soc0/uart0_16550.uart0/regs/dl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.549    19.643    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X111Y164       FDCE                                         r  soc0/uart0_16550.uart0/regs/dl_reg[2]/C
                         clock pessimism              0.396    20.039    
                         clock uncertainty           -0.061    19.978    
    SLICE_X111Y164       FDCE (Recov_fdce_C_CLR)     -0.580    19.398    soc0/uart0_16550.uart0/regs/dl_reg[2]
  -------------------------------------------------------------------
                         required time                         19.398    
                         arrival time                         -16.305    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/dl_reg[4]/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 0.419ns (5.875%)  route 6.713ns (94.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 19.643 - 11.000 ) 
    Source Clock Delay      (SCD):    9.173ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.682     9.173    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.419     9.592 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         6.713    16.305    soc0/uart0_16550.uart0/regs/rst_uart
    SLICE_X111Y164       FDCE                                         f  soc0/uart0_16550.uart0/regs/dl_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.549    19.643    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X111Y164       FDCE                                         r  soc0/uart0_16550.uart0/regs/dl_reg[4]/C
                         clock pessimism              0.396    20.039    
                         clock uncertainty           -0.061    19.978    
    SLICE_X111Y164       FDCE (Recov_fdce_C_CLR)     -0.580    19.398    soc0/uart0_16550.uart0/regs/dl_reg[4]
  -------------------------------------------------------------------
                         required time                         19.398    
                         arrival time                         -16.305    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/dl_reg[5]/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 0.419ns (5.875%)  route 6.713ns (94.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 19.643 - 11.000 ) 
    Source Clock Delay      (SCD):    9.173ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.682     9.173    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.419     9.592 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         6.713    16.305    soc0/uart0_16550.uart0/regs/rst_uart
    SLICE_X111Y164       FDCE                                         f  soc0/uart0_16550.uart0/regs/dl_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.549    19.643    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X111Y164       FDCE                                         r  soc0/uart0_16550.uart0/regs/dl_reg[5]/C
                         clock pessimism              0.396    20.039    
                         clock uncertainty           -0.061    19.978    
    SLICE_X111Y164       FDCE (Recov_fdce_C_CLR)     -0.580    19.398    soc0/uart0_16550.uart0/regs/dl_reg[5]
  -------------------------------------------------------------------
                         required time                         19.398    
                         arrival time                         -16.305    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/regs/dl_reg[6]/CLR
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (main_clkout1 rise@11.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 0.419ns (5.875%)  route 6.713ns (94.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.643ns = ( 19.643 - 11.000 ) 
    Source Clock Delay      (SCD):    9.173ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.682     9.173    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.419     9.592 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         6.713    16.305    soc0/uart0_16550.uart0/regs/rst_uart
    SLICE_X111Y164       FDCE                                         f  soc0/uart0_16550.uart0/regs/dl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                     11.000    11.000 r  
    R4                                                0.000    11.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    11.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    14.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665    16.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755    18.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.549    19.643    soc0/uart0_16550.uart0/regs/system_clk
    SLICE_X111Y164       FDCE                                         r  soc0/uart0_16550.uart0/regs/dl_reg[6]/C
                         clock pessimism              0.396    20.039    
                         clock uncertainty           -0.061    19.978    
    SLICE_X111Y164       FDCE (Recov_fdce_C_CLR)     -0.580    19.398    soc0/uart0_16550.uart0/regs/dl_reg[6]
  -------------------------------------------------------------------
                         required time                         19.398    
                         arrival time                         -16.305    
  -------------------------------------------------------------------
                         slack                                  3.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/wb_interface/wb_cyc_is_reg/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.128ns (8.721%)  route 1.340ns (91.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.626ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.588     2.783    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.128     2.911 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         1.340     4.251    soc0/uart0_16550.uart0/wb_interface/rst_uart
    SLICE_X104Y157       FDCE                                         f  soc0/uart0_16550.uart0/wb_interface/wb_cyc_is_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.856     3.626    soc0/uart0_16550.uart0/wb_interface/system_clk
    SLICE_X104Y157       FDCE                                         r  soc0/uart0_16550.uart0/wb_interface/wb_cyc_is_reg/C
                         clock pessimism             -0.574     3.052    
    SLICE_X104Y157       FDCE (Remov_fdce_C_CLR)     -0.121     2.931    soc0/uart0_16550.uart0/wb_interface/wb_cyc_is_reg
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           4.251    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.400ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate_reg[1]/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.128ns (8.267%)  route 1.420ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.626ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.588     2.783    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.128     2.911 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         1.420     4.332    soc0/uart0_16550.uart0/wb_interface/rst_uart
    SLICE_X104Y158       FDCE                                         f  soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.856     3.626    soc0/uart0_16550.uart0/wb_interface/system_clk
    SLICE_X104Y158       FDCE                                         r  soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate_reg[1]/C
                         clock pessimism             -0.574     3.052    
    SLICE_X104Y158       FDCE (Remov_fdce_C_CLR)     -0.121     2.931    soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate_reg[2]/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.128ns (8.267%)  route 1.420ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.626ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.588     2.783    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.128     2.911 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         1.420     4.332    soc0/uart0_16550.uart0/wb_interface/rst_uart
    SLICE_X104Y158       FDCE                                         f  soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.856     3.626    soc0/uart0_16550.uart0/wb_interface/system_clk
    SLICE_X104Y158       FDCE                                         r  soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate_reg[2]/C
                         clock pessimism             -0.574     3.052    
    SLICE_X104Y158       FDCE (Remov_fdce_C_CLR)     -0.121     2.931    soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate_reg[3]/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.128ns (8.267%)  route 1.420ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.626ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.588     2.783    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.128     2.911 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         1.420     4.332    soc0/uart0_16550.uart0/wb_interface/rst_uart
    SLICE_X104Y158       FDCE                                         f  soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.856     3.626    soc0/uart0_16550.uart0/wb_interface/system_clk
    SLICE_X104Y158       FDCE                                         r  soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate_reg[3]/C
                         clock pessimism             -0.574     3.052    
    SLICE_X104Y158       FDCE (Remov_fdce_C_CLR)     -0.121     2.931    soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate_reg[0]/PRE
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.128ns (8.267%)  route 1.420ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.626ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.588     2.783    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.128     2.911 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         1.420     4.332    soc0/uart0_16550.uart0/wb_interface/rst_uart
    SLICE_X104Y158       FDPE                                         f  soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.856     3.626    soc0/uart0_16550.uart0/wb_interface/system_clk
    SLICE_X104Y158       FDPE                                         r  soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate_reg[0]/C
                         clock pessimism             -0.574     3.052    
    SLICE_X104Y158       FDPE (Remov_fdpe_C_PRE)     -0.125     2.927    soc0/uart0_16550.uart0/wb_interface/FSM_onehot_wbstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/wb_interface/wb_ack_o_reg/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.128ns (8.267%)  route 1.420ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.626ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.588     2.783    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.128     2.911 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         1.420     4.332    soc0/uart0_16550.uart0/wb_interface/rst_uart
    SLICE_X105Y158       FDCE                                         f  soc0/uart0_16550.uart0/wb_interface/wb_ack_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.856     3.626    soc0/uart0_16550.uart0/wb_interface/system_clk
    SLICE_X105Y158       FDCE                                         r  soc0/uart0_16550.uart0/wb_interface/wb_ack_o_reg/C
                         clock pessimism             -0.574     3.052    
    SLICE_X105Y158       FDCE (Remov_fdce_C_CLR)     -0.146     2.906    soc0/uart0_16550.uart0/wb_interface/wb_ack_o_reg
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/wb_interface/wb_stb_is_reg/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.128ns (8.267%)  route 1.420ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.626ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.588     2.783    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.128     2.911 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         1.420     4.332    soc0/uart0_16550.uart0/wb_interface/rst_uart
    SLICE_X105Y158       FDCE                                         f  soc0/uart0_16550.uart0/wb_interface/wb_stb_is_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.856     3.626    soc0/uart0_16550.uart0/wb_interface/system_clk
    SLICE_X105Y158       FDCE                                         r  soc0/uart0_16550.uart0/wb_interface/wb_stb_is_reg/C
                         clock pessimism             -0.574     3.052    
    SLICE_X105Y158       FDCE (Remov_fdce_C_CLR)     -0.146     2.906    soc0/uart0_16550.uart0/wb_interface/wb_stb_is_reg
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/wb_interface/wre_reg/PRE
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.128ns (8.267%)  route 1.420ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.626ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.588     2.783    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.128     2.911 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         1.420     4.332    soc0/uart0_16550.uart0/wb_interface/rst_uart
    SLICE_X105Y158       FDPE                                         f  soc0/uart0_16550.uart0/wb_interface/wre_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.856     3.626    soc0/uart0_16550.uart0/wb_interface/system_clk
    SLICE_X105Y158       FDPE                                         r  soc0/uart0_16550.uart0/wb_interface/wre_reg/C
                         clock pessimism             -0.574     3.052    
    SLICE_X105Y158       FDPE (Remov_fdpe_C_PRE)     -0.149     2.903    soc0/uart0_16550.uart0/wb_interface/wre_reg
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/wb_interface/wb_adr_is_reg[0]/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.128ns (7.711%)  route 1.532ns (92.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.588     2.783    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.128     2.911 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         1.532     4.443    soc0/uart0_16550.uart0/wb_interface/rst_uart
    SLICE_X106Y160       FDCE                                         f  soc0/uart0_16550.uart0/wb_interface/wb_adr_is_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.855     3.625    soc0/uart0_16550.uart0/wb_interface/system_clk
    SLICE_X106Y160       FDCE                                         r  soc0/uart0_16550.uart0/wb_interface/wb_adr_is_reg[0]/C
                         clock pessimism             -0.574     3.051    
    SLICE_X106Y160       FDCE (Remov_fdce_C_CLR)     -0.146     2.905    soc0/uart0_16550.uart0/wb_interface/wb_adr_is_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           4.443    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/uart0_16550.uart0/wb_interface/wb_we_is_reg/CLR
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_clkout1 rise@0.000ns - main_clkout1 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.128ns (7.711%)  route 1.532ns (92.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.588     2.783    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.128     2.911 f  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         1.532     4.443    soc0/uart0_16550.uart0/wb_interface/rst_uart
    SLICE_X106Y160       FDCE                                         f  soc0/uart0_16550.uart0/wb_interface/wb_we_is_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.855     3.625    soc0/uart0_16550.uart0/wb_interface/system_clk
    SLICE_X106Y160       FDCE                                         r  soc0/uart0_16550.uart0/wb_interface/wb_we_is_reg/C
                         clock pessimism             -0.574     3.051    
    SLICE_X106Y160       FDCE (Remov_fdce_C_CLR)     -0.146     2.905    soc0/uart0_16550.uart0/wb_interface/wb_we_is_reg
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           4.443    
  -------------------------------------------------------------------
                         slack                                  1.538    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl60_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl61_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.658     5.580    has_liteeth.liteeth/eth_rx_clk
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.518     6.098 r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[0]/Q
                         net (fo=1, routed)           0.190     6.288    has_liteeth.liteeth/xilinxmultiregimpl60[0]
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.538     5.269    has_liteeth.liteeth/eth_rx_clk
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[0]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl60_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl61_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.658     5.580    has_liteeth.liteeth/eth_rx_clk
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.518     6.098 r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[1]/Q
                         net (fo=1, routed)           0.190     6.288    has_liteeth.liteeth/xilinxmultiregimpl60[1]
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.538     5.269    has_liteeth.liteeth/eth_rx_clk
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[1]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl60_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl61_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.659     5.581    has_liteeth.liteeth/eth_rx_clk
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.456     6.037 r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[2]/Q
                         net (fo=1, routed)           0.190     6.227    has_liteeth.liteeth/xilinxmultiregimpl60[2]
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.539     5.270    has_liteeth.liteeth/eth_rx_clk
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[2]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl60_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl61_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.659     5.581    has_liteeth.liteeth/eth_rx_clk
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.456     6.037 r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[4]/Q
                         net (fo=1, routed)           0.190     6.227    has_liteeth.liteeth/xilinxmultiregimpl60[4]
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.539     5.270    has_liteeth.liteeth/eth_rx_clk
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[4]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl60_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl61_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.658     5.580    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y130        FDRE (Prop_fdre_C_Q)         0.456     6.036 r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[3]/Q
                         net (fo=1, routed)           0.190     6.226    has_liteeth.liteeth/xilinxmultiregimpl60[3]
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.538     5.269    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[3]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl60_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.658     5.580    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y130        FDRE (Prop_fdre_C_Q)         0.456     6.036 r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[5]/Q
                         net (fo=1, routed)           0.190     6.226    has_liteeth.liteeth/xilinxmultiregimpl60[5]
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.538     5.269    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl60_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl61_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.577     1.891    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y130        FDRE (Prop_fdre_C_Q)         0.141     2.032 r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[3]/Q
                         net (fo=1, routed)           0.056     2.088    has_liteeth.liteeth/xilinxmultiregimpl60[3]
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.846     2.558    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[3]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl60_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.577     1.891    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y130        FDRE (Prop_fdre_C_Q)         0.141     2.032 r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[5]/Q
                         net (fo=1, routed)           0.056     2.088    has_liteeth.liteeth/xilinxmultiregimpl60[5]
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.846     2.558    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[5]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl60_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl61_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.578     1.892    has_liteeth.liteeth/eth_rx_clk
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.141     2.033 r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[2]/Q
                         net (fo=1, routed)           0.056     2.089    has_liteeth.liteeth/xilinxmultiregimpl60[2]
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.847     2.559    has_liteeth.liteeth/eth_rx_clk
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[2]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl60_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl61_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.578     1.892    has_liteeth.liteeth/eth_rx_clk
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.141     2.033 r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[4]/Q
                         net (fo=1, routed)           0.056     2.089    has_liteeth.liteeth/xilinxmultiregimpl60[4]
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.847     2.559    has_liteeth.liteeth/eth_rx_clk
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[4]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl60_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl61_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.577     1.891    has_liteeth.liteeth/eth_rx_clk
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.164     2.055 r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[0]/Q
                         net (fo=1, routed)           0.056     2.111    has_liteeth.liteeth/xilinxmultiregimpl60[0]
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.846     2.558    has_liteeth.liteeth/eth_rx_clk
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[0]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl60_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl61_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.577     1.891    has_liteeth.liteeth/eth_rx_clk
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.164     2.055 r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[1]/Q
                         net (fo=1, routed)           0.056     2.111    has_liteeth.liteeth/xilinxmultiregimpl60[1]
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.846     2.558    has_liteeth.liteeth/eth_rx_clk
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl61_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  main_clkout1
  To Clock:  eth_clocks_rx

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/FDPE_4/PRE
                            (recovery check against rising-edge clock eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.724ns  (logic 0.456ns (26.444%)  route 1.268ns (73.556%))
  Logic Levels:           0  
  Clock Path Skew:        -3.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    9.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.651     9.142    has_liteeth.liteeth/sys_clk
    SLICE_X73Y133        FDRE                                         r  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.456     9.598 f  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/Q
                         net (fo=7, routed)           1.268    10.866    has_liteeth.liteeth/csrbank2_crg_reset0_w
    SLICE_X58Y129        FDPE                                         f  has_liteeth.liteeth/FDPE_4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.538     5.269    has_liteeth.liteeth/eth_rx_clk
    SLICE_X58Y129        FDPE                                         r  has_liteeth.liteeth/FDPE_4/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/FDPE_5/PRE
                            (recovery check against rising-edge clock eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.724ns  (logic 0.456ns (26.444%)  route 1.268ns (73.556%))
  Logic Levels:           0  
  Clock Path Skew:        -3.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    9.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.651     9.142    has_liteeth.liteeth/sys_clk
    SLICE_X73Y133        FDRE                                         r  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.456     9.598 f  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/Q
                         net (fo=7, routed)           1.268    10.866    has_liteeth.liteeth/csrbank2_crg_reset0_w
    SLICE_X58Y129        FDPE                                         f  has_liteeth.liteeth/FDPE_5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.538     5.269    has_liteeth.liteeth/eth_rx_clk
    SLICE_X58Y129        FDPE                                         r  has_liteeth.liteeth/FDPE_5/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl60_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.521ns  (logic 0.518ns (34.052%)  route 1.003ns (65.948%))
  Logic Levels:           0  
  Clock Path Skew:        -3.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns
    Source Clock Delay      (SCD):    9.152ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.661     9.152    has_liteeth.liteeth/sys_clk
    SLICE_X56Y132        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y132        FDRE (Prop_fdre_C_Q)         0.518     9.670 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           1.003    10.673    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q[4]
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.539     5.270    has_liteeth.liteeth/eth_rx_clk
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[4]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl60_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.477ns  (logic 0.518ns (35.072%)  route 0.959ns (64.928%))
  Logic Levels:           0  
  Clock Path Skew:        -3.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    9.152ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.661     9.152    has_liteeth.liteeth/sys_clk
    SLICE_X56Y132        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y132        FDRE (Prop_fdre_C_Q)         0.518     9.670 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.959    10.629    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q[5]
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.538     5.269    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[5]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl60_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.466ns  (logic 0.518ns (35.332%)  route 0.948ns (64.668%))
  Logic Levels:           0  
  Clock Path Skew:        -3.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns
    Source Clock Delay      (SCD):    9.152ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.661     9.152    has_liteeth.liteeth/sys_clk
    SLICE_X56Y132        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y132        FDRE (Prop_fdre_C_Q)         0.518     9.670 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.948    10.618    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q[2]
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.539     5.270    has_liteeth.liteeth/eth_rx_clk
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[2]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl60_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.264ns  (logic 0.456ns (36.068%)  route 0.808ns (63.932%))
  Logic Levels:           0  
  Clock Path Skew:        -3.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    9.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.659     9.150    has_liteeth.liteeth/sys_clk
    SLICE_X57Y131        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.456     9.606 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           0.808    10.414    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q[3]
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.538     5.269    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[3]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl60_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.421%)  route 0.594ns (56.579%))
  Logic Levels:           0  
  Clock Path Skew:        -3.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    9.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.659     9.150    has_liteeth.liteeth/sys_clk
    SLICE_X57Y131        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.456     9.606 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           0.594    10.200    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q[0]
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.538     5.269    has_liteeth.liteeth/eth_rx_clk
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[0]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl60_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.735ns  (logic 0.419ns (57.034%)  route 0.316ns (42.966%))
  Logic Levels:           0  
  Clock Path Skew:        -3.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns
    Source Clock Delay      (SCD):    9.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.659     9.150    has_liteeth.liteeth/sys_clk
    SLICE_X57Y131        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.419     9.569 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.316     9.884    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q[1]
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.538     5.269    has_liteeth.liteeth/eth_rx_clk
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/FDPE_4/PRE
                            (removal check against rising-edge clock eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.131%)  route 0.559ns (79.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.572     2.767    has_liteeth.liteeth/sys_clk
    SLICE_X73Y133        FDRE                                         r  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.141     2.908 f  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/Q
                         net (fo=7, routed)           0.559     3.468    has_liteeth.liteeth/csrbank2_crg_reset0_w
    SLICE_X58Y129        FDPE                                         f  has_liteeth.liteeth/FDPE_4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.843     2.555    has_liteeth.liteeth/eth_rx_clk
    SLICE_X58Y129        FDPE                                         r  has_liteeth.liteeth/FDPE_4/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/FDPE_5/PRE
                            (removal check against rising-edge clock eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.131%)  route 0.559ns (79.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.572     2.767    has_liteeth.liteeth/sys_clk
    SLICE_X73Y133        FDRE                                         r  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.141     2.908 f  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/Q
                         net (fo=7, routed)           0.559     3.468    has_liteeth.liteeth/csrbank2_crg_reset0_w
    SLICE_X58Y129        FDPE                                         f  has_liteeth.liteeth/FDPE_5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.843     2.555    has_liteeth.liteeth/eth_rx_clk
    SLICE_X58Y129        FDPE                                         r  has_liteeth.liteeth/FDPE_5/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl60_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.477%)  route 0.121ns (48.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.578     2.773    has_liteeth.liteeth/sys_clk
    SLICE_X57Y131        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.128     2.901 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.121     3.022    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q[1]
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.846     2.558    has_liteeth.liteeth/eth_rx_clk
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[1]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl60_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.818%)  route 0.196ns (58.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.578     2.773    has_liteeth.liteeth/sys_clk
    SLICE_X57Y131        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141     2.914 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           0.196     3.110    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q[0]
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.846     2.558    has_liteeth.liteeth/eth_rx_clk
    SLICE_X56Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[0]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl60_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.155%)  route 0.284ns (66.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.578     2.773    has_liteeth.liteeth/sys_clk
    SLICE_X57Y131        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y131        FDRE (Prop_fdre_C_Q)         0.141     2.914 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           0.284     3.198    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q[3]
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.846     2.558    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[3]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl60_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.260%)  route 0.329ns (66.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.579     2.774    has_liteeth.liteeth/sys_clk
    SLICE_X56Y132        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y132        FDRE (Prop_fdre_C_Q)         0.164     2.938 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.329     3.267    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q[2]
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.847     2.559    has_liteeth.liteeth/eth_rx_clk
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[2]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl60_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.918%)  route 0.334ns (67.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.579     2.774    has_liteeth.liteeth/sys_clk
    SLICE_X56Y132        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y132        FDRE (Prop_fdre_C_Q)         0.164     2.938 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           0.334     3.272    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q[4]
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.847     2.559    has_liteeth.liteeth/eth_rx_clk
    SLICE_X55Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[4]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl60_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.671%)  route 0.338ns (67.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.579     2.774    has_liteeth.liteeth/sys_clk
    SLICE_X56Y132        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y132        FDRE (Prop_fdre_C_Q)         0.164     2.938 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.338     3.276    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter1_q[5]
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.846     2.558    has_liteeth.liteeth/eth_rx_clk
    SLICE_X57Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl60_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  maccore_ethphy_clkout0
  To Clock:  maccore_ethphy_clkout0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl10_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.006ns
    Source Clock Delay      (SCD):    10.583ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.657    10.583    has_liteeth.liteeth/eth_tx_clk
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDRE (Prop_fdre_C_Q)         0.518    11.101 r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[4]/Q
                         net (fo=1, routed)           0.190    11.291    has_liteeth.liteeth/xilinxmultiregimpl10[4]
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994     5.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569     8.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.538    10.006    has_liteeth.liteeth/eth_tx_clk
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl10_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl11_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.006ns
    Source Clock Delay      (SCD):    10.583ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.657    10.583    has_liteeth.liteeth/eth_tx_clk
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDRE (Prop_fdre_C_Q)         0.518    11.101 r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[5]/Q
                         net (fo=1, routed)           0.190    11.291    has_liteeth.liteeth/xilinxmultiregimpl10[5]
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994     5.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569     8.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.538    10.006    has_liteeth.liteeth/eth_tx_clk
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[5]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl11_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.005ns
    Source Clock Delay      (SCD):    10.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.656    10.582    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_fdre_C_Q)         0.456    11.038 r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[0]/Q
                         net (fo=1, routed)           0.199    11.238    has_liteeth.liteeth/xilinxmultiregimpl10[0]
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994     5.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569     8.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.537    10.005    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[0]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl11_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.456ns (70.289%)  route 0.193ns (29.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.005ns
    Source Clock Delay      (SCD):    10.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.656    10.582    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_fdre_C_Q)         0.456    11.038 r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[2]/Q
                         net (fo=1, routed)           0.193    11.231    has_liteeth.liteeth/xilinxmultiregimpl10[2]
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994     5.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569     8.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.537    10.005    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[2]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl11_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.648ns  (logic 0.456ns (70.400%)  route 0.192ns (29.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.005ns
    Source Clock Delay      (SCD):    10.582ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.656    10.582    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_fdre_C_Q)         0.456    11.038 r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[1]/Q
                         net (fo=1, routed)           0.192    11.230    has_liteeth.liteeth/xilinxmultiregimpl10[1]
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994     5.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569     8.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.537    10.005    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[1]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl11_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.691%)  route 0.157ns (27.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.006ns
    Source Clock Delay      (SCD):    10.583ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.657    10.583    has_liteeth.liteeth/eth_tx_clk
    SLICE_X57Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDRE (Prop_fdre_C_Q)         0.419    11.002 r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[3]/Q
                         net (fo=1, routed)           0.157    11.160    has_liteeth.liteeth/xilinxmultiregimpl10[3]
    SLICE_X57Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994     5.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569     8.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.538    10.006    has_liteeth.liteeth/eth_tx_clk
    SLICE_X57Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl11_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.671ns
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.576     3.642    has_liteeth.liteeth/eth_tx_clk
    SLICE_X57Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y120        FDRE (Prop_fdre_C_Q)         0.128     3.770 r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[3]/Q
                         net (fo=1, routed)           0.054     3.825    has_liteeth.liteeth/xilinxmultiregimpl10[3]
    SLICE_X57Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.845     4.671    has_liteeth.liteeth/eth_tx_clk
    SLICE_X57Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[3]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl11_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.670ns
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.575     3.641    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_fdre_C_Q)         0.141     3.782 r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[1]/Q
                         net (fo=1, routed)           0.058     3.840    has_liteeth.liteeth/xilinxmultiregimpl10[1]
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.844     4.670    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[1]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl11_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.670ns
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.575     3.641    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_fdre_C_Q)         0.141     3.782 r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[2]/Q
                         net (fo=1, routed)           0.059     3.841    has_liteeth.liteeth/xilinxmultiregimpl10[2]
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.844     4.670    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[2]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl11_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.670ns
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.575     3.641    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_fdre_C_Q)         0.141     3.782 r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[0]/Q
                         net (fo=1, routed)           0.065     3.848    has_liteeth.liteeth/xilinxmultiregimpl10[0]
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.844     4.670    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[0]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl10_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.671ns
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.576     3.642    has_liteeth.liteeth/eth_tx_clk
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDRE (Prop_fdre_C_Q)         0.164     3.806 r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[4]/Q
                         net (fo=1, routed)           0.056     3.862    has_liteeth.liteeth/xilinxmultiregimpl10[4]
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.845     4.671    has_liteeth.liteeth/eth_tx_clk
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[4]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl10_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl11_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        1.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.671ns
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.576     3.642    has_liteeth.liteeth/eth_tx_clk
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDRE (Prop_fdre_C_Q)         0.164     3.806 r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[5]/Q
                         net (fo=1, routed)           0.056     3.862    has_liteeth.liteeth/xilinxmultiregimpl10[5]
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.845     4.671    has_liteeth.liteeth/eth_tx_clk
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl11_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  main_clkout1
  To Clock:  maccore_ethphy_clkout0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/FDPE_2/PRE
                            (recovery check against rising-edge clock maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.307ns  (logic 0.456ns (19.768%)  route 1.851ns (80.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.009ns
    Source Clock Delay      (SCD):    9.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.651     9.142    has_liteeth.liteeth/sys_clk
    SLICE_X73Y133        FDRE                                         r  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.456     9.598 f  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/Q
                         net (fo=7, routed)           1.851    11.449    has_liteeth.liteeth/csrbank2_crg_reset0_w
    SLICE_X55Y117        FDPE                                         f  has_liteeth.liteeth/FDPE_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994     5.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569     8.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.541    10.009    has_liteeth.liteeth/eth_tx_clk
    SLICE_X55Y117        FDPE                                         r  has_liteeth.liteeth/FDPE_2/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/FDPE_3/PRE
                            (recovery check against rising-edge clock maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.307ns  (logic 0.456ns (19.768%)  route 1.851ns (80.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.009ns
    Source Clock Delay      (SCD):    9.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.651     9.142    has_liteeth.liteeth/sys_clk
    SLICE_X73Y133        FDRE                                         r  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.456     9.598 f  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/Q
                         net (fo=7, routed)           1.851    11.449    has_liteeth.liteeth/csrbank2_crg_reset0_w
    SLICE_X55Y117        FDPE                                         f  has_liteeth.liteeth/FDPE_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994     5.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569     8.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.541    10.009    has_liteeth.liteeth/eth_tx_clk
    SLICE_X55Y117        FDPE                                         r  has_liteeth.liteeth/FDPE_3/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.577%)  route 0.614ns (59.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.005ns
    Source Clock Delay      (SCD):    9.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.656     9.147    has_liteeth.liteeth/sys_clk
    SLICE_X55Y121        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_fdre_C_Q)         0.419     9.566 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.614    10.179    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q[0]
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994     5.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569     8.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.537    10.005    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[0]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.030ns  (logic 0.518ns (50.315%)  route 0.512ns (49.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.006ns
    Source Clock Delay      (SCD):    9.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.656     9.147    has_liteeth.liteeth/sys_clk
    SLICE_X56Y121        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y121        FDRE (Prop_fdre_C_Q)         0.518     9.665 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.512    10.176    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q[3]
    SLICE_X57Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994     5.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569     8.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.538    10.006    has_liteeth.liteeth/eth_tx_clk
    SLICE_X57Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[3]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl10_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.000ns  (logic 0.518ns (51.795%)  route 0.482ns (48.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.006ns
    Source Clock Delay      (SCD):    9.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.656     9.147    has_liteeth.liteeth/sys_clk
    SLICE_X56Y121        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y121        FDRE (Prop_fdre_C_Q)         0.518     9.665 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.482    10.147    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q[5]
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994     5.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569     8.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.538    10.006    has_liteeth.liteeth/eth_tx_clk
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[5]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl10_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.478ns (48.248%)  route 0.513ns (51.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.006ns
    Source Clock Delay      (SCD):    9.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.656     9.147    has_liteeth.liteeth/sys_clk
    SLICE_X56Y121        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y121        FDRE (Prop_fdre_C_Q)         0.478     9.625 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.513    10.138    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q[4]
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994     5.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569     8.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.538    10.006    has_liteeth.liteeth/eth_tx_clk
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[4]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.927ns  (logic 0.419ns (45.218%)  route 0.508ns (54.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.005ns
    Source Clock Delay      (SCD):    9.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.656     9.147    has_liteeth.liteeth/sys_clk
    SLICE_X55Y121        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_fdre_C_Q)         0.419     9.566 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.508    10.073    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q[2]
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994     5.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569     8.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.537    10.005    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[2]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.782ns  (logic 0.419ns (53.607%)  route 0.363ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.005ns
    Source Clock Delay      (SCD):    9.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.656     9.147    has_liteeth.liteeth/sys_clk
    SLICE_X55Y121        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_fdre_C_Q)         0.419     9.566 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.363     9.928    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q[1]
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     1.306 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     3.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.731 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.994     5.724    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.807 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.569     8.377    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.468 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.537    10.005    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/FDPE_2/PRE
                            (removal check against rising-edge clock maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.141ns (14.737%)  route 0.816ns (85.263%))
  Logic Levels:           0  
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.572     2.767    has_liteeth.liteeth/sys_clk
    SLICE_X73Y133        FDRE                                         r  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.141     2.908 f  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/Q
                         net (fo=7, routed)           0.816     3.724    has_liteeth.liteeth/csrbank2_crg_reset0_w
    SLICE_X55Y117        FDPE                                         f  has_liteeth.liteeth/FDPE_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.848     4.674    has_liteeth.liteeth/eth_tx_clk
    SLICE_X55Y117        FDPE                                         r  has_liteeth.liteeth/FDPE_2/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/FDPE_3/PRE
                            (removal check against rising-edge clock maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.141ns (14.737%)  route 0.816ns (85.263%))
  Logic Levels:           0  
  Clock Path Skew:        1.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.572     2.767    has_liteeth.liteeth/sys_clk
    SLICE_X73Y133        FDRE                                         r  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.141     2.908 f  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/Q
                         net (fo=7, routed)           0.816     3.724    has_liteeth.liteeth/csrbank2_crg_reset0_w
    SLICE_X55Y117        FDPE                                         f  has_liteeth.liteeth/FDPE_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.848     4.674    has_liteeth.liteeth/eth_tx_clk
    SLICE_X55Y117        FDPE                                         r  has_liteeth.liteeth/FDPE_3/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.115%)  route 0.133ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.670ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.575     2.770    has_liteeth.liteeth/sys_clk
    SLICE_X55Y121        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_fdre_C_Q)         0.128     2.898 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.133     3.031    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q[1]
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.844     4.670    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[1]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.047%)  route 0.192ns (59.953%))
  Logic Levels:           0  
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.670ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.575     2.770    has_liteeth.liteeth/sys_clk
    SLICE_X55Y121        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_fdre_C_Q)         0.128     2.898 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.192     3.090    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q[2]
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.844     4.670    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[2]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl10_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.955%)  route 0.189ns (56.045%))
  Logic Levels:           0  
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.671ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.575     2.770    has_liteeth.liteeth/sys_clk
    SLICE_X56Y121        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y121        FDRE (Prop_fdre_C_Q)         0.148     2.918 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.189     3.107    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q[4]
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.845     4.671    has_liteeth.liteeth/eth_tx_clk
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[4]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl10_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.385%)  route 0.182ns (52.615%))
  Logic Levels:           0  
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.671ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.575     2.770    has_liteeth.liteeth/sys_clk
    SLICE_X56Y121        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y121        FDRE (Prop_fdre_C_Q)         0.164     2.934 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.182     3.116    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q[5]
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.845     4.671    has_liteeth.liteeth/eth_tx_clk
    SLICE_X56Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[5]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.193%)  route 0.184ns (52.807%))
  Logic Levels:           0  
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.671ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.575     2.770    has_liteeth.liteeth/sys_clk
    SLICE_X56Y121        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y121        FDRE (Prop_fdre_C_Q)         0.164     2.934 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.184     3.118    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q[3]
    SLICE_X57Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.845     4.671    has_liteeth.liteeth/eth_tx_clk
    SLICE_X57Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[3]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.078%)  route 0.248ns (65.922%))
  Logic Levels:           0  
  Clock Path Skew:        1.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.670ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.575     2.770    has_liteeth.liteeth/sys_clk
    SLICE_X55Y121        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_fdre_C_Q)         0.128     2.898 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.248     3.146    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter0_q[0]
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     1.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.027     2.739    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.792 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.005     3.797    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.826 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.844     4.670    has_liteeth.liteeth/eth_tx_clk
    SLICE_X54Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl10_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  main_clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_dram.dram/litedram/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            has_dram.dram/litedram/FDPE/PRE
                            (recovery check against rising-edge clock main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.733ns  (logic 0.124ns (2.163%)  route 5.609ns (97.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV                    0.000     0.000 r  has_dram.dram/litedram/PLLE2_ADV/LOCKED
                         net (fo=3, routed)           4.930     4.930    has_dram.dram/litedram/led4_OBUF
    SLICE_X124Y178       LUT1 (Prop_lut1_I0_O)        0.124     5.054 f  has_dram.dram/litedram/FDPE_i_1/O
                         net (fo=4, routed)           0.678     5.733    has_dram.dram/litedram/builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X124Y179       FDPE                                         f  has_dram.dram/litedram/FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.548     8.642    has_dram.dram/litedram/iodelay_clk
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE/C

Slack:                    inf
  Source:                 has_dram.dram/litedram/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            has_dram.dram/litedram/FDPE_1/PRE
                            (recovery check against rising-edge clock main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.733ns  (logic 0.124ns (2.163%)  route 5.609ns (97.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV                    0.000     0.000 r  has_dram.dram/litedram/PLLE2_ADV/LOCKED
                         net (fo=3, routed)           4.930     4.930    has_dram.dram/litedram/led4_OBUF
    SLICE_X124Y178       LUT1 (Prop_lut1_I0_O)        0.124     5.054 f  has_dram.dram/litedram/FDPE_i_1/O
                         net (fo=4, routed)           0.678     5.733    has_dram.dram/litedram/builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X124Y179       FDPE                                         f  has_dram.dram/litedram/FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           1.548     8.642    has_dram.dram/litedram/iodelay_clk
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_dram.dram/litedram/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            has_dram.dram/litedram/FDPE/PRE
                            (removal check against rising-edge clock main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.553ns  (logic 0.045ns (1.763%)  route 2.508ns (98.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV                    0.000     0.000 r  has_dram.dram/litedram/PLLE2_ADV/LOCKED
                         net (fo=3, routed)           2.269     2.269    has_dram.dram/litedram/led4_OBUF
    SLICE_X124Y178       LUT1 (Prop_lut1_I0_O)        0.045     2.314 f  has_dram.dram/litedram/FDPE_i_1/O
                         net (fo=4, routed)           0.238     2.553    has_dram.dram/litedram/builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X124Y179       FDPE                                         f  has_dram.dram/litedram/FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.851     3.621    has_dram.dram/litedram/iodelay_clk
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE/C

Slack:                    inf
  Source:                 has_dram.dram/litedram/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            has_dram.dram/litedram/FDPE_1/PRE
                            (removal check against rising-edge clock main_clkout0  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.553ns  (logic 0.045ns (1.763%)  route 2.508ns (98.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV                    0.000     0.000 r  has_dram.dram/litedram/PLLE2_ADV/LOCKED
                         net (fo=3, routed)           2.269     2.269    has_dram.dram/litedram/led4_OBUF
    SLICE_X124Y178       LUT1 (Prop_lut1_I0_O)        0.045     2.314 f  has_dram.dram/litedram/FDPE_i_1/O
                         net (fo=4, routed)           0.238     2.553    has_dram.dram/litedram/builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X124Y179       FDPE                                         f  has_dram.dram/litedram/FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG/O
                         net (fo=9, routed)           0.851     3.621    has_dram.dram/litedram/iodelay_clk
    SLICE_X124Y179       FDPE                                         r  has_dram.dram/litedram/FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  main_clkout1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_dram.dram/litedram/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            has_dram.dram/litedram/FDPE_2/PRE
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.593ns  (logic 0.124ns (2.217%)  route 5.469ns (97.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV                    0.000     0.000 r  has_dram.dram/litedram/PLLE2_ADV/LOCKED
                         net (fo=3, routed)           4.930     4.930    has_dram.dram/litedram/led4_OBUF
    SLICE_X124Y178       LUT1 (Prop_lut1_I0_O)        0.124     5.054 f  has_dram.dram/litedram/FDPE_i_1/O
                         net (fo=4, routed)           0.539     5.593    has_dram.dram/litedram/builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X124Y178       FDPE                                         f  has_dram.dram/litedram/FDPE_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.547     8.641    has_dram.dram/litedram/BUFG_1_0
    SLICE_X124Y178       FDPE                                         r  has_dram.dram/litedram/FDPE_2/C

Slack:                    inf
  Source:                 has_dram.dram/litedram/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            has_dram.dram/litedram/FDPE_3/PRE
                            (recovery check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.593ns  (logic 0.124ns (2.217%)  route 5.469ns (97.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV                    0.000     0.000 r  has_dram.dram/litedram/PLLE2_ADV/LOCKED
                         net (fo=3, routed)           4.930     4.930    has_dram.dram/litedram/led4_OBUF
    SLICE_X124Y178       LUT1 (Prop_lut1_I0_O)        0.124     5.054 f  has_dram.dram/litedram/FDPE_i_1/O
                         net (fo=4, routed)           0.539     5.593    has_dram.dram/litedram/builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X124Y178       FDPE                                         f  has_dram.dram/litedram/FDPE_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.547     8.641    has_dram.dram/litedram/BUFG_1_0
    SLICE_X124Y178       FDPE                                         r  has_dram.dram/litedram/FDPE_3/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_dram.dram/litedram/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            has_dram.dram/litedram/FDPE_2/PRE
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.498ns  (logic 0.045ns (1.801%)  route 2.453ns (98.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV                    0.000     0.000 r  has_dram.dram/litedram/PLLE2_ADV/LOCKED
                         net (fo=3, routed)           2.269     2.269    has_dram.dram/litedram/led4_OBUF
    SLICE_X124Y178       LUT1 (Prop_lut1_I0_O)        0.045     2.314 f  has_dram.dram/litedram/FDPE_i_1/O
                         net (fo=4, routed)           0.184     2.498    has_dram.dram/litedram/builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X124Y178       FDPE                                         f  has_dram.dram/litedram/FDPE_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.850     3.620    has_dram.dram/litedram/BUFG_1_0
    SLICE_X124Y178       FDPE                                         r  has_dram.dram/litedram/FDPE_2/C

Slack:                    inf
  Source:                 has_dram.dram/litedram/PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            has_dram.dram/litedram/FDPE_3/PRE
                            (removal check against rising-edge clock main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.498ns  (logic 0.045ns (1.801%)  route 2.453ns (98.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV                    0.000     0.000 r  has_dram.dram/litedram/PLLE2_ADV/LOCKED
                         net (fo=3, routed)           2.269     2.269    has_dram.dram/litedram/led4_OBUF
    SLICE_X124Y178       LUT1 (Prop_lut1_I0_O)        0.045     2.314 f  has_dram.dram/litedram/FDPE_i_1/O
                         net (fo=4, routed)           0.184     2.498    has_dram.dram/litedram/builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X124Y178       FDPE                                         f  has_dram.dram/litedram/FDPE_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.850     3.620    has_dram.dram/litedram/BUFG_1_0
    SLICE_X124Y178       FDPE                                         r  has_dram.dram/litedram/FDPE_3/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  eth_clocks_rx
  To Clock:  main_clkout1

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/core_pulsesynchronizer0_toggle_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl30_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.174ns  (logic 0.518ns (44.128%)  route 0.656ns (55.872%))
  Logic Levels:           0  
  Clock Path Skew:        3.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.639ns
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.659     5.581    has_liteeth.liteeth/eth_rx_clk
    SLICE_X46Y129        FDRE                                         r  has_liteeth.liteeth/core_pulsesynchronizer0_toggle_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.518     6.099 r  has_liteeth.liteeth/core_pulsesynchronizer0_toggle_i_reg/Q
                         net (fo=2, routed)           0.656     6.754    has_liteeth.liteeth/core_pulsesynchronizer0_toggle_i
    SLICE_X46Y133        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl30_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.544     8.639    has_liteeth.liteeth/sys_clk
    SLICE_X46Y133        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl30_reg/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl50_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.065ns  (logic 0.456ns (42.808%)  route 0.609ns (57.192%))
  Logic Levels:           0  
  Clock Path Skew:        3.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.634ns
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.658     5.580    has_liteeth.liteeth/eth_rx_clk
    SLICE_X58Y130        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDRE (Prop_fdre_C_Q)         0.456     6.036 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.609     6.645    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[3]
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.539     8.634    has_liteeth.liteeth/sys_clk
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[3]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl50_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.042ns  (logic 0.419ns (40.227%)  route 0.623ns (59.773%))
  Logic Levels:           0  
  Clock Path Skew:        3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.633ns
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.658     5.580    has_liteeth.liteeth/eth_rx_clk
    SLICE_X58Y130        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDRE (Prop_fdre_C_Q)         0.419     5.999 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.623     6.621    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.538     8.633    has_liteeth.liteeth/sys_clk
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[0]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl50_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.948ns  (logic 0.419ns (44.199%)  route 0.529ns (55.801%))
  Logic Levels:           0  
  Clock Path Skew:        3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.633ns
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.658     5.580    has_liteeth.liteeth/eth_rx_clk
    SLICE_X58Y130        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDRE (Prop_fdre_C_Q)         0.419     5.999 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.529     6.528    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[1]
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.538     8.633    has_liteeth.liteeth/sys_clk
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[1]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl50_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.920ns  (logic 0.456ns (49.589%)  route 0.464ns (50.411%))
  Logic Levels:           0  
  Clock Path Skew:        3.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.634ns
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.658     5.580    has_liteeth.liteeth/eth_rx_clk
    SLICE_X59Y130        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDRE (Prop_fdre_C_Q)         0.456     6.036 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.464     6.499    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[5]
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.539     8.634    has_liteeth.liteeth/sys_clk
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[5]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl50_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.456ns (50.178%)  route 0.453ns (49.822%))
  Logic Levels:           0  
  Clock Path Skew:        3.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.636ns
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.659     5.581    has_liteeth.liteeth/eth_rx_clk
    SLICE_X54Y131        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y131        FDRE (Prop_fdre_C_Q)         0.456     6.037 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.453     6.489    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[4]
    SLICE_X55Y132        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.541     8.636    has_liteeth.liteeth/sys_clk
    SLICE_X55Y132        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[4]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl50_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.419ns (54.777%)  route 0.346ns (45.223%))
  Logic Levels:           0  
  Clock Path Skew:        3.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.634ns
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.658     5.580    has_liteeth.liteeth/eth_rx_clk
    SLICE_X58Y130        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDRE (Prop_fdre_C_Q)         0.419     5.999 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.346     6.345    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[2]
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.539     8.634    has_liteeth.liteeth/sys_clk
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl50_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.245%)  route 0.132ns (50.755%))
  Logic Levels:           0  
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.575     1.889    has_liteeth.liteeth/eth_rx_clk
    SLICE_X58Y130        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDRE (Prop_fdre_C_Q)         0.128     2.017 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.132     2.149    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[2]
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.847     3.616    has_liteeth.liteeth/sys_clk
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[2]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl50_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.508%)  route 0.188ns (59.492%))
  Logic Levels:           0  
  Clock Path Skew:        1.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.575     1.889    has_liteeth.liteeth/eth_rx_clk
    SLICE_X58Y130        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDRE (Prop_fdre_C_Q)         0.128     2.017 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.188     2.205    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[1]
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.845     3.614    has_liteeth.liteeth/sys_clk
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[1]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl50_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.373%)  route 0.177ns (55.627%))
  Logic Levels:           0  
  Clock Path Skew:        1.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.578     1.892    has_liteeth.liteeth/eth_rx_clk
    SLICE_X54Y131        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y131        FDRE (Prop_fdre_C_Q)         0.141     2.033 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           0.177     2.210    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[4]
    SLICE_X55Y132        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.848     3.617    has_liteeth.liteeth/sys_clk
    SLICE_X55Y132        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[4]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl50_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.577%)  route 0.183ns (56.423%))
  Logic Levels:           0  
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.575     1.889    has_liteeth.liteeth/eth_rx_clk
    SLICE_X59Y130        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDRE (Prop_fdre_C_Q)         0.141     2.030 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[5]/Q
                         net (fo=2, routed)           0.183     2.212    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[5]
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.847     3.616    has_liteeth.liteeth/sys_clk
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[5]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl50_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.632%)  route 0.253ns (66.368%))
  Logic Levels:           0  
  Clock Path Skew:        1.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.575     1.889    has_liteeth.liteeth/eth_rx_clk
    SLICE_X58Y130        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDRE (Prop_fdre_C_Q)         0.128     2.017 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           0.253     2.269    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[0]
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.845     3.614    has_liteeth.liteeth/sys_clk
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[0]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl50_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.603%)  route 0.244ns (63.397%))
  Logic Levels:           0  
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.575     1.889    has_liteeth.liteeth/eth_rx_clk
    SLICE_X58Y130        FDRE                                         r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDRE (Prop_fdre_C_Q)         0.141     2.030 r  has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           0.244     2.274    has_liteeth.liteeth/core_rx_cdc_cdc_graycounter0_q[3]
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.847     3.616    has_liteeth.liteeth/sys_clk
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[3]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_pulsesynchronizer0_toggle_i_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl30_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.511%)  route 0.262ns (61.489%))
  Logic Levels:           0  
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.577     1.891    has_liteeth.liteeth/eth_rx_clk
    SLICE_X46Y129        FDRE                                         r  has_liteeth.liteeth/core_pulsesynchronizer0_toggle_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.164     2.055 r  has_liteeth.liteeth/core_pulsesynchronizer0_toggle_i_reg/Q
                         net (fo=2, routed)           0.262     2.317    has_liteeth.liteeth/core_pulsesynchronizer0_toggle_i
    SLICE_X46Y133        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl30_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.849     3.618    has_liteeth.liteeth/sys_clk
    SLICE_X46Y133        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl30_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  maccore_ethphy_clkout0
  To Clock:  main_clkout1

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl20_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.708ns  (logic 0.456ns (26.698%)  route 1.252ns (73.302%))
  Logic Levels:           0  
  Clock Path Skew:        -1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.633ns
    Source Clock Delay      (SCD):    10.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.662    10.588    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y117        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.456    11.044 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.252    12.296    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q[2]
    SLICE_X55Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.538     8.633    has_liteeth.liteeth/sys_clk
    SLICE_X55Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[2]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl20_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.664ns  (logic 0.419ns (25.174%)  route 1.245ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        -1.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.632ns
    Source Clock Delay      (SCD):    10.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.662    10.588    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y117        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.419    11.007 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           1.245    12.253    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q[3]
    SLICE_X57Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.537     8.632    has_liteeth.liteeth/sys_clk
    SLICE_X57Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[3]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl20_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.633ns
    Source Clock Delay      (SCD):    10.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.660    10.586    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y118        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.456    11.042 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           0.940    11.982    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q[0]
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.538     8.633    has_liteeth.liteeth/sys_clk
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[0]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl20_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.785%)  route 0.784ns (63.215%))
  Logic Levels:           0  
  Clock Path Skew:        -1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.632ns
    Source Clock Delay      (SCD):    10.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.659    10.585    has_liteeth.liteeth/eth_tx_clk
    SLICE_X55Y118        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_fdre_C_Q)         0.456    11.041 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.784    11.825    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q[5]
    SLICE_X57Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.537     8.632    has_liteeth.liteeth/sys_clk
    SLICE_X57Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[5]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl20_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.293%)  route 0.597ns (56.707%))
  Logic Levels:           0  
  Clock Path Skew:        -1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.633ns
    Source Clock Delay      (SCD):    10.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.660    10.586    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y118        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.456    11.042 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.597    11.640    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q[1]
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.538     8.633    has_liteeth.liteeth/sys_clk
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[1]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl20_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.739%)  route 0.609ns (59.261%))
  Logic Levels:           0  
  Clock Path Skew:        -1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.633ns
    Source Clock Delay      (SCD):    10.586ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     3.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129     6.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.139 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691     8.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.926 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         1.660    10.586    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y118        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.419    11.005 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           0.609    11.615    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q[4]
    SLICE_X55Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.538     8.633    has_liteeth.liteeth/sys_clk
    SLICE_X55Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl20_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.507%)  route 0.232ns (64.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.579     3.645    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y118        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.128     3.773 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           0.232     4.006    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q[4]
    SLICE_X55Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.845     3.614    has_liteeth.liteeth/sys_clk
    SLICE_X55Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[4]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl20_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.274%)  route 0.237ns (62.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.579     3.645    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y118        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.141     3.786 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[1]/Q
                         net (fo=2, routed)           0.237     4.024    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q[1]
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.845     3.614    has_liteeth.liteeth/sys_clk
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[1]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl20_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.600%)  route 0.279ns (66.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.578     3.644    has_liteeth.liteeth/eth_tx_clk
    SLICE_X55Y118        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDRE (Prop_fdre_C_Q)         0.141     3.785 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.279     4.064    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q[5]
    SLICE_X57Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.844     3.613    has_liteeth.liteeth/sys_clk
    SLICE_X57Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[5]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl20_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.194%)  route 0.342ns (70.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.579     3.645    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y118        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.141     3.786 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           0.342     4.128    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q[0]
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.845     3.614    has_liteeth.liteeth/sys_clk
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[0]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl20_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.128ns (22.169%)  route 0.449ns (77.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.580     3.646    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y117        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.128     3.774 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           0.449     4.224    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q[3]
    SLICE_X57Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.844     3.613    has_liteeth.liteeth/sys_clk
    SLICE_X57Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[3]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl20_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.267%)  route 0.465ns (76.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    3.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.580     3.646    has_liteeth.liteeth/eth_tx_clk
    SLICE_X50Y117        FDRE                                         r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.141     3.787 r  has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.465     4.252    has_liteeth.liteeth/core_tx_cdc_cdc_graycounter1_q[2]
    SLICE_X55Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.845     3.614    has_liteeth.liteeth/sys_clk
    SLICE_X55Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  main_clkout1
  To Clock:  main_clkout1

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl30_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl31_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.639ns
    Source Clock Delay      (SCD):    9.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.664     9.155    has_liteeth.liteeth/sys_clk
    SLICE_X46Y133        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl30_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE (Prop_fdre_C_Q)         0.518     9.673 r  has_liteeth.liteeth/xilinxmultiregimpl30_reg/Q
                         net (fo=1, routed)           0.190     9.863    has_liteeth.liteeth/xilinxmultiregimpl30
    SLICE_X46Y133        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl31_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.544     8.639    has_liteeth.liteeth/sys_clk
    SLICE_X46Y133        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl31_reg/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl40_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl41_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.635ns
    Source Clock Delay      (SCD):    9.152ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.661     9.152    has_liteeth.liteeth/sys_clk
    SLICE_X68Y142        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl40_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y142        FDRE (Prop_fdre_C_Q)         0.518     9.670 r  has_liteeth.liteeth/xilinxmultiregimpl40_reg/Q
                         net (fo=1, routed)           0.190     9.860    has_liteeth.liteeth/xilinxmultiregimpl40
    SLICE_X68Y142        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl41_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.540     8.635    has_liteeth.liteeth/sys_clk
    SLICE_X68Y142        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl41_reg/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl50_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl51_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.634ns
    Source Clock Delay      (SCD):    9.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.659     9.150    has_liteeth.liteeth/sys_clk
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.518     9.668 r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[2]/Q
                         net (fo=1, routed)           0.190     9.858    has_liteeth.liteeth/xilinxmultiregimpl50[2]
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.539     8.634    has_liteeth.liteeth/sys_clk
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[2]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl50_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl51_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.634ns
    Source Clock Delay      (SCD):    9.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.659     9.150    has_liteeth.liteeth/sys_clk
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.518     9.668 r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[3]/Q
                         net (fo=1, routed)           0.190     9.858    has_liteeth.liteeth/xilinxmultiregimpl50[3]
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.539     8.634    has_liteeth.liteeth/sys_clk
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[3]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl50_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl51_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.634ns
    Source Clock Delay      (SCD):    9.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.659     9.150    has_liteeth.liteeth/sys_clk
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_fdre_C_Q)         0.518     9.668 r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[5]/Q
                         net (fo=1, routed)           0.190     9.858    has_liteeth.liteeth/xilinxmultiregimpl50[5]
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.539     8.634    has_liteeth.liteeth/sys_clk
    SLICE_X56Y131        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[5]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl50_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl51_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.633ns
    Source Clock Delay      (SCD):    9.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.657     9.148    has_liteeth.liteeth/sys_clk
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y129        FDRE (Prop_fdre_C_Q)         0.518     9.666 r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[0]/Q
                         net (fo=1, routed)           0.190     9.856    has_liteeth.liteeth/xilinxmultiregimpl50[0]
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.538     8.633    has_liteeth.liteeth/sys_clk
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[0]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl50_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl51_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.633ns
    Source Clock Delay      (SCD):    9.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.657     9.148    has_liteeth.liteeth/sys_clk
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y129        FDRE (Prop_fdre_C_Q)         0.518     9.666 r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[1]/Q
                         net (fo=1, routed)           0.190     9.856    has_liteeth.liteeth/xilinxmultiregimpl50[1]
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.538     8.633    has_liteeth.liteeth/sys_clk
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[1]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl00_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl01_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.622ns
    Source Clock Delay      (SCD):    9.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.647     9.138    has_liteeth.liteeth/sys_clk
    SLICE_X72Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl00_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y130        FDRE (Prop_fdre_C_Q)         0.518     9.656 r  has_liteeth.liteeth/xilinxmultiregimpl00_reg/Q
                         net (fo=1, routed)           0.190     9.846    has_liteeth.liteeth/xilinxmultiregimpl00
    SLICE_X72Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl01_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.527     8.622    has_liteeth.liteeth/sys_clk
    SLICE_X72Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl01_reg/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl20_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl21_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.633ns
    Source Clock Delay      (SCD):    9.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.657     9.148    has_liteeth.liteeth/sys_clk
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDRE (Prop_fdre_C_Q)         0.456     9.604 r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[0]/Q
                         net (fo=1, routed)           0.199     9.803    has_liteeth.liteeth/xilinxmultiregimpl20[0]
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl21_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.538     8.633    has_liteeth.liteeth/sys_clk
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl21_reg[0]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl50_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl51_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.636ns
    Source Clock Delay      (SCD):    9.152ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.661     9.152    has_liteeth.liteeth/sys_clk
    SLICE_X55Y132        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.456     9.608 r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[4]/Q
                         net (fo=1, routed)           0.190     9.798    has_liteeth.liteeth/xilinxmultiregimpl50[4]
    SLICE_X55Y132        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.541     8.636    has_liteeth.liteeth/sys_clk
    SLICE_X55Y132        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl20_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl21_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.575     2.770    has_liteeth.liteeth/sys_clk
    SLICE_X57Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.141     2.911 r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[3]/Q
                         net (fo=1, routed)           0.056     2.967    has_liteeth.liteeth/xilinxmultiregimpl20[3]
    SLICE_X57Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl21_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.844     3.613    has_liteeth.liteeth/sys_clk
    SLICE_X57Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl21_reg[3]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl20_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl21_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.613ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.575     2.770    has_liteeth.liteeth/sys_clk
    SLICE_X57Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.141     2.911 r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[5]/Q
                         net (fo=1, routed)           0.056     2.967    has_liteeth.liteeth/xilinxmultiregimpl20[5]
    SLICE_X57Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl21_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.844     3.613    has_liteeth.liteeth/sys_clk
    SLICE_X57Y121        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl21_reg[5]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl20_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl21_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.576     2.771    has_liteeth.liteeth/sys_clk
    SLICE_X55Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141     2.912 r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[2]/Q
                         net (fo=1, routed)           0.056     2.968    has_liteeth.liteeth/xilinxmultiregimpl20[2]
    SLICE_X55Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl21_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.845     3.614    has_liteeth.liteeth/sys_clk
    SLICE_X55Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl21_reg[2]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl20_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl21_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.576     2.771    has_liteeth.liteeth/sys_clk
    SLICE_X55Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141     2.912 r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[4]/Q
                         net (fo=1, routed)           0.056     2.968    has_liteeth.liteeth/xilinxmultiregimpl20[4]
    SLICE_X55Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl21_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.845     3.614    has_liteeth.liteeth/sys_clk
    SLICE_X55Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl21_reg[4]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl20_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl21_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.576     2.771    has_liteeth.liteeth/sys_clk
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDRE (Prop_fdre_C_Q)         0.141     2.912 r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[1]/Q
                         net (fo=1, routed)           0.058     2.970    has_liteeth.liteeth/xilinxmultiregimpl20[1]
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl21_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.845     3.614    has_liteeth.liteeth/sys_clk
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl21_reg[1]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl50_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl51_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.579     2.774    has_liteeth.liteeth/sys_clk
    SLICE_X55Y132        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.141     2.915 r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[4]/Q
                         net (fo=1, routed)           0.056     2.971    has_liteeth.liteeth/xilinxmultiregimpl50[4]
    SLICE_X55Y132        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.848     3.617    has_liteeth.liteeth/sys_clk
    SLICE_X55Y132        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[4]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl20_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl21_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.576     2.771    has_liteeth.liteeth/sys_clk
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y120        FDRE (Prop_fdre_C_Q)         0.141     2.912 r  has_liteeth.liteeth/xilinxmultiregimpl20_reg[0]/Q
                         net (fo=1, routed)           0.065     2.978    has_liteeth.liteeth/xilinxmultiregimpl20[0]
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl21_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.845     3.614    has_liteeth.liteeth/sys_clk
    SLICE_X54Y120        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl21_reg[0]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl00_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl01_reg/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.607ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.569     2.764    has_liteeth.liteeth/sys_clk
    SLICE_X72Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl00_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y130        FDRE (Prop_fdre_C_Q)         0.164     2.928 r  has_liteeth.liteeth/xilinxmultiregimpl00_reg/Q
                         net (fo=1, routed)           0.056     2.984    has_liteeth.liteeth/xilinxmultiregimpl00
    SLICE_X72Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl01_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.838     3.607    has_liteeth.liteeth/sys_clk
    SLICE_X72Y130        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl01_reg/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl50_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl51_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.576     2.771    has_liteeth.liteeth/sys_clk
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y129        FDRE (Prop_fdre_C_Q)         0.164     2.935 r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[0]/Q
                         net (fo=1, routed)           0.056     2.991    has_liteeth.liteeth/xilinxmultiregimpl50[0]
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.845     3.614    has_liteeth.liteeth/sys_clk
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[0]/C

Slack:                    inf
  Source:                 has_liteeth.liteeth/xilinxmultiregimpl50_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            has_liteeth.liteeth/xilinxmultiregimpl51_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.576     2.771    has_liteeth.liteeth/sys_clk
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y129        FDRE (Prop_fdre_C_Q)         0.164     2.935 r  has_liteeth.liteeth/xilinxmultiregimpl50_reg[1]/Q
                         net (fo=1, routed)           0.056     2.991    has_liteeth.liteeth/xilinxmultiregimpl50[1]
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.845     3.614    has_liteeth.liteeth/sys_clk
    SLICE_X56Y129        FDRE                                         r  has_liteeth.liteeth/xilinxmultiregimpl51_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           472 Endpoints
Min Delay           472 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc0/dtm/request_reg[68]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.499ns  (logic 0.952ns (10.022%)  route 8.547ns (89.977%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[68]_rep/C
    SLICE_X91Y77         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[68]_rep/Q
                         net (fo=92, routed)          5.054     5.510    soc0/processors[1].core/debug_0/request_reg[61]_i_4
    SLICE_X64Y66         LUT6 (Prop_lut6_I2_O)        0.124     5.634 r  soc0/processors[1].core/debug_0/request[3]_i_11/O
                         net (fo=1, routed)           1.489     7.122    soc0/dtm/request[3]_i_2_1
    SLICE_X81Y68         LUT4 (Prop_lut4_I3_O)        0.124     7.246 r  soc0/dtm/request[3]_i_4/O
                         net (fo=1, routed)           1.337     8.584    soc0/dtm/dmi_core_dout[1]_95[1]
    SLICE_X89Y74         LUT6 (Prop_lut6_I2_O)        0.124     8.708 r  soc0/dtm/request[3]_i_2/O
                         net (fo=1, routed)           0.667     9.375    soc0/dtm/request[3]_i_2_n_0
    SLICE_X89Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.499 r  soc0/dtm/request[3]_i_1/O
                         net (fo=1, routed)           0.000     9.499    soc0/dtm/request__0[3]
    SLICE_X89Y74         FDCE                                         r  soc0/dtm/request_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/request_reg[68]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[34]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.233ns  (logic 0.952ns (10.310%)  route 8.281ns (89.690%))
  Logic Levels:           5  (FDCE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[68]_rep__0/C
    SLICE_X91Y77         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[68]_rep__0/Q
                         net (fo=92, routed)          4.912     5.368    soc0/processors[0].core/debug_0/request[44]_i_3
    SLICE_X127Y75        LUT6 (Prop_lut6_I2_O)        0.124     5.492 r  soc0/processors[0].core/debug_0/request[34]_i_7/O
                         net (fo=1, routed)           1.710     7.202    soc0/dtm/request[34]_i_2_0
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.124     7.326 r  soc0/dtm/request[34]_i_3/O
                         net (fo=1, routed)           0.990     8.315    soc0/dtm/dmi_core_dout[0]_47[32]
    SLICE_X88Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.439 r  soc0/dtm/request[34]_i_2/O
                         net (fo=1, routed)           0.670     9.109    soc0/dtm/request[34]_i_2_n_0
    SLICE_X88Y78         LUT6 (Prop_lut6_I0_O)        0.124     9.233 r  soc0/dtm/request[34]_i_1/O
                         net (fo=1, routed)           0.000     9.233    soc0/dtm/request__0[34]
    SLICE_X88Y78         FDCE                                         r  soc0/dtm/request_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/request_reg[68]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[35]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.993ns  (logic 0.952ns (10.586%)  route 8.041ns (89.414%))
  Logic Levels:           5  (FDCE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[68]_rep/C
    SLICE_X91Y77         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[68]_rep/Q
                         net (fo=92, routed)          5.210     5.666    soc0/processors[1].core/debug_0/request_reg[61]_i_4
    SLICE_X64Y77         LUT6 (Prop_lut6_I2_O)        0.124     5.790 r  soc0/processors[1].core/debug_0/request[35]_i_9/O
                         net (fo=1, routed)           1.713     7.503    soc0/dtm/request[35]_i_2_1
    SLICE_X84Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.627 r  soc0/dtm/request[35]_i_4/O
                         net (fo=1, routed)           0.956     8.583    soc0/dtm/dmi_core_dout[1]_95[33]
    SLICE_X86Y80         LUT6 (Prop_lut6_I3_O)        0.124     8.707 r  soc0/dtm/request[35]_i_2/O
                         net (fo=1, routed)           0.162     8.869    soc0/dtm/request[35]_i_2_n_0
    SLICE_X86Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.993 r  soc0/dtm/request[35]_i_1/O
                         net (fo=1, routed)           0.000     8.993    soc0/dtm/request__0[35]
    SLICE_X86Y80         FDCE                                         r  soc0/dtm/request_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/request_reg[68]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[37]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.958ns  (logic 0.952ns (10.627%)  route 8.006ns (89.373%))
  Logic Levels:           5  (FDCE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[68]_rep__0/C
    SLICE_X91Y77         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[68]_rep__0/Q
                         net (fo=92, routed)          4.163     4.619    soc0/processors[0].core/debug_0/request[44]_i_3
    SLICE_X127Y74        LUT6 (Prop_lut6_I2_O)        0.124     4.743 r  soc0/processors[0].core/debug_0/request[37]_i_7/O
                         net (fo=1, routed)           1.601     6.345    soc0/dtm/request[37]_i_2_0
    SLICE_X101Y76        LUT6 (Prop_lut6_I5_O)        0.124     6.469 r  soc0/dtm/request[37]_i_3/O
                         net (fo=1, routed)           1.574     8.043    soc0/dtm/dmi_core_dout[0]_47[35]
    SLICE_X86Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.167 r  soc0/dtm/request[37]_i_2/O
                         net (fo=1, routed)           0.667     8.834    soc0/dtm/request[37]_i_2_n_0
    SLICE_X86Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.958 r  soc0/dtm/request[37]_i_1/O
                         net (fo=1, routed)           0.000     8.958    soc0/dtm/request__0[37]
    SLICE_X86Y78         FDCE                                         r  soc0/dtm/request_reg[37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/request_reg[68]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[39]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.706ns  (logic 0.952ns (10.936%)  route 7.754ns (89.064%))
  Logic Levels:           5  (FDCE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[68]_rep__0/C
    SLICE_X91Y77         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[68]_rep__0/Q
                         net (fo=92, routed)          4.295     4.751    soc0/processors[0].core/debug_0/request[44]_i_3
    SLICE_X127Y80        LUT6 (Prop_lut6_I2_O)        0.124     4.875 r  soc0/processors[0].core/debug_0/request[39]_i_7/O
                         net (fo=1, routed)           1.352     6.227    soc0/dtm/request[39]_i_2_0
    SLICE_X103Y80        LUT6 (Prop_lut6_I5_O)        0.124     6.351 r  soc0/dtm/request[39]_i_3/O
                         net (fo=1, routed)           1.439     7.791    soc0/dtm/dmi_core_dout[0]_47[37]
    SLICE_X86Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  soc0/dtm/request[39]_i_2/O
                         net (fo=1, routed)           0.667     8.582    soc0/dtm/request[39]_i_2_n_0
    SLICE_X86Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.706 r  soc0/dtm/request[39]_i_1/O
                         net (fo=1, routed)           0.000     8.706    soc0/dtm/request__0[39]
    SLICE_X86Y80         FDCE                                         r  soc0/dtm/request_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/request_reg[68]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[38]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.522ns  (logic 0.952ns (11.171%)  route 7.570ns (88.829%))
  Logic Levels:           5  (FDCE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[68]_rep/C
    SLICE_X91Y77         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[68]_rep/Q
                         net (fo=92, routed)          4.493     4.949    soc0/processors[1].core/debug_0/request_reg[61]_i_4
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124     5.073 r  soc0/processors[1].core/debug_0/request[38]_i_9/O
                         net (fo=1, routed)           1.606     6.679    soc0/dtm/request[38]_i_2_1
    SLICE_X84Y79         LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  soc0/dtm/request[38]_i_4/O
                         net (fo=1, routed)           1.020     7.822    soc0/dtm/dmi_core_dout[1]_95[36]
    SLICE_X88Y79         LUT6 (Prop_lut6_I3_O)        0.124     7.946 r  soc0/dtm/request[38]_i_2/O
                         net (fo=1, routed)           0.452     8.398    soc0/dtm/request[38]_i_2_n_0
    SLICE_X88Y79         LUT6 (Prop_lut6_I1_O)        0.124     8.522 r  soc0/dtm/request[38]_i_1/O
                         net (fo=1, routed)           0.000     8.522    soc0/dtm/request__0[38]
    SLICE_X88Y79         FDCE                                         r  soc0/dtm/request_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/request_reg[68]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.411ns  (logic 0.952ns (11.319%)  route 7.459ns (88.681%))
  Logic Levels:           5  (FDCE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[68]_rep/C
    SLICE_X91Y77         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[68]_rep/Q
                         net (fo=92, routed)          3.997     4.453    soc0/processors[1].core/debug_0/request_reg[61]_i_4
    SLICE_X74Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.577 r  soc0/processors[1].core/debug_0/request[5]_i_9/O
                         net (fo=1, routed)           1.388     5.965    soc0/dtm/request[5]_i_2_1
    SLICE_X82Y70         LUT6 (Prop_lut6_I5_O)        0.124     6.089 r  soc0/dtm/request[5]_i_4/O
                         net (fo=1, routed)           1.404     7.493    soc0/dtm/dmi_core_dout[1]_95[3]
    SLICE_X92Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.617 r  soc0/dtm/request[5]_i_2/O
                         net (fo=1, routed)           0.670     8.287    soc0/dtm/request[5]_i_2_n_0
    SLICE_X92Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.411 r  soc0/dtm/request[5]_i_1/O
                         net (fo=1, routed)           0.000     8.411    soc0/dtm/request__0[5]
    SLICE_X92Y72         FDCE                                         r  soc0/dtm/request_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/request_reg[69]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.402ns  (logic 0.952ns (11.331%)  route 7.450ns (88.669%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[69]/C
    SLICE_X91Y77         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  soc0/dtm/request_reg[69]/Q
                         net (fo=148, routed)         2.704     3.160    soc0/dtm/dmi_addr[3]
    SLICE_X94Y69         LUT3 (Prop_lut3_I2_O)        0.124     3.284 f  soc0/dtm/log_mem_trigger[63]_i_2/O
                         net (fo=90, routed)          3.161     6.445    soc0/dtm/log_mem_trigger[63]_i_2_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.569 r  soc0/dtm/request[21]_i_4/O
                         net (fo=1, routed)           1.133     7.702    soc0/dtm/dmi_core_dout[1]_95[19]
    SLICE_X92Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.826 r  soc0/dtm/request[21]_i_2/O
                         net (fo=1, routed)           0.452     8.278    soc0/dtm/request[21]_i_2_n_0
    SLICE_X92Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.402 r  soc0/dtm/request[21]_i_1/O
                         net (fo=1, routed)           0.000     8.402    soc0/dtm/request__0[21]
    SLICE_X92Y75         FDCE                                         r  soc0/dtm/request_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/request_reg[68]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[42]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.358ns  (logic 0.952ns (11.391%)  route 7.406ns (88.609%))
  Logic Levels:           5  (FDCE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[68]_rep__0/C
    SLICE_X91Y77         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[68]_rep__0/Q
                         net (fo=92, routed)          4.347     4.803    soc0/processors[0].core/debug_0/request[44]_i_3
    SLICE_X124Y80        LUT6 (Prop_lut6_I2_O)        0.124     4.927 r  soc0/processors[0].core/debug_0/request[42]_i_7/O
                         net (fo=1, routed)           1.338     6.265    soc0/dtm/request[42]_i_2_0
    SLICE_X103Y80        LUT6 (Prop_lut6_I5_O)        0.124     6.389 r  soc0/dtm/request[42]_i_3/O
                         net (fo=1, routed)           1.237     7.626    soc0/dtm/dmi_core_dout[0]_47[40]
    SLICE_X88Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.750 r  soc0/dtm/request[42]_i_2/O
                         net (fo=1, routed)           0.483     8.234    soc0/dtm/request[42]_i_2_n_0
    SLICE_X88Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.358 r  soc0/dtm/request[42]_i_1/O
                         net (fo=1, routed)           0.000     8.358    soc0/dtm/request__0[42]
    SLICE_X88Y83         FDCE                                         r  soc0/dtm/request_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/request_reg[68]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[43]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.349ns  (logic 0.952ns (11.402%)  route 7.397ns (88.598%))
  Logic Levels:           5  (FDCE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[68]_rep__0/C
    SLICE_X91Y77         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[68]_rep__0/Q
                         net (fo=92, routed)          4.072     4.528    soc0/processors[0].core/debug_0/request[44]_i_3
    SLICE_X126Y80        LUT6 (Prop_lut6_I2_O)        0.124     4.652 r  soc0/processors[0].core/debug_0/request[43]_i_7/O
                         net (fo=1, routed)           1.655     6.307    soc0/dtm/request[43]_i_2_0
    SLICE_X104Y81        LUT6 (Prop_lut6_I5_O)        0.124     6.431 r  soc0/dtm/request[43]_i_3/O
                         net (fo=1, routed)           1.506     7.937    soc0/dtm/dmi_core_dout[0]_47[41]
    SLICE_X88Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.061 r  soc0/dtm/request[43]_i_2/O
                         net (fo=1, routed)           0.165     8.225    soc0/dtm/request[43]_i_2_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I1_O)        0.124     8.349 r  soc0/dtm/request[43]_i_1/O
                         net (fo=1, routed)           0.000     8.349    soc0/dtm/request__0[43]
    SLICE_X88Y86         FDCE                                         r  soc0/dtm/request_reg[43]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc0/dtm/dmi_ack_0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/dmi_ack_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDCE                         0.000     0.000 r  soc0/dtm/dmi_ack_0_reg/C
    SLICE_X86Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  soc0/dtm/dmi_ack_0_reg/Q
                         net (fo=1, routed)           0.065     0.206    soc0/dtm/dmi_ack_0
    SLICE_X86Y88         FDCE                                         r  soc0/dtm/dmi_ack_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/shiftr_reg[72]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[72]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.740%)  route 0.129ns (50.260%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDCE                         0.000     0.000 r  soc0/dtm/shiftr_reg[72]/C
    SLICE_X89Y77         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  soc0/dtm/shiftr_reg[72]/Q
                         net (fo=2, routed)           0.129     0.257    soc0/dtm/shiftr_reg_n_0_[72]
    SLICE_X89Y78         FDCE                                         r  soc0/dtm/request_reg[72]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/shiftr_reg[71]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[71]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.599%)  route 0.127ns (47.401%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDCE                         0.000     0.000 r  soc0/dtm/shiftr_reg[71]/C
    SLICE_X89Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  soc0/dtm/shiftr_reg[71]/Q
                         net (fo=2, routed)           0.127     0.268    soc0/dtm/shiftr_reg_n_0_[71]
    SLICE_X89Y78         FDCE                                         r  soc0/dtm/request_reg[71]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/shiftr_reg[67]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[67]_rep__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.128ns (47.655%)  route 0.141ns (52.345%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDCE                         0.000     0.000 r  soc0/dtm/shiftr_reg[67]/C
    SLICE_X89Y77         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  soc0/dtm/shiftr_reg[67]/Q
                         net (fo=5, routed)           0.141     0.269    soc0/dtm/shiftr_reg_n_0_[67]
    SLICE_X89Y78         FDCE                                         r  soc0/dtm/request_reg[67]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/shiftr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/jtag_req_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.186ns (66.742%)  route 0.093ns (33.258%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDCE                         0.000     0.000 r  soc0/dtm/shiftr_reg[1]/C
    SLICE_X87Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  soc0/dtm/shiftr_reg[1]/Q
                         net (fo=8, routed)           0.093     0.234    soc0/dtm/request[1]
    SLICE_X86Y86         LUT6 (Prop_lut6_I2_O)        0.045     0.279 r  soc0/dtm/jtag_req_i_1/O
                         net (fo=1, routed)           0.000     0.279    soc0/dtm/jtag_req_i_1_n_0
    SLICE_X86Y86         FDCE                                         r  soc0/dtm/jtag_req_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/request_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[43]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[0]/C
    SLICE_X89Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  soc0/dtm/request_reg[0]/Q
                         net (fo=69, routed)          0.123     0.264    soc0/dtm/request_reg_n_0_[0]
    SLICE_X88Y86         LUT6 (Prop_lut6_I2_O)        0.045     0.309 r  soc0/dtm/request[43]_i_1/O
                         net (fo=1, routed)           0.000     0.309    soc0/dtm/request__0[43]
    SLICE_X88Y86         FDCE                                         r  soc0/dtm/request_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/request_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[45]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[0]/C
    SLICE_X89Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  soc0/dtm/request_reg[0]/Q
                         net (fo=69, routed)          0.127     0.268    soc0/dtm/request_reg_n_0_[0]
    SLICE_X88Y86         LUT6 (Prop_lut6_I2_O)        0.045     0.313 r  soc0/dtm/request[45]_i_1/O
                         net (fo=1, routed)           0.000     0.313    soc0/dtm/request__0[45]
    SLICE_X88Y86         FDCE                                         r  soc0/dtm/request_reg[45]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/shiftr_reg[69]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[69]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.128ns (40.531%)  route 0.188ns (59.469%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDCE                         0.000     0.000 r  soc0/dtm/shiftr_reg[69]/C
    SLICE_X89Y77         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  soc0/dtm/shiftr_reg[69]/Q
                         net (fo=2, routed)           0.188     0.316    soc0/dtm/shiftr_reg_n_0_[69]
    SLICE_X91Y77         FDCE                                         r  soc0/dtm/request_reg[69]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/request_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/shiftr_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.213ns (66.485%)  route 0.107ns (33.515%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[25]/C
    SLICE_X90Y74         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  soc0/dtm/request_reg[25]/Q
                         net (fo=9, routed)           0.107     0.271    soc0/dtm/Q[23]
    SLICE_X91Y74         LUT3 (Prop_lut3_I0_O)        0.049     0.320 r  soc0/dtm/shiftr[25]_i_1/O
                         net (fo=1, routed)           0.000     0.320    soc0/dtm/shiftr[25]_i_1_n_0
    SLICE_X91Y74         FDCE                                         r  soc0/dtm/shiftr_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/dtm/shiftr_reg[68]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/dtm/request_reg[68]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.332%)  route 0.192ns (57.668%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDCE                         0.000     0.000 r  soc0/dtm/shiftr_reg[68]/C
    SLICE_X89Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  soc0/dtm/shiftr_reg[68]/Q
                         net (fo=4, routed)           0.192     0.333    soc0/dtm/shiftr_reg_n_0_[68]
    SLICE_X91Y77         FDCE                                         r  soc0/dtm/request_reg[68]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  maccore_ethphy_clkout0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/ODDR_1/C
                            (falling edge-triggered cell ODDR clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.454ns  (logic 3.453ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     4.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     5.369 f  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     7.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.921 f  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129    10.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.139 f  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691    12.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.926 f  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         2.018    14.944    has_liteeth.liteeth/eth_tx_clk
    OLOGIC_X0Y80         ODDR                                         f  has_liteeth.liteeth/ODDR_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472    15.416 r  has_liteeth.liteeth/ODDR_1/Q
                         net (fo=1, routed)           0.001    15.417    has_liteeth.liteeth/maccore_ethphy_tx_ctl_obuf
    V10                  OBUF (Prop_obuf_I_O)         2.981    18.398 r  has_liteeth.liteeth/OBUF_1/O
                         net (fo=0)                   0.000    18.398    eth_tx_ctl
    V10                                                               r  eth_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_liteeth.liteeth/ODDR_3/C
                            (falling edge-triggered cell ODDR clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.431ns  (logic 3.430ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     4.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     5.369 f  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     7.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.921 f  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129    10.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.139 f  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691    12.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.926 f  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         2.015    14.941    has_liteeth.liteeth/eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         f  has_liteeth.liteeth/ODDR_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y75         ODDR (Prop_oddr_C_Q)         0.472    15.413 r  has_liteeth.liteeth/ODDR_3/Q
                         net (fo=1, routed)           0.001    15.414    has_liteeth.liteeth/maccore_ethphy_tx_data_obuf_1
    W12                  OBUF (Prop_obuf_I_O)         2.958    18.372 r  has_liteeth.liteeth/OBUF_3/O
                         net (fo=0)                   0.000    18.372    eth_tx_data[1]
    W12                                                               r  eth_tx_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_liteeth.liteeth/ODDR_4/C
                            (falling edge-triggered cell ODDR clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.431ns  (logic 3.430ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     4.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     5.369 f  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     7.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.921 f  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129    10.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.139 f  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691    12.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.926 f  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         2.015    14.941    has_liteeth.liteeth/eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         f  has_liteeth.liteeth/ODDR_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.472    15.413 r  has_liteeth.liteeth/ODDR_4/Q
                         net (fo=1, routed)           0.001    15.414    has_liteeth.liteeth/maccore_ethphy_tx_data_obuf_2
    W11                  OBUF (Prop_obuf_I_O)         2.958    18.371 r  has_liteeth.liteeth/OBUF_4/O
                         net (fo=0)                   0.000    18.371    eth_tx_data[2]
    W11                                                               r  eth_tx_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_liteeth.liteeth/ODDR_5/C
                            (falling edge-triggered cell ODDR clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.426ns  (logic 3.425ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     4.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     5.369 f  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     7.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.921 f  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129    10.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.139 f  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691    12.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.926 f  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         2.017    14.943    has_liteeth.liteeth/eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         f  has_liteeth.liteeth/ODDR_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y78         ODDR (Prop_oddr_C_Q)         0.472    15.415 r  has_liteeth.liteeth/ODDR_5/Q
                         net (fo=1, routed)           0.001    15.416    has_liteeth.liteeth/maccore_ethphy_tx_data_obuf_3
    Y11                  OBUF (Prop_obuf_I_O)         2.953    18.369 r  has_liteeth.liteeth/OBUF_5/O
                         net (fo=0)                   0.000    18.369    eth_tx_data[3]
    Y11                                                               r  eth_tx_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_liteeth.liteeth/ODDR_2/C
                            (falling edge-triggered cell ODDR clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.424ns  (logic 3.423ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     4.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     5.369 f  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     7.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.921 f  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129    10.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    10.139 f  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.691    12.830    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    12.926 f  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         2.017    14.943    has_liteeth.liteeth/eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         f  has_liteeth.liteeth/ODDR_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y77         ODDR (Prop_oddr_C_Q)         0.472    15.415 r  has_liteeth.liteeth/ODDR_2/Q
                         net (fo=1, routed)           0.001    15.416    has_liteeth.liteeth/maccore_ethphy_tx_data_obuf_0
    Y12                  OBUF (Prop_obuf_I_O)         2.951    18.367 r  has_liteeth.liteeth/OBUF_2/O
                         net (fo=0)                   0.000    18.367    eth_tx_data[0]
    Y12                                                               r  eth_tx_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/ODDR_2/C
                            (rising edge-triggered cell ODDR clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.393ns  (logic 1.392ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.707     3.774    has_liteeth.liteeth/eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  has_liteeth.liteeth/ODDR_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y77         ODDR (Prop_oddr_C_Q)         0.177     3.951 r  has_liteeth.liteeth/ODDR_2/Q
                         net (fo=1, routed)           0.001     3.952    has_liteeth.liteeth/maccore_ethphy_tx_data_obuf_0
    Y12                  OBUF (Prop_obuf_I_O)         1.215     5.167 r  has_liteeth.liteeth/OBUF_2/O
                         net (fo=0)                   0.000     5.167    eth_tx_data[0]
    Y12                                                               r  eth_tx_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_liteeth.liteeth/ODDR_5/C
                            (rising edge-triggered cell ODDR clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.395ns  (logic 1.394ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.707     3.774    has_liteeth.liteeth/eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  has_liteeth.liteeth/ODDR_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y78         ODDR (Prop_oddr_C_Q)         0.177     3.951 r  has_liteeth.liteeth/ODDR_5/Q
                         net (fo=1, routed)           0.001     3.952    has_liteeth.liteeth/maccore_ethphy_tx_data_obuf_3
    Y11                  OBUF (Prop_obuf_I_O)         1.217     5.169 r  has_liteeth.liteeth/OBUF_5/O
                         net (fo=0)                   0.000     5.169    eth_tx_data[3]
    Y11                                                               r  eth_tx_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_liteeth.liteeth/ODDR_4/C
                            (rising edge-triggered cell ODDR clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.399ns  (logic 1.398ns (99.928%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.706     3.773    has_liteeth.liteeth/eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  has_liteeth.liteeth/ODDR_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.177     3.950 r  has_liteeth.liteeth/ODDR_4/Q
                         net (fo=1, routed)           0.001     3.951    has_liteeth.liteeth/maccore_ethphy_tx_data_obuf_2
    W11                  OBUF (Prop_obuf_I_O)         1.221     5.172 r  has_liteeth.liteeth/OBUF_4/O
                         net (fo=0)                   0.000     5.172    eth_tx_data[2]
    W11                                                               r  eth_tx_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_liteeth.liteeth/ODDR_3/C
                            (rising edge-triggered cell ODDR clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.399ns  (logic 1.398ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.706     3.773    has_liteeth.liteeth/eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  has_liteeth.liteeth/ODDR_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y75         ODDR (Prop_oddr_C_Q)         0.177     3.950 r  has_liteeth.liteeth/ODDR_3/Q
                         net (fo=1, routed)           0.001     3.951    has_liteeth.liteeth/maccore_ethphy_tx_data_obuf_1
    W12                  OBUF (Prop_obuf_I_O)         1.221     5.172 r  has_liteeth.liteeth/OBUF_3/O
                         net (fo=0)                   0.000     5.172    eth_tx_data[1]
    W12                                                               r  eth_tx_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_liteeth.liteeth/ODDR_1/C
                            (rising edge-triggered cell ODDR clocked by maccore_ethphy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.422ns  (logic 1.421ns (99.930%)  route 0.001ns (0.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout0 rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     1.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     2.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.927     3.041    has_liteeth.liteeth/maccore_ethphy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.067 r  has_liteeth.liteeth/BUFG_1/O
                         net (fo=141, routed)         0.708     3.775    has_liteeth.liteeth/eth_tx_clk
    OLOGIC_X0Y80         ODDR                                         r  has_liteeth.liteeth/ODDR_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.177     3.952 r  has_liteeth.liteeth/ODDR_1/Q
                         net (fo=1, routed)           0.001     3.953    has_liteeth.liteeth/maccore_ethphy_tx_ctl_obuf
    V10                  OBUF (Prop_obuf_I_O)         1.244     5.197 r  has_liteeth.liteeth/OBUF_1/O
                         net (fo=0)                   0.000     5.197    eth_tx_ctl
    V10                                                               r  eth_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  maccore_ethphy_clkout1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/ODDR/C
                            (falling edge-triggered cell ODDR clocked by maccore_ethphy_clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            eth_clocks_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.430ns  (logic 3.429ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout1 fall edge)
                                                      6.000     6.000 f  
    V13                                               0.000     6.000 f  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     6.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     7.369 f  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.457     9.825    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.921 f  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         2.129    12.051    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.139 f  has_liteeth.liteeth/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.691    14.830    has_liteeth.liteeth/maccore_ethphy_clkout1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    14.926 f  has_liteeth.liteeth/BUFG_2/O
                         net (fo=1, routed)           2.029    16.955    has_liteeth.liteeth/eth_tx_delayed_clk
    OLOGIC_X0Y89         ODDR                                         f  has_liteeth.liteeth/ODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.472    17.427 r  has_liteeth.liteeth/ODDR/Q
                         net (fo=1, routed)           0.001    17.428    has_liteeth.liteeth/maccore_ethphy_eth_tx_clk_obuf
    AA14                 OBUF (Prop_obuf_I_O)         2.957    20.385 r  has_liteeth.liteeth/OBUF/O
                         net (fo=0)                   0.000    20.385    eth_clocks_tx
    AA14                                                              r  eth_clocks_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_liteeth.liteeth/ODDR/C
                            (rising edge-triggered cell ODDR clocked by maccore_ethphy_clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            eth_clocks_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.399ns  (logic 1.398ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock maccore_ethphy_clkout1 rise edge)
                                                      2.000     2.000 r  
    V13                                               0.000     2.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     2.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.843     3.288    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.314 r  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.750     4.064    has_liteeth.liteeth/eth_rx_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.114 r  has_liteeth.liteeth/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.927     5.041    has_liteeth.liteeth/maccore_ethphy_clkout1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     5.067 r  has_liteeth.liteeth/BUFG_2/O
                         net (fo=1, routed)           0.713     5.780    has_liteeth.liteeth/eth_tx_delayed_clk
    OLOGIC_X0Y89         ODDR                                         r  has_liteeth.liteeth/ODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.177     5.957 r  has_liteeth.liteeth/ODDR/Q
                         net (fo=1, routed)           0.001     5.958    has_liteeth.liteeth/maccore_ethphy_eth_tx_clk_obuf
    AA14                 OBUF (Prop_obuf_I_O)         1.221     7.179 r  has_liteeth.liteeth/OBUF/O
                         net (fo=0)                   0.000     7.179    eth_clocks_tx
    AA14                                                              r  eth_clocks_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  main_clkout1
  To Clock:  

Max Delay           255 Endpoints
Min Delay           255 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_dram.dram/litedram/main_init_error_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.089ns  (logic 3.787ns (28.934%)  route 9.302ns (71.066%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.673     9.163    has_dram.dram/litedram/BUFG_1_0
    SLICE_X112Y158       FDRE                                         r  has_dram.dram/litedram/main_init_error_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y158       FDRE (Prop_fdre_C_Q)         0.518     9.681 f  has_dram.dram/litedram/main_init_error_storage_reg/Q
                         net (fo=4, routed)           1.030    10.712    has_dram.dram/litedram/main_init_error_storage_reg_0
    SLICE_X112Y159       LUT2 (Prop_lut2_I1_O)        0.150    10.862 r  has_dram.dram/litedram/led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           8.272    19.133    led2_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.119    22.253 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000    22.253    led2
    T16                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/rst_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            spi_flash_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.906ns  (logic 4.398ns (34.075%)  route 8.508ns (65.925%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.682     9.173    soc0/system_clk
    SLICE_X106Y142       FDRE                                         r  soc0/rst_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.419     9.592 r  soc0/rst_uart_reg/Q
                         net (fo=617, routed)         2.868    12.460    soc0/spiflash_gen.spiflash/spi_rxtx/rst_uart
    SLICE_X89Y152        LUT2 (Prop_lut2_I0_O)        0.299    12.759 r  soc0/spiflash_gen.spiflash/spi_rxtx/FSM_sequential_auto_state[4]_i_1/O
                         net (fo=16, routed)          0.745    13.504    soc0/spiflash_gen.spiflash/auto_cnt
    SLICE_X88Y147        LUT6 (Prop_lut6_I3_O)        0.124    13.628 r  soc0/spiflash_gen.spiflash/spi_flash_cs_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.895    18.523    spi_flash_cs_n_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.556    22.079 r  spi_flash_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000    22.079    spi_flash_cs_n
    T19                                                               r  spi_flash_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/processors[1].core/loadstore1_0/r2_reg[wait_dc]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/dtm/request_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.660ns  (logic 1.678ns (13.255%)  route 10.982ns (86.745%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.841     9.332    soc0/processors[1].core/loadstore1_0/system_clk
    SLICE_X59Y90         FDRE                                         r  soc0/processors[1].core/loadstore1_0/r2_reg[wait_dc]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.456     9.788 r  soc0/processors[1].core/loadstore1_0/r2_reg[wait_dc]/Q
                         net (fo=6, routed)           1.912    11.700    soc0/processors[1].core/loadstore1_0/r2_reg[wait_dc]__0
    SLICE_X53Y65         LUT4 (Prop_lut4_I3_O)        0.152    11.852 r  soc0/processors[1].core/loadstore1_0/l1_log.log_data[7]_i_1__0/O
                         net (fo=4, routed)           1.021    12.873    soc0/processors[1].core/loadstore1_0/loadstore1_to_writeback[valid]
    SLICE_X27Y64         LUT6 (Prop_lut6_I0_O)        0.326    13.199 r  soc0/processors[1].core/loadstore1_0/d2_log.log_data[4]_i_4__0/O
                         net (fo=12, routed)          1.420    14.619    soc0/processors[1].core/decode2_0/control_0/writeback_bypass[tag][tag][1]
    SLICE_X16Y65         LUT6 (Prop_lut6_I3_O)        0.124    14.743 f  soc0/processors[1].core/decode2_0/control_0/d2_log.log_data[4]_i_2__0/O
                         net (fo=2, routed)           2.411    17.154    soc0/processors[1].core/decode1_0/d2_log.log_data_reg[4]
    SLICE_X72Y62         LUT2 (Prop_lut2_I1_O)        0.124    17.278 r  soc0/processors[1].core/decode1_0/d2_log.log_data[4]_i_1__0/O
                         net (fo=2, routed)           1.122    18.399    soc0/dtm/request[3]_i_4_2[0]
    SLICE_X72Y68         LUT6 (Prop_lut6_I4_O)        0.124    18.523 f  soc0/dtm/request[3]_i_10/O
                         net (fo=1, routed)           1.092    19.615    soc0/dtm/request[3]_i_10_n_0
    SLICE_X81Y68         LUT4 (Prop_lut4_I2_O)        0.124    19.739 r  soc0/dtm/request[3]_i_4/O
                         net (fo=1, routed)           1.337    21.077    soc0/dtm/dmi_core_dout[1]_95[1]
    SLICE_X89Y74         LUT6 (Prop_lut6_I2_O)        0.124    21.201 r  soc0/dtm/request[3]_i_2/O
                         net (fo=1, routed)           0.667    21.868    soc0/dtm/request[3]_i_2_n_0
    SLICE_X89Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.992 r  soc0/dtm/request[3]_i_1/O
                         net (fo=1, routed)           0.000    21.992    soc0/dtm/request__0[3]
    SLICE_X89Y74         FDCE                                         r  soc0/dtm/request_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.soc_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            led6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.772ns  (logic 3.495ns (27.366%)  route 9.277ns (72.634%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.674     9.164    system_clk
    SLICE_X117Y157       FDPE                                         r  has_dram.soc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y157       FDPE (Prop_fdpe_C_Q)         0.456     9.620 f  has_dram.soc_rst_reg/Q
                         net (fo=16, routed)          3.508    13.128    soc_rst
    SLICE_X82Y133        LUT1 (Prop_lut1_I0_O)        0.124    13.252 r  led6_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.769    19.021    led6_OBUF
    W15                  OBUF (Prop_obuf_I_O)         2.915    21.937 r  led6_OBUF_inst/O
                         net (fo=0)                   0.000    21.937    led6
    W15                                                               r  led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/main_init_done_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.444ns  (logic 3.824ns (30.726%)  route 8.621ns (69.274%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.673     9.163    has_dram.dram/litedram/BUFG_1_0
    SLICE_X112Y158       FDRE                                         r  has_dram.dram/litedram/main_init_done_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y158       FDRE (Prop_fdre_C_Q)         0.518     9.681 f  has_dram.dram/litedram/main_init_done_storage_reg/Q
                         net (fo=4, routed)           0.533    10.215    has_dram.dram/litedram/has_dram.dram_init_done
    SLICE_X112Y158       LUT1 (Prop_lut1_I0_O)        0.148    10.363 r  has_dram.dram/litedram/led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           8.087    18.450    led0_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.158    21.608 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    21.608    led0
    T14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/uart0_16550.uart0/regs/transmitter/stx_o_tmp_reg/C
                            (rising edge-triggered cell FDPE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            uart_main_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.261ns  (logic 4.210ns (34.341%)  route 8.050ns (65.659%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.662     9.152    soc0/uart0_16550.uart0/regs/transmitter/system_clk
    SLICE_X112Y169       FDPE                                         r  soc0/uart0_16550.uart0/regs/transmitter/stx_o_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y169       FDPE (Prop_fdpe_C_Q)         0.518     9.670 r  soc0/uart0_16550.uart0/regs/transmitter/stx_o_tmp_reg/Q
                         net (fo=8, routed)           1.283    10.953    soc0/uart0_16550.uart0/regs/transmitter/stx_o_tmp_reg_0
    SLICE_X108Y166       LUT3 (Prop_lut3_I2_O)        0.124    11.077 r  soc0/uart0_16550.uart0/regs/transmitter/uart_main_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.768    17.845    uart_main_tx_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.568    21.413 r  uart_main_tx_OBUF_inst/O
                         net (fo=0)                   0.000    21.413    uart_main_tx
    AA19                                                              r  uart_main_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/main_init_error_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.646ns  (logic 3.467ns (29.769%)  route 8.179ns (70.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.673     9.163    has_dram.dram/litedram/BUFG_1_0
    SLICE_X112Y158       FDRE                                         r  has_dram.dram/litedram/main_init_error_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y158       FDRE (Prop_fdre_C_Q)         0.518     9.681 r  has_dram.dram/litedram/main_init_error_storage_reg/Q
                         net (fo=4, routed)           8.179    17.861    led1_OBUF
    T15                  OBUF (Prop_obuf_I_O)         2.949    20.810 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    20.810    led1
    T15                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            eth_rst_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.671ns  (logic 4.101ns (38.431%)  route 6.570ns (61.569%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.651     9.142    has_liteeth.liteeth/sys_clk
    SLICE_X73Y133        FDRE                                         r  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.456     9.598 f  has_liteeth.liteeth/maccore_ethphy_reset_storage_reg/Q
                         net (fo=7, routed)           1.389    10.986    has_liteeth.liteeth/csrbank2_crg_reset0_w
    SLICE_X73Y117        LUT1 (Prop_lut1_I0_O)        0.124    11.110 r  has_liteeth.liteeth/eth_rst_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.182    16.292    eth_rst_n_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.521    19.813 r  eth_rst_n_OBUF_inst/O
                         net (fo=0)                   0.000    19.813    eth_rst_n
    U7                                                                r  eth_rst_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/spiflash_gen.spiflash/spi_rxtx/cmd_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            spi_flash_hold_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.438ns  (logic 4.429ns (42.426%)  route 6.010ns (57.574%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.662     9.153    soc0/spiflash_gen.spiflash/spi_rxtx/system_clk
    SLICE_X88Y147        FDRE                                         r  soc0/spiflash_gen.spiflash/spi_rxtx/cmd_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y147        FDRE (Prop_fdre_C_Q)         0.518     9.671 r  soc0/spiflash_gen.spiflash/spi_rxtx/cmd_mode_reg[0]/Q
                         net (fo=5, routed)           1.792    11.462    soc0/spiflash_gen.spiflash/spi_rxtx/cmd_mode_reg_n_0_[0]
    SLICE_X74Y147        LUT4 (Prop_lut4_I1_O)        0.148    11.610 f  soc0/spiflash_gen.spiflash/spi_rxtx/spi_flash_wp_n_IOBUF_inst_i_1/O
                         net (fo=2, routed)           4.218    15.828    spi_flash_hold_n_IOBUF_inst/T
    R21                  OBUFT (TriStatE_obuft_T_O)
                                                      3.763    19.591 r  spi_flash_hold_n_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.591    spi_flash_hold_n
    R21                                                               r  spi_flash_hold_n (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/spiflash_gen.spiflash/spi_rxtx/cmd_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            spi_flash_wp_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.290ns  (logic 4.420ns (42.957%)  route 5.870ns (57.043%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.662     9.153    soc0/spiflash_gen.spiflash/spi_rxtx/system_clk
    SLICE_X88Y147        FDRE                                         r  soc0/spiflash_gen.spiflash/spi_rxtx/cmd_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y147        FDRE (Prop_fdre_C_Q)         0.518     9.671 r  soc0/spiflash_gen.spiflash/spi_rxtx/cmd_mode_reg[0]/Q
                         net (fo=5, routed)           1.792    11.462    soc0/spiflash_gen.spiflash/spi_rxtx/cmd_mode_reg_n_0_[0]
    SLICE_X74Y147        LUT4 (Prop_lut4_I1_O)        0.148    11.610 f  soc0/spiflash_gen.spiflash/spi_rxtx/spi_flash_wp_n_IOBUF_inst_i_1/O
                         net (fo=2, routed)           4.078    15.688    spi_flash_wp_n_IOBUF_inst/T
    P21                  OBUFT (TriStatE_obuft_T_O)
                                                      3.754    19.443 r  spi_flash_wp_n_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.443    spi_flash_wp_n
    P21                                                               r  spi_flash_wp_n (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc0/processors[0].core/debug_0/log_dmi_trigger_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/dtm/request_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.299ns (49.575%)  route 0.304ns (50.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.637     2.833    soc0/processors[0].core/debug_0/system_clk
    SLICE_X98Y71         FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_trigger_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y71         FDRE (Prop_fdre_C_Q)         0.164     2.997 r  soc0/processors[0].core/debug_0/log_dmi_trigger_reg[13]/Q
                         net (fo=2, routed)           0.061     3.058    soc0/dtm/request_reg[65]_i_5_1[12]
    SLICE_X99Y71         LUT6 (Prop_lut6_I3_O)        0.045     3.103 r  soc0/dtm/request[15]_i_3/O
                         net (fo=1, routed)           0.187     3.290    soc0/dtm/dmi_core_dout[0]_47[13]
    SLICE_X90Y72         LUT6 (Prop_lut6_I0_O)        0.045     3.335 r  soc0/dtm/request[15]_i_2/O
                         net (fo=1, routed)           0.056     3.391    soc0/dtm/request[15]_i_2_n_0
    SLICE_X90Y72         LUT6 (Prop_lut6_I0_O)        0.045     3.436 r  soc0/dtm/request[15]_i_1/O
                         net (fo=1, routed)           0.000     3.436    soc0/dtm/request__0[15]
    SLICE_X90Y72         FDCE                                         r  soc0/dtm/request_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/processors[0].core/debug_0/log_mem_trigger_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/dtm/request_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.276ns (40.467%)  route 0.406ns (59.533%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.637     2.833    soc0/processors[0].core/debug_0/system_clk
    SLICE_X99Y72         FDRE                                         r  soc0/processors[0].core/debug_0/log_mem_trigger_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y72         FDRE (Prop_fdre_C_Q)         0.141     2.974 r  soc0/processors[0].core/debug_0/log_mem_trigger_reg[10]/Q
                         net (fo=2, routed)           0.199     3.173    soc0/dtm/request_reg[65]_i_5_0[9]
    SLICE_X99Y72         LUT6 (Prop_lut6_I1_O)        0.045     3.218 r  soc0/dtm/request[12]_i_3/O
                         net (fo=1, routed)           0.156     3.374    soc0/dtm/dmi_core_dout[0]_47[10]
    SLICE_X93Y72         LUT6 (Prop_lut6_I0_O)        0.045     3.419 r  soc0/dtm/request[12]_i_2/O
                         net (fo=1, routed)           0.051     3.470    soc0/dtm/request[12]_i_2_n_0
    SLICE_X93Y72         LUT6 (Prop_lut6_I0_O)        0.045     3.515 r  soc0/dtm/request[12]_i_1/O
                         net (fo=1, routed)           0.000     3.515    soc0/dtm/request__0[12]
    SLICE_X93Y72         FDCE                                         r  soc0/dtm/request_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/processors[0].core/debug_0/log_mem_trigger_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/dtm/request_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.276ns (39.694%)  route 0.419ns (60.306%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.634     2.830    soc0/processors[0].core/debug_0/system_clk
    SLICE_X99Y75         FDRE                                         r  soc0/processors[0].core/debug_0/log_mem_trigger_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y75         FDRE (Prop_fdre_C_Q)         0.141     2.971 r  soc0/processors[0].core/debug_0/log_mem_trigger_reg[21]/Q
                         net (fo=2, routed)           0.066     3.037    soc0/dtm/request_reg[65]_i_5_0[20]
    SLICE_X98Y75         LUT6 (Prop_lut6_I1_O)        0.045     3.082 r  soc0/dtm/request[23]_i_3/O
                         net (fo=1, routed)           0.297     3.379    soc0/dtm/dmi_core_dout[0]_47[21]
    SLICE_X92Y74         LUT6 (Prop_lut6_I0_O)        0.045     3.424 r  soc0/dtm/request[23]_i_2/O
                         net (fo=1, routed)           0.056     3.480    soc0/dtm/request[23]_i_2_n_0
    SLICE_X92Y74         LUT6 (Prop_lut6_I0_O)        0.045     3.525 r  soc0/dtm/request[23]_i_1/O
                         net (fo=1, routed)           0.000     3.525    soc0/dtm/request__0[23]
    SLICE_X92Y74         FDCE                                         r  soc0/dtm/request_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/processors[1].core/debug_0/log_mem_trigger_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/dtm/request_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.740ns  (logic 0.276ns (37.285%)  route 0.464ns (62.715%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.619     2.815    soc0/processors[1].core/debug_0/system_clk
    SLICE_X86Y75         FDRE                                         r  soc0/processors[1].core/debug_0/log_mem_trigger_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.141     2.956 r  soc0/processors[1].core/debug_0/log_mem_trigger_reg[26]/Q
                         net (fo=2, routed)           0.111     3.067    soc0/dtm/request_reg[65]_i_6_0[25]
    SLICE_X85Y76         LUT6 (Prop_lut6_I1_O)        0.045     3.112 r  soc0/dtm/request[28]_i_4/O
                         net (fo=1, routed)           0.297     3.409    soc0/dtm/dmi_core_dout[1]_95[26]
    SLICE_X90Y77         LUT6 (Prop_lut6_I3_O)        0.045     3.454 r  soc0/dtm/request[28]_i_2/O
                         net (fo=1, routed)           0.056     3.510    soc0/dtm/request[28]_i_2_n_0
    SLICE_X90Y77         LUT6 (Prop_lut6_I0_O)        0.045     3.555 r  soc0/dtm/request[28]_i_1/O
                         net (fo=1, routed)           0.000     3.555    soc0/dtm/request__0[28]
    SLICE_X90Y77         FDCE                                         r  soc0/dtm/request_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/processors[1].core/debug_0/log_mem_trigger_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/dtm/request_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.276ns (36.943%)  route 0.471ns (63.057%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.622     2.818    soc0/processors[1].core/debug_0/system_clk
    SLICE_X85Y78         FDRE                                         r  soc0/processors[1].core/debug_0/log_mem_trigger_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.141     2.959 r  soc0/processors[1].core/debug_0/log_mem_trigger_reg[33]/Q
                         net (fo=1, routed)           0.087     3.046    soc0/dtm/request_reg[65]_i_6_0[32]
    SLICE_X84Y78         LUT6 (Prop_lut6_I1_O)        0.045     3.091 r  soc0/dtm/request[35]_i_4/O
                         net (fo=1, routed)           0.325     3.416    soc0/dtm/dmi_core_dout[1]_95[33]
    SLICE_X86Y80         LUT6 (Prop_lut6_I3_O)        0.045     3.461 r  soc0/dtm/request[35]_i_2/O
                         net (fo=1, routed)           0.059     3.520    soc0/dtm/request[35]_i_2_n_0
    SLICE_X86Y80         LUT6 (Prop_lut6_I0_O)        0.045     3.565 r  soc0/dtm/request[35]_i_1/O
                         net (fo=1, routed)           0.000     3.565    soc0/dtm/request__0[35]
    SLICE_X86Y80         FDCE                                         r  soc0/dtm/request_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/wishbone_debug/data_latch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/dtm/request_reg[49]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.276ns (33.961%)  route 0.537ns (66.039%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.575     2.770    soc0/wishbone_debug/system_clk
    SLICE_X89Y101        FDRE                                         r  soc0/wishbone_debug/data_latch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     2.911 r  soc0/wishbone_debug/data_latch_reg[47]/Q
                         net (fo=1, routed)           0.159     3.070    soc0/dtm/request[65]_i_4_2[36]
    SLICE_X89Y101        LUT6 (Prop_lut6_I3_O)        0.045     3.115 r  soc0/dtm/request[49]_i_5/O
                         net (fo=1, routed)           0.322     3.437    soc0/dtm/request[49]_i_5_n_0
    SLICE_X88Y88         LUT6 (Prop_lut6_I4_O)        0.045     3.482 r  soc0/dtm/request[49]_i_2/O
                         net (fo=1, routed)           0.056     3.538    soc0/dtm/request[49]_i_2_n_0
    SLICE_X88Y88         LUT6 (Prop_lut6_I1_O)        0.045     3.583 r  soc0/dtm/request[49]_i_1/O
                         net (fo=1, routed)           0.000     3.583    soc0/dtm/request__0[49]
    SLICE_X88Y88         FDCE                                         r  soc0/dtm/request_reg[49]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/processors[0].core/debug_0/log_dmi_trigger_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/dtm/request_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.758ns  (logic 0.299ns (39.470%)  route 0.459ns (60.530%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.634     2.830    soc0/processors[0].core/debug_0/system_clk
    SLICE_X98Y74         FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_trigger_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y74         FDRE (Prop_fdre_C_Q)         0.164     2.994 r  soc0/processors[0].core/debug_0/log_dmi_trigger_reg[16]/Q
                         net (fo=2, routed)           0.184     3.178    soc0/dtm/request_reg[65]_i_5_1[15]
    SLICE_X99Y73         LUT6 (Prop_lut6_I3_O)        0.045     3.223 r  soc0/dtm/request[18]_i_3/O
                         net (fo=1, routed)           0.219     3.441    soc0/dtm/dmi_core_dout[0]_47[16]
    SLICE_X90Y73         LUT6 (Prop_lut6_I0_O)        0.045     3.486 r  soc0/dtm/request[18]_i_2/O
                         net (fo=1, routed)           0.056     3.542    soc0/dtm/request[18]_i_2_n_0
    SLICE_X90Y73         LUT6 (Prop_lut6_I0_O)        0.045     3.587 r  soc0/dtm/request[18]_i_1/O
                         net (fo=1, routed)           0.000     3.587    soc0/dtm/request__0[18]
    SLICE_X90Y73         FDCE                                         r  soc0/dtm/request_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/processors[0].core/debug_0/log_dmi_trigger_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/dtm/request_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.773ns  (logic 0.299ns (38.680%)  route 0.474ns (61.320%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.637     2.833    soc0/processors[0].core/debug_0/system_clk
    SLICE_X98Y71         FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_trigger_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y71         FDRE (Prop_fdre_C_Q)         0.164     2.997 r  soc0/processors[0].core/debug_0/log_dmi_trigger_reg[11]/Q
                         net (fo=2, routed)           0.094     3.091    soc0/dtm/request_reg[65]_i_5_1[10]
    SLICE_X99Y71         LUT6 (Prop_lut6_I3_O)        0.045     3.136 r  soc0/dtm/request[13]_i_3/O
                         net (fo=1, routed)           0.328     3.465    soc0/dtm/dmi_core_dout[0]_47[11]
    SLICE_X93Y71         LUT6 (Prop_lut6_I0_O)        0.045     3.510 r  soc0/dtm/request[13]_i_2/O
                         net (fo=1, routed)           0.051     3.561    soc0/dtm/request[13]_i_2_n_0
    SLICE_X93Y71         LUT6 (Prop_lut6_I0_O)        0.045     3.606 r  soc0/dtm/request[13]_i_1/O
                         net (fo=1, routed)           0.000     3.606    soc0/dtm/request__0[13]
    SLICE_X93Y71         FDCE                                         r  soc0/dtm/request_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/wishbone_debug/data_latch_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/dtm/request_reg[43]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.871ns  (logic 0.276ns (31.679%)  route 0.595ns (68.320%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.575     2.770    soc0/wishbone_debug/system_clk
    SLICE_X89Y101        FDRE                                         r  soc0/wishbone_debug/data_latch_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     2.911 r  soc0/wishbone_debug/data_latch_reg[41]/Q
                         net (fo=1, routed)           0.142     3.054    soc0/dtm/request[65]_i_4_2[30]
    SLICE_X89Y100        LUT6 (Prop_lut6_I3_O)        0.045     3.099 r  soc0/dtm/request[43]_i_5/O
                         net (fo=1, routed)           0.397     3.496    soc0/dtm/request[43]_i_5_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I4_O)        0.045     3.541 r  soc0/dtm/request[43]_i_2/O
                         net (fo=1, routed)           0.056     3.596    soc0/dtm/request[43]_i_2_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I1_O)        0.045     3.641 r  soc0/dtm/request[43]_i_1/O
                         net (fo=1, routed)           0.000     3.641    soc0/dtm/request__0[43]
    SLICE_X88Y86         FDCE                                         r  soc0/dtm/request_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc0/wishbone_debug/reg_addr_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            soc0/dtm/request_reg[52]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.877ns  (logic 0.276ns (31.456%)  route 0.601ns (68.544%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.577     2.772    soc0/wishbone_debug/system_clk
    SLICE_X91Y102        FDRE                                         r  soc0/wishbone_debug/reg_addr_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y102        FDRE (Prop_fdre_C_Q)         0.141     2.913 r  soc0/wishbone_debug/reg_addr_reg[50]/Q
                         net (fo=2, routed)           0.125     3.038    soc0/dtm/reg_addr_reg[18]
    SLICE_X88Y102        LUT6 (Prop_lut6_I5_O)        0.045     3.083 r  soc0/dtm/request[52]_i_5/O
                         net (fo=1, routed)           0.421     3.504    soc0/dtm/request[52]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I4_O)        0.045     3.549 r  soc0/dtm/request[52]_i_2/O
                         net (fo=1, routed)           0.056     3.605    soc0/dtm/request[52]_i_2_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.045     3.650 r  soc0/dtm/request[52]_i_1/O
                         net (fo=1, routed)           0.000     3.650    soc0/dtm/request__0[52]
    SLICE_X88Y87         FDCE                                         r  soc0/dtm/request_reg[52]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  main_clkout2
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_43/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.825     9.316    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y197        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_43/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y197        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.868 r  has_dram.dram/litedram/OSERDESE2_43/TQ
                         net (fo=1, routed)           0.001     9.869    has_dram.dram/litedram/IOBUF_13/T
    A1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.232 r  has_dram.dram/litedram/IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000    12.232    ddram_dq[13]
    A1                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_45/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.825     9.316    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y198        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_45/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y198        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.868 r  has_dram.dram/litedram/OSERDESE2_45/TQ
                         net (fo=1, routed)           0.001     9.869    has_dram.dram/litedram/IOBUF_15/T
    B1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.232 r  has_dram.dram/litedram/IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000    12.232    ddram_dq[15]
    B1                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.824     9.315    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y196        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y196        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.867 r  has_dram.dram/litedram/OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     9.868    has_dram.dram/litedram/IOBUF_12/T
    C2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.231 r  has_dram.dram/litedram/IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000    12.231    ddram_dq[12]
    C2                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.824     9.315    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y195        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y195        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.867 r  has_dram.dram/litedram/OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001     9.868    has_dram.dram/litedram/IOBUF_9/T
    B2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.231 r  has_dram.dram/litedram/IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000    12.231    ddram_dq[9]
    B2                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.823     9.314    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y191        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y191        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.866 r  has_dram.dram/litedram/OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001     9.867    has_dram.dram/litedram/IOBUF_11/T
    D2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.230 r  has_dram.dram/litedram/IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000    12.230    ddram_dq[11]
    D2                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_44/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.823     9.314    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y192        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_44/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y192        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.866 r  has_dram.dram/litedram/OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     9.867    has_dram.dram/litedram/IOBUF_14/T
    E2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.230 r  has_dram.dram/litedram/IOBUF_14/OBUFT/O
                         net (fo=1, unset)            0.000    12.230    ddram_dq[14]
    E2                                                                r  ddram_dq[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_40/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.822     9.313    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y188        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_40/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y188        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.865 r  has_dram.dram/litedram/OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001     9.866    has_dram.dram/litedram/IOBUF_10/T
    F3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.229 r  has_dram.dram/litedram/IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000    12.229    ddram_dq[10]
    F3                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_38/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.822     9.313    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y187        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_38/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y187        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.865 r  has_dram.dram/litedram/OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001     9.866    has_dram.dram/litedram/IOBUF_8/T
    E3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.229 r  has_dram.dram/litedram/IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000    12.229    ddram_dq[8]
    E3                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.819     9.310    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y185        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y185        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.862 r  has_dram.dram/litedram/OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     9.863    has_dram.dram/litedram/IOBUF_3/T
    J1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.226 r  has_dram.dram/litedram/IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    12.226    ddram_dq[3]
    J1                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     5.469    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.557 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.837     7.394    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.490 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.819     9.310    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y186        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y186        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552     9.862 r  has_dram.dram/litedram/OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     9.863    has_dram.dram/litedram/IOBUF_4/T
    K1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    12.226 r  has_dram.dram/litedram/IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    12.226    ddram_dq[4]
    K1                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_37/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.385ns (99.741%)  route 0.001ns (0.259%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.631     2.826    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y180        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_37/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y180        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.018 f  has_dram.dram/litedram/OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001     3.019    has_dram.dram/litedram/IOBUF_7/T
    J5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.193     3.213 r  has_dram.dram/litedram/IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     3.213    ddram_dq[7]
    J5                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.387ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.631     2.826    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y179        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y179        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.018 f  has_dram.dram/litedram/OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     3.019    has_dram.dram/litedram/IOBUF_2/T
    H5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.195     3.215 r  has_dram.dram/litedram/IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.215    ddram_dq[2]
    H5                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.392ns (99.746%)  route 0.001ns (0.254%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.629     2.824    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y176        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y176        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.016 f  has_dram.dram/litedram/OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     3.017    has_dram.dram/litedram/IOBUF_1/T
    H4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.200     3.217 r  has_dram.dram/litedram/IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.217    ddram_dq[1]
    H4                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.394ns (99.747%)  route 0.001ns (0.253%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.630     2.825    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y178        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y178        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.017 f  has_dram.dram/litedram/OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     3.018    has_dram.dram/litedram/IOBUF_5/T
    H3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.202     3.220 r  has_dram.dram/litedram/IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     3.220    ddram_dq[5]
    H3                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_40/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.395ns (99.748%)  route 0.001ns (0.252%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.636     2.831    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y188        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_40/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y188        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.023 f  has_dram.dram/litedram/OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001     3.024    has_dram.dram/litedram/IOBUF_10/T
    F3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.203     3.228 r  has_dram.dram/litedram/IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000     3.228    ddram_dq[10]
    F3                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.402ns (99.752%)  route 0.001ns (0.248%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.634     2.829    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y183        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y183        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.021 f  has_dram.dram/litedram/OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     3.022    has_dram.dram/litedram/IOBUF/T
    G2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.210     3.232 r  has_dram.dram/litedram/IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     3.232    ddram_dq[0]
    G2                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.403ns (99.752%)  route 0.001ns (0.248%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.634     2.829    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y184        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y184        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.021 f  has_dram.dram/litedram/OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     3.022    has_dram.dram/litedram/IOBUF_6/T
    H2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.211     3.233 r  has_dram.dram/litedram/IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     3.233    ddram_dq[6]
    H2                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_38/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.407ns (99.755%)  route 0.001ns (0.245%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.636     2.831    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y187        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_38/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y187        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.023 f  has_dram.dram/litedram/OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001     3.024    has_dram.dram/litedram/IOBUF_8/T
    E3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.215     3.239 r  has_dram.dram/litedram/IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000     3.239    ddram_dq[8]
    E3                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_44/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.408ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.636     2.831    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y192        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_44/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y192        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.023 f  has_dram.dram/litedram/OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     3.024    has_dram.dram/litedram/IOBUF_14/T
    E2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.216     3.241 r  has_dram.dram/litedram/IOBUF_14/OBUFT/O
                         net (fo=1, unset)            0.000     3.241    ddram_dq[14]
    E2                                                                r  ddram_dq[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.411ns (99.758%)  route 0.001ns (0.242%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     1.560    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.610 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.560     2.170    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.196 r  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.637     2.832    has_dram.dram/litedram/BUFG_2_0
    OLOGIC_X1Y196        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y196        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.024 f  has_dram.dram/litedram/OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     3.025    has_dram.dram/litedram/IOBUF_12/T
    C2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.219     3.245 r  has_dram.dram/litedram/IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000     3.245    ddram_dq[12]
    C2                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  main_clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_27/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout3  {rise@0.688ns fall@2.062ns period=2.750ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout3 rise edge)
                                                      0.688     0.688 r  
    R4                                                0.000     0.688 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.688    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     2.163 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     4.276    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.372 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     6.157    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.245 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.837     8.082    has_dram.dram/litedram/main_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     8.178 r  has_dram.dram/litedram/BUFG_3/O
                         net (fo=2, routed)           1.823    10.001    has_dram.dram/litedram/main_clkout_buf3
    OLOGIC_X1Y194        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_27/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y194        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    10.553 r  has_dram.dram/litedram/OSERDESE2_27/TQ
                         net (fo=2, routed)           0.001    10.554    has_dram.dram/litedram/IOBUFDS_1/OBUFTDS/T
    E1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    12.917 r  has_dram.dram/litedram/IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    12.917    ddram_dqs_p[1]
    E1                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_27/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout3  {rise@0.688ns fall@2.062ns period=2.750ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout3 rise edge)
                                                      0.688     0.688 r  
    R4                                                0.000     0.688 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.688    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     2.163 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     4.276    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.372 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     6.157    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.245 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.837     8.082    has_dram.dram/litedram/main_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     8.178 r  has_dram.dram/litedram/BUFG_3/O
                         net (fo=2, routed)           1.823    10.001    has_dram.dram/litedram/main_clkout_buf3
    OLOGIC_X1Y194        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_27/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y194        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    10.553 r  has_dram.dram/litedram/OSERDESE2_27/TQ
                         net (fo=2, routed)           0.001    10.554    has_dram.dram/litedram/IOBUFDS_1/OBUFTDS/T
    D1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    12.916 r  has_dram.dram/litedram/IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    12.916    ddram_dqs_n[1]
    D1                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout3  {rise@0.688ns fall@2.062ns period=2.750ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout3 rise edge)
                                                      0.688     0.688 r  
    R4                                                0.000     0.688 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.688    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     2.163 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     4.276    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.372 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     6.157    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.245 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.837     8.082    has_dram.dram/litedram/main_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     8.178 r  has_dram.dram/litedram/BUFG_3/O
                         net (fo=2, routed)           1.816     9.994    has_dram.dram/litedram/main_clkout_buf3
    OLOGIC_X1Y182        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y182        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    10.546 r  has_dram.dram/litedram/OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    10.547    has_dram.dram/litedram/IOBUFDS/OBUFTDS/T
    K2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    12.910 r  has_dram.dram/litedram/IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    12.910    ddram_dqs_p[0]
    K2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout3  {rise@0.688ns fall@2.062ns period=2.750ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout3 rise edge)
                                                      0.688     0.688 r  
    R4                                                0.000     0.688 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.688    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     2.163 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     4.276    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.372 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784     6.157    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     6.245 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           1.837     8.082    has_dram.dram/litedram/main_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     8.178 r  has_dram.dram/litedram/BUFG_3/O
                         net (fo=2, routed)           1.816     9.994    has_dram.dram/litedram/main_clkout_buf3
    OLOGIC_X1Y182        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y182        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    10.546 r  has_dram.dram/litedram/OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    10.547    has_dram.dram/litedram/IOBUFDS/OBUFTDS/T
    J2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    12.909 r  has_dram.dram/litedram/IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    12.909    ddram_dqs_n[0]
    J2                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout3  {rise@0.688ns fall@2.062ns period=2.750ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.381ns (99.738%)  route 0.001ns (0.262%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout3 rise edge)
                                                      0.688     0.688 r  
    R4                                                0.000     0.688 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.688    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.931 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.607    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.633 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     2.247    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.297 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.857    has_dram.dram/litedram/main_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.883 r  has_dram.dram/litedram/BUFG_3/O
                         net (fo=2, routed)           0.633     3.516    has_dram.dram/litedram/main_clkout_buf3
    OLOGIC_X1Y182        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y182        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.708 f  has_dram.dram/litedram/OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     3.709    has_dram.dram/litedram/IOBUFDS/OBUFTDS/T
    J2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.189     3.897 r  has_dram.dram/litedram/IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     3.897    ddram_dqs_n[0]
    J2                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout3  {rise@0.688ns fall@2.062ns period=2.750ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.383ns (99.740%)  route 0.001ns (0.260%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout3 rise edge)
                                                      0.688     0.688 r  
    R4                                                0.000     0.688 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.688    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.931 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.607    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.633 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     2.247    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.297 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.857    has_dram.dram/litedram/main_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.883 r  has_dram.dram/litedram/BUFG_3/O
                         net (fo=2, routed)           0.633     3.516    has_dram.dram/litedram/main_clkout_buf3
    OLOGIC_X1Y182        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y182        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.708 f  has_dram.dram/litedram/OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     3.709    has_dram.dram/litedram/IOBUFDS/OBUFTDS/T
    K2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.191     3.900 r  has_dram.dram/litedram/IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     3.900    ddram_dqs_p[0]
    K2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_27/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout3  {rise@0.688ns fall@2.062ns period=2.750ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.381ns (99.738%)  route 0.001ns (0.262%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout3 rise edge)
                                                      0.688     0.688 r  
    R4                                                0.000     0.688 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.688    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.931 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.607    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.633 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     2.247    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.297 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.857    has_dram.dram/litedram/main_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.883 r  has_dram.dram/litedram/BUFG_3/O
                         net (fo=2, routed)           0.636     3.519    has_dram.dram/litedram/main_clkout_buf3
    OLOGIC_X1Y194        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_27/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y194        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.711 f  has_dram.dram/litedram/OSERDESE2_27/TQ
                         net (fo=2, routed)           0.001     3.712    has_dram.dram/litedram/IOBUFDS_1/OBUFTDS/T
    E1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.189     3.901 r  has_dram.dram/litedram/IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     3.901    ddram_dqs_p[1]
    E1                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 has_dram.dram/litedram/OSERDESE2_27/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by main_clkout3  {rise@0.688ns fall@2.062ns period=2.750ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.383ns (99.740%)  route 0.001ns (0.260%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_clkout3 rise edge)
                                                      0.688     0.688 r  
    R4                                                0.000     0.688 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.688    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.931 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.607    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.633 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.615     2.247    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.297 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.560     2.857    has_dram.dram/litedram/main_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.883 r  has_dram.dram/litedram/BUFG_3/O
                         net (fo=2, routed)           0.636     3.519    has_dram.dram/litedram/main_clkout_buf3
    OLOGIC_X1Y194        OSERDESE2                                    r  has_dram.dram/litedram/OSERDESE2_27/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y194        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.711 f  has_dram.dram/litedram/OSERDESE2_27/TQ
                         net (fo=2, routed)           0.001     3.712    has_dram.dram/litedram/IOBUFDS_1/OBUFTDS/T
    D1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.191     3.903 r  has_dram.dram/litedram/IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     3.903    ddram_dqs_n[1]
    D1                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  eth_clocks_rx

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rx_ctl
                            (input port)
  Destination:            has_liteeth.liteeth/IDDR/D
                            (rising edge-triggered cell IDDR clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.698ns  (logic 4.698ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.597ns = ( 9.597 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  eth_rx_ctl (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_rx_ctl
    W10                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  has_liteeth.liteeth/IBUF_1/O
                         net (fo=1, routed)           0.000     1.389    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_ctl_ibuf
    IDELAY_X0Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      3.310     4.698 r  has_liteeth.liteeth/IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     4.698    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_ctl_idelay
    ILOGIC_X0Y79         IDDR                                         r  has_liteeth.liteeth/IDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     4.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     5.306 f  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     7.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.731 f  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.866     9.597    has_liteeth.liteeth/eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         f  has_liteeth.liteeth/IDDR/C

Slack:                    inf
  Source:                 eth_rx_data[2]
                            (input port)
  Destination:            has_liteeth.liteeth/IDDR_3/D
                            (rising edge-triggered cell IDDR clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.694ns  (logic 4.694ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 9.607 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB15                                              0.000     0.000 r  eth_rx_data[2] (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_rx_data[2]
    AB15                 IBUF (Prop_ibuf_I_O)         1.385     1.385 r  has_liteeth.liteeth/IBUF_4/O
                         net (fo=1, routed)           0.000     1.385    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_data_ibuf_2
    IDELAY_X0Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      3.310     4.694 r  has_liteeth.liteeth/IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     4.694    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_data_idelay_2
    ILOGIC_X0Y91         IDDR                                         r  has_liteeth.liteeth/IDDR_3/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     4.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     5.306 f  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     7.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.731 f  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.876     9.607    has_liteeth.liteeth/eth_rx_clk
    ILOGIC_X0Y91         IDDR                                         f  has_liteeth.liteeth/IDDR_3/C

Slack:                    inf
  Source:                 eth_rx_data[3]
                            (input port)
  Destination:            has_liteeth.liteeth/IDDR_4/D
                            (rising edge-triggered cell IDDR clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.691ns  (logic 4.691ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.604ns = ( 9.604 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 r  eth_rx_data[3] (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_rx_data[3]
    AB11                 IBUF (Prop_ibuf_I_O)         1.381     1.381 r  has_liteeth.liteeth/IBUF_5/O
                         net (fo=1, routed)           0.000     1.381    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_data_ibuf_3
    IDELAY_X0Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      3.310     4.691 r  has_liteeth.liteeth/IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     4.691    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_data_idelay_3
    ILOGIC_X0Y86         IDDR                                         r  has_liteeth.liteeth/IDDR_4/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     4.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     5.306 f  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     7.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.731 f  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.873     9.604    has_liteeth.liteeth/eth_rx_clk
    ILOGIC_X0Y86         IDDR                                         f  has_liteeth.liteeth/IDDR_4/C

Slack:                    inf
  Source:                 eth_rx_data[0]
                            (input port)
  Destination:            has_liteeth.liteeth/IDDR_1/D
                            (rising edge-triggered cell IDDR clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.687ns  (logic 4.687ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 9.608 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  eth_rx_data[0] (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_rx_data[0]
    AB16                 IBUF (Prop_ibuf_I_O)         1.377     1.377 r  has_liteeth.liteeth/IBUF_2/O
                         net (fo=1, routed)           0.000     1.377    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_data_ibuf_0
    IDELAY_X0Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      3.310     4.687 r  has_liteeth.liteeth/IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     4.687    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_data_idelay_0
    ILOGIC_X0Y96         IDDR                                         r  has_liteeth.liteeth/IDDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     4.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     5.306 f  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     7.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.731 f  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.877     9.608    has_liteeth.liteeth/eth_rx_clk
    ILOGIC_X0Y96         IDDR                                         f  has_liteeth.liteeth/IDDR_1/C

Slack:                    inf
  Source:                 eth_rx_data[1]
                            (input port)
  Destination:            has_liteeth.liteeth/IDDR_2/D
                            (rising edge-triggered cell IDDR clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 4.683ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 9.607 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA15                                              0.000     0.000 r  eth_rx_data[1] (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_rx_data[1]
    AA15                 IBUF (Prop_ibuf_I_O)         1.373     1.373 r  has_liteeth.liteeth/IBUF_3/O
                         net (fo=1, routed)           0.000     1.373    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_data_ibuf_1
    IDELAY_X0Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      3.310     4.683 r  has_liteeth.liteeth/IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     4.683    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_data_idelay_1
    ILOGIC_X0Y92         IDDR                                         r  has_liteeth.liteeth/IDDR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     4.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     5.306 f  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           2.334     7.640    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.731 f  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         1.876     9.607    has_liteeth.liteeth/eth_rx_clk
    ILOGIC_X0Y92         IDDR                                         f  has_liteeth.liteeth/IDDR_2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rx_data[1]
                            (input port)
  Destination:            has_liteeth.liteeth/IDDR_2/D
                            (rising edge-triggered cell IDDR clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.382ns  (logic 2.382ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 6.704 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA15                                              0.000     0.000 r  eth_rx_data[1] (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_rx_data[1]
    AA15                 IBUF (Prop_ibuf_I_O)         0.449     0.449 r  has_liteeth.liteeth/IBUF_3/O
                         net (fo=1, routed)           0.000     0.449    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_data_ibuf_1
    IDELAY_X0Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.932     2.382 r  has_liteeth.liteeth/IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     2.382    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_data_idelay_1
    ILOGIC_X0Y92         IDDR                                         r  has_liteeth.liteeth/IDDR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     4.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     4.773 f  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     5.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.713 f  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.992     6.704    has_liteeth.liteeth/eth_rx_clk
    ILOGIC_X0Y92         IDDR                                         f  has_liteeth.liteeth/IDDR_2/C

Slack:                    inf
  Source:                 eth_rx_data[0]
                            (input port)
  Destination:            has_liteeth.liteeth/IDDR_1/D
                            (rising edge-triggered cell IDDR clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.386ns  (logic 2.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 6.705 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  eth_rx_data[0] (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_rx_data[0]
    AB16                 IBUF (Prop_ibuf_I_O)         0.453     0.453 r  has_liteeth.liteeth/IBUF_2/O
                         net (fo=1, routed)           0.000     0.453    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_data_ibuf_0
    IDELAY_X0Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.932     2.386 r  has_liteeth.liteeth/IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     2.386    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_data_idelay_0
    ILOGIC_X0Y96         IDDR                                         r  has_liteeth.liteeth/IDDR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     4.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     4.773 f  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     5.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.713 f  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.993     6.705    has_liteeth.liteeth/eth_rx_clk
    ILOGIC_X0Y96         IDDR                                         f  has_liteeth.liteeth/IDDR_1/C

Slack:                    inf
  Source:                 eth_rx_data[3]
                            (input port)
  Destination:            has_liteeth.liteeth/IDDR_4/D
                            (rising edge-triggered cell IDDR clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.390ns  (logic 2.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.702 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 r  eth_rx_data[3] (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_rx_data[3]
    AB11                 IBUF (Prop_ibuf_I_O)         0.457     0.457 r  has_liteeth.liteeth/IBUF_5/O
                         net (fo=1, routed)           0.000     0.457    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_data_ibuf_3
    IDELAY_X0Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.932     2.390 r  has_liteeth.liteeth/IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     2.390    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_data_idelay_3
    ILOGIC_X0Y86         IDDR                                         r  has_liteeth.liteeth/IDDR_4/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     4.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     4.773 f  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     5.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.713 f  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.990     6.702    has_liteeth.liteeth/eth_rx_clk
    ILOGIC_X0Y86         IDDR                                         f  has_liteeth.liteeth/IDDR_4/C

Slack:                    inf
  Source:                 eth_rx_data[2]
                            (input port)
  Destination:            has_liteeth.liteeth/IDDR_3/D
                            (rising edge-triggered cell IDDR clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.393ns  (logic 2.393ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 6.704 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB15                                              0.000     0.000 r  eth_rx_data[2] (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_rx_data[2]
    AB15                 IBUF (Prop_ibuf_I_O)         0.461     0.461 r  has_liteeth.liteeth/IBUF_4/O
                         net (fo=1, routed)           0.000     0.461    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_data_ibuf_2
    IDELAY_X0Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.932     2.393 r  has_liteeth.liteeth/IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     2.393    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_data_idelay_2
    ILOGIC_X0Y91         IDDR                                         r  has_liteeth.liteeth/IDDR_3/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     4.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     4.773 f  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     5.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.713 f  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.992     6.704    has_liteeth.liteeth/eth_rx_clk
    ILOGIC_X0Y91         IDDR                                         f  has_liteeth.liteeth/IDDR_3/C

Slack:                    inf
  Source:                 eth_rx_ctl
                            (input port)
  Destination:            has_liteeth.liteeth/IDDR/D
                            (rising edge-triggered cell IDDR clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.397ns  (logic 2.397ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        2.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 6.698 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  eth_rx_ctl (IN)
                         net (fo=0)                   0.000     0.000    has_liteeth.liteeth/eth_rx_ctl
    W10                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  has_liteeth.liteeth/IBUF_1/O
                         net (fo=1, routed)           0.000     0.465    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_ctl_ibuf
    IDELAY_X0Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.932     2.397 r  has_liteeth.liteeth/IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     2.397    has_liteeth.liteeth/maccore_ethphy_liteethphyrgmiirx_rx_ctl_idelay
    ILOGIC_X0Y79         IDDR                                         r  has_liteeth.liteeth/IDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx fall edge)
                                                      4.000     4.000 f  
    V13                                               0.000     4.000 f  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     4.000    has_liteeth.liteeth/eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     4.773 f  has_liteeth.liteeth/IBUF/O
                         net (fo=1, routed)           0.910     5.684    has_liteeth.liteeth/maccore_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.713 f  has_liteeth.liteeth/BUFG/O
                         net (fo=117, routed)         0.986     6.698    has_liteeth.liteeth/eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         f  has_liteeth.liteeth/IDDR/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  main_clkout1

Max Delay          1118 Endpoints
Min Delay          1118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc0/dtm/request_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[0].core/icache_0/rams[0].ic_tags_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.764ns  (logic 1.058ns (12.072%)  route 7.706ns (87.928%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[0]/C
    SLICE_X89Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[0]/Q
                         net (fo=69, routed)          2.011     2.467    soc0/dtm/request_reg_n_0_[0]
    SLICE_X86Y95         LUT2 (Prop_lut2_I1_O)        0.152     2.619 r  soc0/dtm/gspr_index[6]_i_2__0/O
                         net (fo=15, routed)          0.810     3.429    soc0/wishbone_arbiter_0/dmi_wr
    SLICE_X87Y104        LUT6 (Prop_lut6_I0_O)        0.326     3.755 r  soc0/wishbone_arbiter_0/wb_stash[we]_i_1/O
                         net (fo=8, routed)           2.849     6.604    soc0/processors[1].core/icache_0/rams[1].ic_tags_reg_1_2
    SLICE_X87Y84         LUT4 (Prop_lut4_I3_O)        0.124     6.728 r  soc0/processors[1].core/icache_0/rams[0].snoop_tags_set_reg[0]0__0/O
                         net (fo=6, routed)           2.036     8.764    soc0/processors[0].core/icache_0/rams[0].snoop_tags_set_reg[0]0
    RAMB36_X5Y11         RAMB36E1                                     r  soc0/processors[0].core/icache_0/rams[0].ic_tags_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.746     8.841    soc0/processors[0].core/icache_0/system_clk
    RAMB36_X5Y11         RAMB36E1                                     r  soc0/processors[0].core/icache_0/rams[0].ic_tags_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 soc0/dtm/request_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[1].core/debug_0/log_dmi_trigger_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.468ns  (logic 0.934ns (11.030%)  route 7.534ns (88.970%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[0]/C
    SLICE_X89Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[0]/Q
                         net (fo=69, routed)          2.011     2.467    soc0/dtm/request_reg_n_0_[0]
    SLICE_X86Y95         LUT2 (Prop_lut2_I1_O)        0.152     2.619 r  soc0/dtm/gspr_index[6]_i_2__0/O
                         net (fo=15, routed)          2.054     4.673    soc0/dtm/dmi_wr
    SLICE_X86Y69         LUT6 (Prop_lut6_I3_O)        0.326     4.999 r  soc0/dtm/log_dmi_trigger[63]_i_1__0/O
                         net (fo=63, routed)          3.469     8.468    soc0/processors[1].core/debug_0/log_dmi_trigger_reg[0]_0[0]
    SLICE_X71Y85         FDRE                                         r  soc0/processors[1].core/debug_0/log_dmi_trigger_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.698     8.792    soc0/processors[1].core/debug_0/system_clk
    SLICE_X71Y85         FDRE                                         r  soc0/processors[1].core/debug_0/log_dmi_trigger_reg[49]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[0].core/debug_0/log_dmi_trigger_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.444ns  (logic 0.934ns (11.061%)  route 7.510ns (88.939%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[0]/C
    SLICE_X89Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[0]/Q
                         net (fo=69, routed)          2.011     2.467    soc0/dtm/request_reg_n_0_[0]
    SLICE_X86Y95         LUT2 (Prop_lut2_I1_O)        0.152     2.619 r  soc0/dtm/gspr_index[6]_i_2__0/O
                         net (fo=15, routed)          2.690     5.309    soc0/dtm/dmi_wr
    SLICE_X98Y70         LUT6 (Prop_lut6_I3_O)        0.326     5.635 r  soc0/dtm/log_dmi_trigger[63]_i_1/O
                         net (fo=63, routed)          2.809     8.444    soc0/processors[0].core/debug_0/log_dmi_trigger_reg[0]_0[0]
    SLICE_X117Y90        FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_trigger_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.730     8.824    soc0/processors[0].core/debug_0/system_clk
    SLICE_X117Y90        FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_trigger_reg[45]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[0].core/debug_0/log_dmi_trigger_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.433ns  (logic 0.934ns (11.075%)  route 7.499ns (88.925%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[0]/C
    SLICE_X89Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[0]/Q
                         net (fo=69, routed)          2.011     2.467    soc0/dtm/request_reg_n_0_[0]
    SLICE_X86Y95         LUT2 (Prop_lut2_I1_O)        0.152     2.619 r  soc0/dtm/gspr_index[6]_i_2__0/O
                         net (fo=15, routed)          2.690     5.309    soc0/dtm/dmi_wr
    SLICE_X98Y70         LUT6 (Prop_lut6_I3_O)        0.326     5.635 r  soc0/dtm/log_dmi_trigger[63]_i_1/O
                         net (fo=63, routed)          2.799     8.433    soc0/processors[0].core/debug_0/log_dmi_trigger_reg[0]_0[0]
    SLICE_X113Y88        FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_trigger_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.728     8.822    soc0/processors[0].core/debug_0/system_clk
    SLICE_X113Y88        FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_trigger_reg[43]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[0].core/debug_0/log_dmi_trigger_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.433ns  (logic 0.934ns (11.075%)  route 7.499ns (88.925%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[0]/C
    SLICE_X89Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[0]/Q
                         net (fo=69, routed)          2.011     2.467    soc0/dtm/request_reg_n_0_[0]
    SLICE_X86Y95         LUT2 (Prop_lut2_I1_O)        0.152     2.619 r  soc0/dtm/gspr_index[6]_i_2__0/O
                         net (fo=15, routed)          2.690     5.309    soc0/dtm/dmi_wr
    SLICE_X98Y70         LUT6 (Prop_lut6_I3_O)        0.326     5.635 r  soc0/dtm/log_dmi_trigger[63]_i_1/O
                         net (fo=63, routed)          2.799     8.433    soc0/processors[0].core/debug_0/log_dmi_trigger_reg[0]_0[0]
    SLICE_X113Y88        FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_trigger_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.728     8.822    soc0/processors[0].core/debug_0/system_clk
    SLICE_X113Y88        FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_trigger_reg[54]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[0].core/debug_0/log_dmi_trigger_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.433ns  (logic 0.934ns (11.075%)  route 7.499ns (88.925%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[0]/C
    SLICE_X89Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[0]/Q
                         net (fo=69, routed)          2.011     2.467    soc0/dtm/request_reg_n_0_[0]
    SLICE_X86Y95         LUT2 (Prop_lut2_I1_O)        0.152     2.619 r  soc0/dtm/gspr_index[6]_i_2__0/O
                         net (fo=15, routed)          2.690     5.309    soc0/dtm/dmi_wr
    SLICE_X98Y70         LUT6 (Prop_lut6_I3_O)        0.326     5.635 r  soc0/dtm/log_dmi_trigger[63]_i_1/O
                         net (fo=63, routed)          2.799     8.433    soc0/processors[0].core/debug_0/log_dmi_trigger_reg[0]_0[0]
    SLICE_X113Y88        FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_trigger_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.728     8.822    soc0/processors[0].core/debug_0/system_clk
    SLICE_X113Y88        FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_trigger_reg[63]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[0].core/debug_0/log_dmi_trigger_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.418ns  (logic 0.934ns (11.096%)  route 7.484ns (88.904%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[0]/C
    SLICE_X89Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[0]/Q
                         net (fo=69, routed)          2.011     2.467    soc0/dtm/request_reg_n_0_[0]
    SLICE_X86Y95         LUT2 (Prop_lut2_I1_O)        0.152     2.619 r  soc0/dtm/gspr_index[6]_i_2__0/O
                         net (fo=15, routed)          2.690     5.309    soc0/dtm/dmi_wr
    SLICE_X98Y70         LUT6 (Prop_lut6_I3_O)        0.326     5.635 r  soc0/dtm/log_dmi_trigger[63]_i_1/O
                         net (fo=63, routed)          2.783     8.418    soc0/processors[0].core/debug_0/log_dmi_trigger_reg[0]_0[0]
    SLICE_X115Y91        FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_trigger_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.730     8.824    soc0/processors[0].core/debug_0/system_clk
    SLICE_X115Y91        FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_trigger_reg[59]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[0].core/debug_0/log_mem_trigger_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.391ns  (logic 0.934ns (11.131%)  route 7.457ns (88.869%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[0]/C
    SLICE_X89Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[0]/Q
                         net (fo=69, routed)          2.011     2.467    soc0/dtm/request_reg_n_0_[0]
    SLICE_X86Y95         LUT2 (Prop_lut2_I1_O)        0.152     2.619 r  soc0/dtm/gspr_index[6]_i_2__0/O
                         net (fo=15, routed)          2.654     5.273    soc0/dtm/dmi_wr
    SLICE_X99Y70         LUT6 (Prop_lut6_I5_O)        0.326     5.599 r  soc0/dtm/log_mem_trigger[63]_i_1/O
                         net (fo=63, routed)          2.792     8.391    soc0/processors[0].core/debug_0/log_mem_trigger_reg[0]_0[0]
    SLICE_X114Y88        FDRE                                         r  soc0/processors[0].core/debug_0/log_mem_trigger_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.728     8.822    soc0/processors[0].core/debug_0/system_clk
    SLICE_X114Y88        FDRE                                         r  soc0/processors[0].core/debug_0/log_mem_trigger_reg[47]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[0].core/debug_0/log_mem_trigger_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.391ns  (logic 0.934ns (11.131%)  route 7.457ns (88.869%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[0]/C
    SLICE_X89Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[0]/Q
                         net (fo=69, routed)          2.011     2.467    soc0/dtm/request_reg_n_0_[0]
    SLICE_X86Y95         LUT2 (Prop_lut2_I1_O)        0.152     2.619 r  soc0/dtm/gspr_index[6]_i_2__0/O
                         net (fo=15, routed)          2.654     5.273    soc0/dtm/dmi_wr
    SLICE_X99Y70         LUT6 (Prop_lut6_I5_O)        0.326     5.599 r  soc0/dtm/log_mem_trigger[63]_i_1/O
                         net (fo=63, routed)          2.792     8.391    soc0/processors[0].core/debug_0/log_mem_trigger_reg[0]_0[0]
    SLICE_X114Y88        FDRE                                         r  soc0/processors[0].core/debug_0/log_mem_trigger_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.728     8.822    soc0/processors[0].core/debug_0/system_clk
    SLICE_X114Y88        FDRE                                         r  soc0/processors[0].core/debug_0/log_mem_trigger_reg[49]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[0].core/debug_0/log_mem_trigger_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.391ns  (logic 0.934ns (11.131%)  route 7.457ns (88.869%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[0]/C
    SLICE_X89Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  soc0/dtm/request_reg[0]/Q
                         net (fo=69, routed)          2.011     2.467    soc0/dtm/request_reg_n_0_[0]
    SLICE_X86Y95         LUT2 (Prop_lut2_I1_O)        0.152     2.619 r  soc0/dtm/gspr_index[6]_i_2__0/O
                         net (fo=15, routed)          2.654     5.273    soc0/dtm/dmi_wr
    SLICE_X99Y70         LUT6 (Prop_lut6_I5_O)        0.326     5.599 r  soc0/dtm/log_mem_trigger[63]_i_1/O
                         net (fo=63, routed)          2.792     8.391    soc0/processors[0].core/debug_0/log_mem_trigger_reg[0]_0[0]
    SLICE_X114Y88        FDRE                                         r  soc0/processors[0].core/debug_0/log_mem_trigger_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     5.165    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.248 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.755     7.003    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.094 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       1.728     8.822    soc0/processors[0].core/debug_0/system_clk
    SLICE_X114Y88        FDRE                                         r  soc0/processors[0].core/debug_0/log_mem_trigger_reg[54]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc0/dtm/request_reg[41]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[1].core/debug_0/log_mem_trigger_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.467%)  route 0.113ns (44.533%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[41]/C
    SLICE_X86Y82         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  soc0/dtm/request_reg[41]/Q
                         net (fo=7, routed)           0.113     0.254    soc0/processors[1].core/debug_0/request_reg[60]_i_4[39]
    SLICE_X84Y81         FDRE                                         r  soc0/processors[1].core/debug_0/log_mem_trigger_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.897     3.666    soc0/processors[1].core/debug_0/system_clk
    SLICE_X84Y81         FDRE                                         r  soc0/processors[1].core/debug_0/log_mem_trigger_reg[39]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[0].core/debug_0/log_dmi_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.890%)  route 0.147ns (51.110%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[17]/C
    SLICE_X93Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  soc0/dtm/request_reg[17]/Q
                         net (fo=9, routed)           0.147     0.288    soc0/processors[0].core/debug_0/request_reg[65]_i_5[15]
    SLICE_X95Y72         FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.907     3.676    soc0/processors[0].core/debug_0/system_clk
    SLICE_X95Y72         FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_addr_reg[15]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[40]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[1].core/debug_0/log_dmi_trigger_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.804%)  route 0.181ns (56.196%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[40]/C
    SLICE_X86Y82         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  soc0/dtm/request_reg[40]/Q
                         net (fo=7, routed)           0.181     0.322    soc0/processors[1].core/debug_0/request_reg[60]_i_4[38]
    SLICE_X84Y80         FDRE                                         r  soc0/processors[1].core/debug_0/log_dmi_trigger_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.896     3.665    soc0/processors[1].core/debug_0/system_clk
    SLICE_X84Y80         FDRE                                         r  soc0/processors[1].core/debug_0/log_dmi_trigger_reg[38]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[0].core/debug_0/log_dmi_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.702%)  route 0.182ns (56.298%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[27]/C
    SLICE_X93Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  soc0/dtm/request_reg[27]/Q
                         net (fo=9, routed)           0.182     0.323    soc0/processors[0].core/debug_0/request_reg[65]_i_5[25]
    SLICE_X99Y76         FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.907     3.676    soc0/processors[0].core/debug_0/system_clk
    SLICE_X99Y76         FDRE                                         r  soc0/processors[0].core/debug_0/log_dmi_addr_reg[25]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[0].core/debug_0/log_mem_trigger_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.053%)  route 0.187ns (56.947%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[31]/C
    SLICE_X93Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  soc0/dtm/request_reg[31]/Q
                         net (fo=9, routed)           0.187     0.328    soc0/processors[0].core/debug_0/request_reg[65]_i_5[29]
    SLICE_X99Y75         FDRE                                         r  soc0/processors[0].core/debug_0/log_mem_trigger_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.906     3.675    soc0/processors[0].core/debug_0/system_clk
    SLICE_X99Y75         FDRE                                         r  soc0/processors[0].core/debug_0/log_mem_trigger_reg[29]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[41]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[1].core/debug_0/log_dmi_trigger_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.888%)  route 0.188ns (57.112%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[41]/C
    SLICE_X86Y82         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  soc0/dtm/request_reg[41]/Q
                         net (fo=7, routed)           0.188     0.329    soc0/processors[1].core/debug_0/request_reg[60]_i_4[39]
    SLICE_X85Y81         FDRE                                         r  soc0/processors[1].core/debug_0/log_dmi_trigger_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.897     3.666    soc0/processors[1].core/debug_0/system_clk
    SLICE_X85Y81         FDRE                                         r  soc0/processors[1].core/debug_0/log_dmi_trigger_reg[39]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[39]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[1].core/debug_0/log_dmi_trigger_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.643%)  route 0.190ns (57.357%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[39]/C
    SLICE_X86Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  soc0/dtm/request_reg[39]/Q
                         net (fo=7, routed)           0.190     0.331    soc0/processors[1].core/debug_0/request_reg[60]_i_4[37]
    SLICE_X84Y78         FDRE                                         r  soc0/processors[1].core/debug_0/log_dmi_trigger_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.894     3.663    soc0/processors[1].core/debug_0/system_clk
    SLICE_X84Y78         FDRE                                         r  soc0/processors[1].core/debug_0/log_dmi_trigger_reg[37]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[39]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[1].core/debug_0/log_mem_trigger_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.643%)  route 0.190ns (57.357%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[39]/C
    SLICE_X86Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  soc0/dtm/request_reg[39]/Q
                         net (fo=7, routed)           0.190     0.331    soc0/processors[1].core/debug_0/request_reg[60]_i_4[37]
    SLICE_X85Y78         FDRE                                         r  soc0/processors[1].core/debug_0/log_mem_trigger_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.894     3.663    soc0/processors[1].core/debug_0/system_clk
    SLICE_X85Y78         FDRE                                         r  soc0/processors[1].core/debug_0/log_mem_trigger_reg[37]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[1].core/debug_0/log_dmi_trigger_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.590%)  route 0.190ns (57.410%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[35]/C
    SLICE_X86Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  soc0/dtm/request_reg[35]/Q
                         net (fo=7, routed)           0.190     0.331    soc0/processors[1].core/debug_0/request_reg[60]_i_4[33]
    SLICE_X84Y78         FDRE                                         r  soc0/processors[1].core/debug_0/log_dmi_trigger_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.894     3.663    soc0/processors[1].core/debug_0/system_clk
    SLICE_X84Y78         FDRE                                         r  soc0/processors[1].core/debug_0/log_dmi_trigger_reg[33]/C

Slack:                    inf
  Source:                 soc0/dtm/request_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc0/processors[1].core/debug_0/log_mem_trigger_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by main_clkout1  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.590%)  route 0.190ns (57.410%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDCE                         0.000     0.000 r  soc0/dtm/request_reg[35]/C
    SLICE_X86Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  soc0/dtm/request_reg[35]/Q
                         net (fo=7, routed)           0.190     0.331    soc0/processors[1].core/debug_0/request_reg[60]_i_4[33]
    SLICE_X85Y78         FDRE                                         r  soc0/processors[1].core/debug_0/log_mem_trigger_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     2.077    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.130 r  has_dram.dram/litedram/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.611     2.741    has_dram.dram/litedram/main_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  has_dram.dram/litedram/BUFG_1/O
                         net (fo=26748, routed)       0.894     3.663    soc0/processors[1].core/debug_0/system_clk
    SLICE_X85Y78         FDRE                                         r  soc0/processors[1].core/debug_0/log_mem_trigger_reg[33]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  main_clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.644ns  (logic 1.644ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.776ns = ( 10.151 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_13/IO
    A1                   IBUF (Prop_ibuf_I_O)         0.829     0.829 r  has_dram.dram/litedram/IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.829    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y197        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.644 r  has_dram.dram/litedram/IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     1.644    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y197        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.780 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     4.784    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     4.875 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     6.540    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.623 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.755     8.378    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.469 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.682    10.151    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y197        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.636ns  (logic 1.636ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.775ns = ( 10.150 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_9/IO
    B2                   IBUF (Prop_ibuf_I_O)         0.821     0.821 r  has_dram.dram/litedram/IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.821    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y195        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.636 r  has_dram.dram/litedram/IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.636    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y195        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.780 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     4.784    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     4.875 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     6.540    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.623 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.755     8.378    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.469 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.681    10.150    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y195        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.636ns  (logic 1.636ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.771ns = ( 10.146 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_4/IO
    K1                   IBUF (Prop_ibuf_I_O)         0.821     0.821 r  has_dram.dram/litedram/IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.821    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y186        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.636 r  has_dram.dram/litedram/IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     1.636    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y186        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.780 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     4.784    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     4.875 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     6.540    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.623 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.755     8.378    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.469 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.677    10.146    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y186        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.634ns  (logic 1.634ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.776ns = ( 10.151 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_15/IO
    B1                   IBUF (Prop_ibuf_I_O)         0.819     0.819 r  has_dram.dram/litedram/IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.819    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y198        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.634 r  has_dram.dram/litedram/IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     1.634    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y198        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.780 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     4.784    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     4.875 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     6.540    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.623 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.755     8.378    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.469 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.682    10.151    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y198        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.634ns  (logic 1.634ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.771ns = ( 10.146 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_3/IO
    J1                   IBUF (Prop_ibuf_I_O)         0.819     0.819 r  has_dram.dram/litedram/IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.819    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y185        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.634 r  has_dram.dram/litedram/IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     1.634    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y185        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.780 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     4.784    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     4.875 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     6.540    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.623 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.755     8.378    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.469 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.677    10.146    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y185        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.632ns  (logic 1.632ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.774ns = ( 10.149 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_11/IO
    D2                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  has_dram.dram/litedram/IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.817    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y191        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.632 r  has_dram.dram/litedram/IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.632    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y191        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.780 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     4.784    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     4.875 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     6.540    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.623 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.755     8.378    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.469 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.680    10.149    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y191        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.775ns = ( 10.150 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_12/IO
    C2                   IBUF (Prop_ibuf_I_O)         0.813     0.813 r  has_dram.dram/litedram/IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.813    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.628 r  has_dram.dram/litedram/IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.628    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y196        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.780 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     4.784    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     4.875 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     6.540    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.623 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.755     8.378    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.469 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.681    10.150    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y196        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.625ns  (logic 1.625ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.774ns = ( 10.149 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_14/IO
    E2                   IBUF (Prop_ibuf_I_O)         0.810     0.810 r  has_dram.dram/litedram/IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.810    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y192        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.625 r  has_dram.dram/litedram/IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.625    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y192        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.780 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     4.784    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     4.875 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     6.540    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.623 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.755     8.378    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.469 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.680    10.149    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y192        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.624ns  (logic 1.624ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.774ns = ( 10.149 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_8/IO
    E3                   IBUF (Prop_ibuf_I_O)         0.809     0.809 r  has_dram.dram/litedram/IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.809    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y187        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.624 r  has_dram.dram/litedram/IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     1.624    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y187        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.780 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     4.784    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     4.875 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     6.540    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.623 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.755     8.378    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.469 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.680    10.149    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y187        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.619ns  (logic 1.619ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        8.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.770ns = ( 10.145 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_6/IO
    H2                   IBUF (Prop_ibuf_I_O)         0.804     0.804 r  has_dram.dram/litedram/IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.804    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y184        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.619 r  has_dram.dram/litedram/IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     1.619    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y184        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.780 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     4.784    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     4.875 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.665     6.540    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     6.623 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.755     8.378    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.469 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          1.676    10.145    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y184        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_6/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.580ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 5.050 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_7/IO
    J5                   IBUF (Prop_ibuf_I_O)         0.337     0.337 r  has_dram.dram/litedram/IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.337    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y180        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.580 r  has_dram.dram/litedram/IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.580    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y180        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     1.806 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     2.540    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.569 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     3.452    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.505 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.611     4.116    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.145 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.905     5.050    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y180        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.582ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 5.050 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_2/IO
    H5                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  has_dram.dram/litedram/IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.339    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y179        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.582 r  has_dram.dram/litedram/IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.582    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y179        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     1.806 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     2.540    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.569 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     3.452    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.505 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.611     4.116    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.145 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.905     5.050    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y179        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.587ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.672ns = ( 5.047 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_1/IO
    H4                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  has_dram.dram/litedram/IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.344    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.587 r  has_dram.dram/litedram/IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.587    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y176        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     1.806 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     2.540    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.569 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     3.452    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.505 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.611     4.116    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.145 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.902     5.047    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y176        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.588ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 5.048 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_5/IO
    H3                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  has_dram.dram/litedram/IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.345    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.588 r  has_dram.dram/litedram/IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.588    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y178        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     1.806 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     2.540    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.569 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     3.452    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.505 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.611     4.116    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.145 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.904     5.048    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y178        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.590ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 5.056 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_10/IO
    F3                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  has_dram.dram/litedram/IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.347    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y188        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.590 r  has_dram.dram/litedram/IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     0.590    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y188        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     1.806 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     2.540    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.569 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     3.452    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.505 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.611     4.116    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.145 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.911     5.056    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y188        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.596ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 5.054 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF/IO
    G2                   IBUF (Prop_ibuf_I_O)         0.353     0.353 r  has_dram.dram/litedram/IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.353    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y183        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.596 r  has_dram.dram/litedram/IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.596    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y183        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     1.806 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     2.540    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.569 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     3.452    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.505 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.611     4.116    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.145 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.910     5.054    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y183        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.597ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 5.054 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_6/IO
    H2                   IBUF (Prop_ibuf_I_O)         0.354     0.354 r  has_dram.dram/litedram/IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.354    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y184        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.597 r  has_dram.dram/litedram/IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.597    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y184        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     1.806 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     2.540    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.569 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     3.452    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.505 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.611     4.116    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.145 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.910     5.054    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y184        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.602ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 5.056 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_8/IO
    E3                   IBUF (Prop_ibuf_I_O)         0.359     0.359 r  has_dram.dram/litedram/IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.359    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y187        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.602 r  has_dram.dram/litedram/IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     0.602    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y187        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     1.806 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     2.540    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.569 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     3.452    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.505 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.611     4.116    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.145 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.911     5.056    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y187        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.603ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 5.056 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_14/IO
    E2                   IBUF (Prop_ibuf_I_O)         0.360     0.360 r  has_dram.dram/litedram/IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.360    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y192        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.603 r  has_dram.dram/litedram/IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     0.603    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y192        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     1.806 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     2.540    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.569 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     3.452    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.505 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.611     4.116    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.145 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.911     5.056    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y192        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            has_dram.dram/litedram/ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by main_clkout2  {rise@0.000ns fall@1.375ns period=2.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.606ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns = ( 5.057 - 1.375 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    has_dram.dram/litedram/IOBUF_12/IO
    C2                   IBUF (Prop_ibuf_I_O)         0.363     0.363 r  has_dram.dram/litedram/IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.363    has_dram.dram/litedram/main_a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.606 r  has_dram.dram/litedram/IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     0.606    has_dram.dram/litedram/main_a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y196        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock main_clkout2 fall edge)
                                                      1.375     1.375 f  
    R4                                                0.000     1.375 f  ext_clk (IN)
                         net (fo=0)                   0.000     1.375    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     1.806 f  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     2.540    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.569 f  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.884     3.452    has_dram.dram/litedram/ext_clk_IBUF_BUFG
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.505 f  has_dram.dram/litedram/PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.611     4.116    has_dram.dram/litedram/main_clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     4.145 f  has_dram.dram/litedram/BUFG_2/O
                         net (fo=75, routed)          0.912     5.057    has_dram.dram/litedram/CLKB0
    ILOGIC_X1Y196        ISERDESE2                                    r  has_dram.dram/litedram/ISERDESE2_12/CLKB  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_rst_n
                            (input port)
  Destination:            has_dram.reset_controller/ext_rst1_n_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.636ns  (logic 0.969ns (14.599%)  route 5.667ns (85.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  ext_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ext_rst_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 r  ext_rst_n_IBUF_inst/O
                         net (fo=2, routed)           5.667     6.636    has_dram.reset_controller/ext_rst_n_IBUF
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst1_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.500 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.541     5.040    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst1_n_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_rst_n
                            (input port)
  Destination:            has_dram.reset_controller/ext_rst1_n_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.735ns  (logic 0.126ns (4.603%)  route 2.609ns (95.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  ext_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ext_rst_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  ext_rst_n_IBUF_inst/O
                         net (fo=2, routed)           2.609     2.735    has_dram.reset_controller/ext_rst_n_IBUF
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst1_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    ext_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ext_clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    ext_clk_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ext_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     2.048    has_dram.reset_controller/ext_clk_IBUF_BUFG
    SLICE_X45Y156        FDRE                                         r  has_dram.reset_controller/ext_rst1_n_reg/C





