# 4-port-RAM-and-RAM
I developed a functional RAM (Random Access Memory) and ROM (Read Only Memory) with the ability to handle four simultaneous accesses in Verilog RTL Language in Xilinix Vivado EDA software .
