
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184933                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382604                       # Number of bytes of host memory used
host_op_rate                                   218041                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 37657.38                       # Real time elapsed on the host
host_tick_rate                               53692690                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6964073370                       # Number of instructions simulated
sim_ops                                    8210871005                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.021926                       # Number of seconds simulated
sim_ticks                                2021925967074                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   342                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10754144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21508281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.125095                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       403983796                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    875843822                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1768808                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    783096622                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     22974915                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     22977982                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3067                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      1005379704                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        84571198                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1705261902                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1606449219                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1417787                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          990154735                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     363036524                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     50483444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     30751754                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   4964073369                       # Number of instructions committed
system.switch_cpus.commit.committedOps     5867470282                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4844226442                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.211230                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.380556                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3361696043     69.40%     69.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    385469416      7.96%     77.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    298722755      6.17%     83.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     88596229      1.83%     85.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    188261118      3.89%     89.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     45573056      0.94%     90.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     56534382      1.17%     91.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     56336919      1.16%     92.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    363036524      7.49%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4844226442                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     84322858                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        5293679832                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1178219653                       # Number of loads committed
system.switch_cpus.commit.membars            56091760                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3526105696     60.10%     60.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    207557802      3.54%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       350564      0.01%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1178219653     20.08%     83.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    955236567     16.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   5867470282                       # Class of committed instruction
system.switch_cpus.commit.refs             2133456220                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         188441146                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          4964073369                       # Number of Instructions Simulated
system.switch_cpus.committedOps            5867470282                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.976767                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.976767                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3710326281                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred        526308                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    402891658                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     5916096690                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        260088900                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         664239970                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1479810                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts         56416                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     212607707                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          1005379704                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         589112953                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4256349905                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        201570                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             5035318680                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3661662                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.207349                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    590561914                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    511529909                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.038479                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4848742674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.226255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.555660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3679040053     75.88%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        210902110      4.35%     80.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         87077786      1.80%     82.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        102422883      2.11%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         90369918      1.86%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         63724182      1.31%     87.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        145545890      3.00%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         57186923      1.18%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        412472929      8.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4848742674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1951405                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        992431703                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.236674                       # Inst execution rate
system.switch_cpus.iew.exec_refs           2252221930                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          956802293                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3036855                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1184169053                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     50659764                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       187018                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    959956295                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   5898205305                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1295419637                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1484755                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    5996316408                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        3099449                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     600489805                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1479810                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     603590281                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    198547897                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         3187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        96825                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads    114549939                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5949395                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      4719721                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        96825                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       902443                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1048962                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        5649979578                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            5880622467                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.584094                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        3300120449                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.212814                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             5880846328                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       7337092654                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      4179723550                       # number of integer regfile writes
system.switch_cpus.ipc                       1.023786                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.023786                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3537113350     58.97%     58.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    207662511      3.46%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       350909      0.01%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1295462963     21.60%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    957211431     15.96%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     5997801168                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           140619558                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023445                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12460047      8.86%      8.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       11236170      7.99%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       59486082     42.30%     59.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      57437259     40.85%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     5832439781                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  16401137934                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   5692056557                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   5739811488                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         5847545540                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        5997801168                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     50659765                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     30734996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        26788                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       176321                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     26909337                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4848742674                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.236981                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.009537                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2984414260     61.55%     61.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    512068432     10.56%     72.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    332578676      6.86%     78.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    278674879      5.75%     84.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    234978081      4.85%     89.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    211813078      4.37%     93.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    143281808      2.96%     96.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     81585495      1.68%     98.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     69347965      1.43%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4848742674                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.236981                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      305980945                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    583853417                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    188565910                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    189225346                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    106764988                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     60985396                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1184169053                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    959956295                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      7197952236                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      201932408                       # number of misc regfile writes
system.switch_cpus.numCycles               4848743326                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       665880824                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    5934988259                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      168993321                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        347575879                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      326098510                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       7916176                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    9513352460                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     5910445974                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   5980376205                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         779525112                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents     1030005316                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1479810                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles    1608864841                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         45387917                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   7257482129                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1445416202                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     62055439                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1219615279                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     50660107                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    125942941                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          10379407508                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         11801137393                       # The number of ROB writes
system.switch_cpus.timesIdled                       7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        125766962                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        62977325                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11081773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11081766                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22163546                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11081767                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10753114                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8492272                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2261871                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1024                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1024                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10753114                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     16166581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     16095838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     32262419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32262419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port   1230606592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port   1232933888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2463540480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2463540480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10754138                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10754138    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10754138                       # Request fanout histogram
system.membus.reqLayer0.occupancy         49187126336                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         49496017621                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy       100483174584                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11080749                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17312173                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           34                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13343639                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1024                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1024                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            34                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11080715                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     33245217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33245319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2547409920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2547418624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19574073                       # Total snoops (count)
system.tol2bus.snoopTraffic                1087010816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30655846                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.361490                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.480432                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19574078     63.85%     63.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11081767     36.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30655846                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23953850262                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23105425815                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             70890                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    689772032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         689774080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    540832512                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      540832512                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      5388844                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            5388860                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      4225254                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           4225254                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    341146038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            341147051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     267483835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           267483835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     267483835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    341146038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           608630886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   8450508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  10686962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000186521572                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       475474                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       475474                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           20619224                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           7983029                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    5388860                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   4225254                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 10777720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 8450508                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 90726                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1238674                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           592312                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          1184154                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          2000515                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          2086863                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1519616                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1368                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           21908                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          110908                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          703728                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1226928                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           712140                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           592308                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           909276                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3          1632995                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          1785616                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5          1281734                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1368                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           21908                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          110908                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          701064                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          701174                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.15                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                151246786118                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               53434970000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           351627923618                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    14152.42                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               32902.42                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 8807724                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                7799665                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                82.42                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               92.30                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             10777720                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             8450508                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                5339956                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                5337437                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   4691                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   4691                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    120                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     99                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                392658                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                396867                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                475105                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                474754                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                476472                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                476471                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                480706                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                481516                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                477231                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                480803                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                492106                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                487665                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                476374                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                475533                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                475495                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                475474                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                475474                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                475474                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  3623                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                   689                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2530096                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   484.091924                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   377.497038                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   313.073666                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        26328      1.04%      1.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       563268     22.26%     23.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       402765     15.92%     39.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       405981     16.05%     55.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       271036     10.71%     65.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       204453      8.08%     74.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       169038      6.68%     80.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023       113854      4.50%     85.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       373373     14.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2530096                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       475474                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.476497                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.860108                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.453385                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11          140      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13         6981      1.47%      1.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15        16665      3.50%      5.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17        27998      5.89%     10.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        86147     18.12%     29.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        66681     14.02%     43.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        83799     17.62%     60.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        67850     14.27%     74.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        40012      8.42%     83.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        20642      4.34%     87.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31        26518      5.58%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         8950      1.88%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         4966      1.04%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37         7874      1.66%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39         1156      0.24%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41         8350      1.76%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43          744      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-45            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       475474                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       475474                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.772772                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.748250                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.925035                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           80293     16.89%     16.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2456      0.52%     17.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          364042     76.56%     93.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2425      0.51%     94.48% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           26206      5.51%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              46      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       475474                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             683967616                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                5806464                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              540831424                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              689774080                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           540832512                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      338.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      267.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   341.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   267.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.73                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.64                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   2.09                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2021925596229                       # Total gap between requests
system.mem_ctrls0.avgGap                    210308.05                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    683965568                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    540831424                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1012.895641754744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 338274288.543704986572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 267483297.018365174532                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     10777688                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      8450508                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1141428                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 351626782190                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47279306744178                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     35669.62                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     32625.44                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   5594847.88                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   86.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2969918700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1578549225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        14743000440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        8020122840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    412552443690                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    429006847200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1028479982655                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       508.663522                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1110707877600                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 843701549474                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         15094966740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          8023165095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        61562136720                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       36091440180                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    831012858720                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     76619255040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1188012923055                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       587.564996                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 192164516383                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1762244910691                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    686753280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         686755584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    546178304                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      546178304                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      5365260                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            5365278                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      4267018                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           4267018                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    339653029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            339654169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     270127746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           270127746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     270127746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    339653029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           609781915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   8534036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples  10559048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000147046684                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       483244                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       483244                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           20448831                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           8057315                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    5365278                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   4267018                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 10730556                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 8534036                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                171472                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1240040                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           591630                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          1092877                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3          1901213                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          2268524                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1435488                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              686                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           98586                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          703090                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1226930                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           701184                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           580668                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           898322                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3          1752803                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          1960892                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5          1139318                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           98586                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          701066                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          701172                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.16                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                163808322644                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               52795420000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           361791147644                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15513.50                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34263.50                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 8578252                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                7880627                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                81.24                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               92.34                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             10730556                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             8534036                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                5258228                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                5256941                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  21963                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  21945                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                377160                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                380298                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                481438                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                482820                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                483730                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                487076                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                489385                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                487189                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                488818                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                488360                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                491850                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                491242                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                483771                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                483506                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                483506                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                483244                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                483244                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                483244                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  4109                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    31                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2634216                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   463.879226                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   359.094416                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   310.240680                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        22827      0.87%      0.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       651768     24.74%     25.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       442530     16.80%     42.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       419915     15.94%     58.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       261140      9.91%     68.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       201724      7.66%     75.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       169473      6.43%     82.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023       109277      4.15%     86.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       355562     13.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2634216                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       483244                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.850390                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.335058                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.597632                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9           1228      0.25%      0.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11         1617      0.33%      0.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13        12792      2.65%      3.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15        13455      2.78%      6.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17        43882      9.08%     15.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        59687     12.35%     27.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        69028     14.28%     41.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        91326     18.90%     60.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        64551     13.36%     73.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        63434     13.13%     87.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        34711      7.18%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31        16997      3.52%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         7464      1.54%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         3052      0.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::46-47            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       483244                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       483244                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.659839                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.633477                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.954897                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          103118     21.34%     21.34% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1415      0.29%     21.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          355076     73.48%     95.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            4043      0.84%     95.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           19568      4.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              19      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       483244                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             675781376                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ               10974208                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              546176704                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              686755584                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           546178304                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      334.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      270.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   339.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   270.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.72                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.61                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   2.11                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2021924005791                       # Total gap between requests
system.mem_ctrls1.avgGap                    209910.91                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    675779072                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    546176704                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1139.507596974087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 334225428.133723199368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 270126954.643345057964                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data     10730520                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      8534036                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1343520                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 361789804124                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47430887244702                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     37320.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33715.96                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   5557849.44                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   86.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2965648980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1576279815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        14489173440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        7834301280                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    420790946670                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    422069280000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1029334730745                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       509.086261                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1092654290425                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 861755136649                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         15842653260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          8420569905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        60902686320                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       36713236140                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    837670671330                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     71012662080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1190171579595                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       588.632620                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 177538555804                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1776870871270                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       327635                       # number of demand (read+write) hits
system.l2.demand_hits::total                   327635                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       327635                       # number of overall hits
system.l2.overall_hits::total                  327635                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     10754104                       # number of demand (read+write) misses
system.l2.demand_misses::total               10754138                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     10754104                       # number of overall misses
system.l2.overall_misses::total              10754138                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3022416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 906503496849                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     906506519265                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3022416                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 906503496849                       # number of overall miss cycles
system.l2.overall_miss_latency::total    906506519265                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     11081739                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11081773                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     11081739                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11081773                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.970435                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.970435                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.970435                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.970435                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88894.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84293.726083                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84293.740629                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88894.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84293.726083                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84293.740629                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8492272                       # number of writebacks
system.l2.writebacks::total                   8492272                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     10754104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10754138                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     10754104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10754138                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2731371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 814681728032                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 814684459403                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2731371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 814681728032                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 814684459403                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.970435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.970435                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.970435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.970435                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80334.441176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75755.425839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75755.440315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80334.441176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75755.425839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75755.440315                       # average overall mshr miss latency
system.l2.replacements                       19574073                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8819901                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8819901                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8819901                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8819901                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           34                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               34                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           34                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           34                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2261837                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2261837                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data         1024                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1024                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     90253395                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      90253395                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88138.081055                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88138.081055                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     81485423                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     81485423                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79575.608398                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79575.608398                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3022416                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3022416                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88894.588235                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88894.588235                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2731371                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2731371                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80334.441176                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80334.441176                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       327635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            327635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     10753080                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10753080                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 906413243454                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 906413243454                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     11080715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11080715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.970432                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.970432                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84293.359991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84293.359991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     10753080                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10753080                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 814600242609                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 814600242609                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.970432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.970432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75755.062048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75755.062048                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    19901772                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19574137                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.016738                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.986715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    34.013169                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.468542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.531456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 374190793                       # Number of tag accesses
system.l2.tags.data_accesses                374190793                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978074032926                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2021925967074                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099772                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    589112901                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2591212673                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099772                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    589112901                       # number of overall hits
system.cpu.icache.overall_hits::total      2591212673                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          785                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           52                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            837                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          785                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           52                       # number of overall misses
system.cpu.icache.overall_misses::total           837                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4476495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4476495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4476495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4476495                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    589112953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2591213510                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    589112953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2591213510                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 86086.442308                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5348.261649                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 86086.442308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5348.261649                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          195                       # number of writebacks
system.cpu.icache.writebacks::total               195                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3064950                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3064950                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3064950                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3064950                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90145.588235                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90145.588235                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90145.588235                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90145.588235                       # average overall mshr miss latency
system.cpu.icache.replacements                    195                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099772                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    589112901                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2591212673                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          785                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           52                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           837                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4476495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4476495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    589112953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2591213510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 86086.442308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5348.261649                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3064950                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3064950                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90145.588235                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90145.588235                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.752491                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2591213492                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               819                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3163874.837607                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.862465                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    22.890025                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962921                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.036683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      101057327709                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     101057327709                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    778851097                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1787464878                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2566315975                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    778851097                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1787464878                       # number of overall hits
system.cpu.dcache.overall_hits::total      2566315975                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7212603                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     61352945                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       68565548                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7212603                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     61352945                       # number of overall misses
system.cpu.dcache.overall_misses::total      68565548                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 5200519756383                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5200519756383                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 5200519756383                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5200519756383                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    786063700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1848817823                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2634881523                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    786063700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1848817823                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2634881523                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009176                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.033185                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026022                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009176                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033185                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026022                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 84763.979241                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75847.417662                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 84763.979241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75847.417662                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        39342                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          149                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               343                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   114.699708                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          149                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     15247493                       # number of writebacks
system.cpu.dcache.writebacks::total          15247493                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     50271548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     50271548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     50271548                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     50271548                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     11081397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11081397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     11081397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11081397                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 923662886721                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 923662886721                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 923662886721                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 923662886721                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005994                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004206                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005994                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004206                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 83352.567074                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83352.567074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83352.567074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83352.567074                       # average overall mshr miss latency
system.cpu.dcache.replacements               18294214                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    421359358                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    882714829                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1304074187                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3681555                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     61349529                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      65031084                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 5200194088974                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5200194088974                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    425040913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    944064358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1369105271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008662                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.064984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047499                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 84763.390587                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79964.745613                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     50269156                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     50269156                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     11080373                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11080373                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 923571352302                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 923571352302                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011737                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 83352.009206                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83352.009206                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357491739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    904750049                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1262241788                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3531048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         3416                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3534464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    325667409                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    325667409                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361022787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    904753465                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1265776252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 95335.892564                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    92.140536                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2392                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2392                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     91534419                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     91534419                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 89389.081055                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89389.081055                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18661767                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     50483113                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     69144880                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          682                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          810                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     55836300                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     55836300                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18661895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     50483795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     69145690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 81871.407625                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68933.703704                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          340                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          340                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          342                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          342                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     25236006                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     25236006                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73789.491228                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73789.491228                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18661895                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     50483102                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     69144997                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18661895                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     50483102                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     69144997                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999543                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2722900322                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18294470                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            148.837344                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   123.901497                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   132.098046                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.483990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.516008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       88759805190                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      88759805190                       # Number of data accesses

---------- End Simulation Statistics   ----------
