MacroModel pin core_t_ctr_reg_reg[0]/CLK  73.20ps 73.20ps 73.20ps 73.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  83.80ps 83.80ps 83.80ps 83.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  88.80ps 88.80ps 88.80ps 88.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  85.20ps 85.20ps 85.20ps 85.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  88.30ps 88.30ps 88.30ps 88.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  66.40ps 66.40ps 66.40ps 66.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  73.40ps 73.40ps 73.40ps 73.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  94.40ps 94.40ps 94.40ps 94.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  70.50ps 70.50ps 70.50ps 70.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  85.10ps 85.10ps 85.10ps 85.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  85.80ps 85.80ps 85.80ps 85.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  69.20ps 69.20ps 69.20ps 69.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  80.10ps 80.10ps 80.10ps 80.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  76.40ps 76.40ps 76.40ps 76.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  77.70ps 77.70ps 77.70ps 77.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  67.90ps 67.90ps 67.90ps 67.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  78.10ps 78.10ps 78.10ps 78.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  68.90ps 68.90ps 68.90ps 68.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  80.80ps 80.80ps 80.80ps 80.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  77.50ps 77.50ps 77.50ps 77.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  75.50ps 75.50ps 75.50ps 75.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  75.40ps 75.40ps 75.40ps 75.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  62.60ps 62.60ps 62.60ps 62.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  69.30ps 69.30ps 69.30ps 69.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  85.70ps 85.70ps 85.70ps 85.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  71.70ps 71.70ps 71.70ps 71.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  71.60ps 71.60ps 71.60ps 71.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  76.80ps 76.80ps 76.80ps 76.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  65.50ps 65.50ps 65.50ps 65.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  70.60ps 70.60ps 70.60ps 70.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  72.00ps 72.00ps 72.00ps 72.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  73.70ps 73.70ps 73.70ps 73.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  67.10ps 67.10ps 67.10ps 67.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  81.40ps 81.40ps 81.40ps 81.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  64.30ps 64.30ps 64.30ps 64.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  73.00ps 73.00ps 73.00ps 73.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  69.40ps 69.40ps 69.40ps 69.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  72.40ps 72.40ps 72.40ps 72.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  73.20ps 73.20ps 73.20ps 73.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  66.30ps 66.30ps 66.30ps 66.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  66.60ps 66.60ps 66.60ps 66.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  65.60ps 65.60ps 65.60ps 65.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  84.70ps 84.70ps 84.70ps 84.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  76.70ps 76.70ps 76.70ps 76.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  64.30ps 64.30ps 64.30ps 64.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  66.60ps 66.60ps 66.60ps 66.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  66.70ps 66.70ps 66.70ps 66.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  65.60ps 65.60ps 65.60ps 65.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  66.60ps 66.60ps 66.60ps 66.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  66.20ps 66.20ps 66.20ps 66.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  50.10ps 50.10ps 50.10ps 50.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  85.80ps 85.80ps 85.80ps 85.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  42.40ps 42.40ps 42.40ps 42.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  77.90ps 77.90ps 77.90ps 77.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  55.70ps 55.70ps 55.70ps 55.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  53.10ps 53.10ps 53.10ps 53.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  63.10ps 63.10ps 63.10ps 63.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  58.00ps 58.00ps 58.00ps 58.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  84.50ps 84.50ps 84.50ps 84.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  56.80ps 56.80ps 56.80ps 56.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  58.60ps 58.60ps 58.60ps 58.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  67.60ps 67.60ps 67.60ps 67.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  49.50ps 49.50ps 49.50ps 49.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  58.70ps 58.70ps 58.70ps 58.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  52.80ps 52.80ps 52.80ps 52.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  51.70ps 51.70ps 51.70ps 51.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  47.50ps 47.50ps 47.50ps 47.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  54.20ps 54.20ps 54.20ps 54.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  64.00ps 64.00ps 64.00ps 64.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  57.30ps 57.30ps 57.30ps 57.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  48.30ps 48.30ps 48.30ps 48.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  48.10ps 48.10ps 48.10ps 48.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  49.80ps 49.80ps 49.80ps 49.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  71.40ps 71.40ps 71.40ps 71.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  59.60ps 59.60ps 59.60ps 59.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  46.00ps 46.00ps 46.00ps 46.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  40.80ps 40.80ps 40.80ps 40.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  47.70ps 47.70ps 47.70ps 47.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  43.00ps 43.00ps 43.00ps 43.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  38.70ps 38.70ps 38.70ps 38.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  47.50ps 47.50ps 47.50ps 47.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  47.40ps 47.40ps 47.40ps 47.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  58.40ps 58.40ps 58.40ps 58.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  45.30ps 45.30ps 45.30ps 45.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  40.40ps 40.40ps 40.40ps 40.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  57.10ps 57.10ps 57.10ps 57.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  39.60ps 39.60ps 39.60ps 39.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  41.40ps 41.40ps 41.40ps 41.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  34.40ps 34.40ps 34.40ps 34.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  55.00ps 55.00ps 55.00ps 55.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  39.40ps 39.40ps 39.40ps 39.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  38.90ps 38.90ps 38.90ps 38.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  31.10ps 31.10ps 31.10ps 31.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  53.70ps 53.70ps 53.70ps 53.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  38.00ps 38.00ps 38.00ps 38.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  37.90ps 37.90ps 37.90ps 37.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  37.30ps 37.30ps 37.30ps 37.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  30.70ps 30.70ps 30.70ps 30.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  29.50ps 29.50ps 29.50ps 29.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  28.60ps 28.60ps 28.60ps 28.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  28.50ps 28.50ps 28.50ps 28.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  27.50ps 27.50ps 27.50ps 27.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  27.00ps 27.00ps 27.00ps 27.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  26.30ps 26.30ps 26.30ps 26.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  26.10ps 26.10ps 26.10ps 26.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  25.80ps 25.80ps 25.80ps 25.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  24.80ps 24.80ps 24.80ps 24.80ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  21.10ps 21.10ps 21.10ps 21.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  24.00ps 24.00ps 24.00ps 24.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  22.70ps 22.70ps 22.70ps 22.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  21.20ps 21.20ps 21.20ps 21.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  20.40ps 20.40ps 20.40ps 20.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  20.40ps 20.40ps 20.40ps 20.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  16.40ps 16.40ps 16.40ps 16.40ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  15.50ps 15.50ps 15.50ps 15.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  13.20ps 13.20ps 13.20ps 13.20ps 0pf view_tc
MacroModel pin core_digest_valid_reg_reg/CLK  11.30ps 11.30ps 11.30ps 11.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  11.10ps 11.10ps 11.10ps 11.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  10.50ps 10.50ps 10.50ps 10.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  10.00ps 10.00ps 10.00ps 10.00ps 0pf view_tc
