\BOOKMARK [0][]{title.0}{Title Page}{}% 1
\BOOKMARK [0][]{Abstract.0}{Abstract}{}% 2
\BOOKMARK [0][]{toc.0}{Table of Contents}{}% 3
\BOOKMARK [0][]{section*.3}{List of Tables}{}% 4
\BOOKMARK [0][]{section*.5}{List of Figures}{}% 5
\BOOKMARK [0][]{chapter.1}{1 Introduction}{}% 6
\BOOKMARK [0][]{chapter.2}{2 Problem Statement}{}% 7
\BOOKMARK [0][]{chapter.3}{3 Signal Processing with GPUs}{}% 8
\BOOKMARK [1][-]{section.3.1}{3.1 GPU kernels}{chapter.3}% 9
\BOOKMARK [1][-]{section.3.2}{3.2 NVIDIA Telsa GPU architecture}{chapter.3}% 10
\BOOKMARK [1][-]{section.3.3}{3.3 CUDA programming}{chapter.3}% 11
\BOOKMARK [0][]{chapter.4}{4 System Overview}{}% 12
\BOOKMARK [1][-]{section.4.1}{4.1 Overview}{chapter.4}% 13
\BOOKMARK [1][-]{section.4.2}{4.2 Preamble Detection}{chapter.4}% 14
\BOOKMARK [1][-]{section.4.3}{4.3 Frequency Offset Compensation}{chapter.4}% 15
\BOOKMARK [1][-]{section.4.4}{4.4 Channel Estimation}{chapter.4}% 16
\BOOKMARK [1][-]{section.4.5}{4.5 Noise Variance Estimation}{chapter.4}% 17
\BOOKMARK [1][-]{section.4.6}{4.6 SxS Detector}{chapter.4}% 18
\BOOKMARK [0][]{chapter.5}{5 Equalizer Equations}{}% 19
\BOOKMARK [1][-]{section.5.1}{5.1 Overview}{chapter.5}% 20
\BOOKMARK [1][-]{section.5.2}{5.2 Zero-Forcing and MMSE Equalizers}{chapter.5}% 21
\BOOKMARK [2][-]{subsection.5.2.1}{5.2.1 The Iterative Equalizer}{section.5.2}% 22
\BOOKMARK [2][-]{subsection.5.2.2}{5.2.2 The Multiply Equalizers}{section.5.2}% 23
\BOOKMARK [0][]{chapter.6}{6 Equalizer Performance}{}% 24
\BOOKMARK [0][]{chapter.7}{7 Final Summary}{}% 25
\BOOKMARK [0][]{section*.11}{Bibliography}{}% 26
