{"Source Block": ["hdl/library/data_offload/data_offload.v@249:269@HdlStmIf", "\n  // In case of external memory, read back can not start right after the write\n  // was finished (because of the CDC FIFOs and the latency of the EMIF\n  // interface)\n  generate\n  if (MEM_TYPE == 1'b1) begin\n    assign fifo_dst_ready_int_s = fifo_dst_ready;\n    assign dst_mem_valid_int_s = dst_mem_valid_s & m_axis_ready;\n  end else begin\n    assign fifo_dst_ready_int_s = 1'b1;\n    // Compensate the 1 cycle READ latency of the BRAM\n    always @(posedge m_axis_aclk) begin\n      dst_mem_valid_d <= dst_mem_valid_s;\n    end\n    assign dst_mem_valid_int_s = dst_mem_valid_d;\n  end\n  endgenerate\n\n  assign fifo_src_wdata = s_axis_data;\n  assign fifo_dst_ren = dst_mem_valid_s;\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[255, "    assign fifo_dst_ready_int_s = fifo_dst_ready;\n"], [256, "    assign dst_mem_valid_int_s = dst_mem_valid_s & m_axis_ready;\n"], [258, "    assign fifo_dst_ready_int_s = 1'b1;\n"]], "Add": [[256, "    assign dst_mem_valid_int_s = dst_mem_valid_s;\n"]]}}