

================================================================
== Vitis HLS Report for 'divide_Pipeline_REM'
================================================================
* Date:           Thu Dec 19 08:55:47 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.336 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|      135|  0.128 us|  1.147 us|   15|  135|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- REM     |       13|      133|         8|          8|          1|  1 ~ 16|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 8, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1"   --->   Operation 11 'alloca' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %n"   --->   Operation 12 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln110_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln110"   --->   Operation 13 'read' 'zext_ln110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_ln141_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %add_ln141"   --->   Operation 14 'read' 'add_ln141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i_7"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k_V = phi i1 %k_V_13, void %_ZNK6BignumILi32ELi64EE5blockEi.exit58.1._crit_edge, i1 0, void %newFuncRoot"   --->   Operation 17 'phi' 'k_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = load i6 %i_7"   --->   Operation 18 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i, i32 5" [./bignum.h:194]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %tmp, void %.split14, void %.loopexit99.loopexit.exitStub" [./bignum.h:194]   --->   Operation 22 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_9_cast28 = zext i6 %i"   --->   Operation 23 'zext' 'i_9_cast28' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_43 = trunc i6 %i"   --->   Operation 24 'trunc' 'empty_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.99ns)   --->   "%k_V_21_cast = select i1 %k_V, i65 36893488147419103231, i65 0"   --->   Operation 25 'select' 'k_V_21_cast' <Predicate = (!tmp)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_9_cast = zext i6 %i"   --->   Operation 26 'zext' 'i_9_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [./bignum.h:149]   --->   Operation 27 'specloopname' 'specloopname_ln149' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.42ns)   --->   "%icmp_ln196 = icmp_ult  i6 %i, i6 %n_read" [./bignum.h:196]   --->   Operation 28 'icmp' 'icmp_ln196' <Predicate = (!tmp)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln196 = br i1 %icmp_ln196, void %.loopexit99.loopexit.exitStub, void %_ifconv" [./bignum.h:196]   --->   Operation 29 'br' 'br_ln196' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.87ns)   --->   "%add_ln197 = add i7 %i_9_cast, i7 %add_ln141_read" [./bignum.h:197]   --->   Operation 30 'add' 'add_ln197' <Predicate = (!tmp & icmp_ln196)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i7 %add_ln197" [./bignum.h:0]   --->   Operation 31 'zext' 'zext_ln0' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %add_ln197, i32 5, i32 6" [./bignum.h:66]   --->   Operation 32 'partselect' 'tmp_7' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.95ns)   --->   "%icmp_ln66 = icmp_ne  i2 %tmp_7, i2 1" [./bignum.h:66]   --->   Operation 33 'icmp' 'icmp_ln66' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i64 %r, i64 0, i64 %zext_ln0" [./bignum.h:67]   --->   Operation 34 'getelementptr' 'r_addr' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%r_load = load i5 %r_addr" [./bignum.h:67]   --->   Operation 35 'load' 'r_load' <Predicate = (!tmp & icmp_ln196)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr = getelementptr i64 %w_digits_data_V, i64 0, i64 %i_9_cast28" [./bignum.h:67]   --->   Operation 36 'getelementptr' 'w_digits_data_V_addr' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%w_digits_data_V_load = load i5 %w_digits_data_V_addr" [./bignum.h:67]   --->   Operation 37 'load' 'w_digits_data_V_load' <Predicate = (!tmp & icmp_ln196)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln194 = or i5 %empty_43, i5 1" [./bignum.h:194]   --->   Operation 38 'or' 'or_ln194' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i5 %or_ln194" [./bignum.h:149]   --->   Operation 39 'zext' 'zext_ln149' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln149_1 = zext i5 %or_ln194" [./bignum.h:149]   --->   Operation 40 'zext' 'zext_ln149_1' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln149_2 = zext i5 %or_ln194" [./bignum.h:149]   --->   Operation 41 'zext' 'zext_ln149_2' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.42ns)   --->   "%icmp_ln196_1 = icmp_ult  i6 %zext_ln149_2, i6 %zext_ln110_read" [./bignum.h:196]   --->   Operation 42 'icmp' 'icmp_ln196_1' <Predicate = (!tmp & icmp_ln196)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.87ns)   --->   "%add_ln197_1 = add i7 %zext_ln149_1, i7 %add_ln141_read" [./bignum.h:197]   --->   Operation 43 'add' 'add_ln197_1' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln0_31 = zext i7 %add_ln197_1" [./bignum.h:0]   --->   Operation 44 'zext' 'zext_ln0_31' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %add_ln197_1, i32 5, i32 6" [./bignum.h:66]   --->   Operation 45 'partselect' 'tmp_9' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.95ns)   --->   "%icmp_ln66_1 = icmp_ne  i2 %tmp_9, i2 1" [./bignum.h:66]   --->   Operation 46 'icmp' 'icmp_ln66_1' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%r_addr_3 = getelementptr i64 %r, i64 0, i64 %zext_ln0_31" [./bignum.h:67]   --->   Operation 47 'getelementptr' 'r_addr_3' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_1 = getelementptr i64 %w_digits_data_V, i64 0, i64 %zext_ln149" [./bignum.h:67]   --->   Operation 48 'getelementptr' 'w_digits_data_V_addr_1' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%w_digits_data_V_load_1 = load i5 %w_digits_data_V_addr_1" [./bignum.h:67]   --->   Operation 49 'load' 'w_digits_data_V_load_1' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 4.73>
ST_2 : Operation 50 [1/2] (3.25ns)   --->   "%r_load = load i5 %r_addr" [./bignum.h:67]   --->   Operation 50 'load' 'r_load' <Predicate = (!tmp & icmp_ln196)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 51 [1/1] (1.48ns)   --->   "%select_ln66 = select i1 %icmp_ln66, i64 %r_load, i64 0" [./bignum.h:66]   --->   Operation 51 'select' 'select_ln66' <Predicate = (!tmp & icmp_ln196)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (3.25ns)   --->   "%w_digits_data_V_load = load i5 %w_digits_data_V_addr" [./bignum.h:67]   --->   Operation 52 'load' 'w_digits_data_V_load' <Predicate = (!tmp & icmp_ln196)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%w_digits_data_V_load_1 = load i5 %w_digits_data_V_addr_1" [./bignum.h:67]   --->   Operation 53 'load' 'w_digits_data_V_load_1' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 5.33>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i64 %select_ln66" [./bignum.h:64]   --->   Operation 54 'zext' 'zext_ln64' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i64 %w_digits_data_V_load"   --->   Operation 55 'zext' 'zext_ln229' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229 = add i65 %k_V_21_cast, i65 %zext_ln64"   --->   Operation 56 'add' 'add_ln229' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.66> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (5.33ns) (root node of TernaryAdder)   --->   "%k_V_10 = sub i65 %add_ln229, i65 %zext_ln229"   --->   Operation 57 'sub' 'k_V_10' <Predicate = (!tmp & icmp_ln196)> <Delay = 5.33> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.66> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln223 = trunc i65 %k_V_10"   --->   Operation 58 'trunc' 'trunc_ln223' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln66, void %_ZNK6BignumILi32ELi64EE5blockEi.exit58._crit_edge, void" [./bignum.h:59]   --->   Operation 59 'br' 'br_ln59' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%k_V_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %k_V_10, i32 64"   --->   Operation 60 'bitselect' 'k_V_11' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %trunc_ln223, i5 %r_addr" [./bignum.h:60]   --->   Operation 61 'store' 'store_ln60' <Predicate = (!tmp & icmp_ln196 & icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln61 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit58._crit_edge" [./bignum.h:61]   --->   Operation 62 'br' 'br_ln61' <Predicate = (!tmp & icmp_ln196 & icmp_ln66)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 63 [2/2] (3.25ns)   --->   "%r_load_2 = load i5 %r_addr_3" [./bignum.h:67]   --->   Operation 63 'load' 'r_load_2' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1 & icmp_ln66_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 4.73>
ST_6 : Operation 64 [1/1] (0.99ns)   --->   "%select_ln194 = select i1 %k_V_11, i65 36893488147419103231, i65 0" [./bignum.h:194]   --->   Operation 64 'select' 'select_ln194' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln196 = br i1 %icmp_ln196_1, void %.loopexit99.loopexit.exitStub, void %_ifconv2" [./bignum.h:196]   --->   Operation 65 'br' 'br_ln196' <Predicate = (!tmp & icmp_ln196)> <Delay = 0.00>
ST_6 : Operation 66 [1/2] (3.25ns)   --->   "%r_load_2 = load i5 %r_addr_3" [./bignum.h:67]   --->   Operation 66 'load' 'r_load_2' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1 & icmp_ln66_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 67 [1/1] (1.48ns)   --->   "%select_ln66_2 = select i1 %icmp_ln66_1, i64 %r_load_2, i64 0" [./bignum.h:66]   --->   Operation 67 'select' 'select_ln66_2' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (!icmp_ln196_1) | (!icmp_ln196) | (tmp)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.33>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i64 %select_ln66_2" [./bignum.h:67]   --->   Operation 68 'zext' 'zext_ln67' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln229_1 = zext i64 %w_digits_data_V_load_1"   --->   Operation 69 'zext' 'zext_ln229_1' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst = sub i65 %select_ln194, i65 %zext_ln229_1" [./bignum.h:194]   --->   Operation 70 'sub' 'newFirst' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.66> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 71 [1/1] (5.33ns) (root node of TernaryAdder)   --->   "%k_V_12 = add i65 %zext_ln67, i65 %newFirst" [./bignum.h:67]   --->   Operation 71 'add' 'k_V_12' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 5.33> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.66> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln223_1 = trunc i65 %k_V_12"   --->   Operation 72 'trunc' 'trunc_ln223_1' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln66_1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit58.1._crit_edge, void" [./bignum.h:59]   --->   Operation 73 'br' 'br_ln59' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.41>
ST_8 : Operation 74 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %trunc_ln223_1, i5 %r_addr_3" [./bignum.h:60]   --->   Operation 74 'store' 'store_ln60' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1 & icmp_ln66_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln61 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit58.1._crit_edge" [./bignum.h:61]   --->   Operation 75 'br' 'br_ln61' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1 & icmp_ln66_1)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%k_V_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %k_V_12, i32 64"   --->   Operation 76 'bitselect' 'k_V_13' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.82ns)   --->   "%add_ln194 = add i6 %i, i6 2" [./bignum.h:194]   --->   Operation 77 'add' 'add_ln194' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln194 = store i6 %add_ln194, i6 %i_7" [./bignum.h:194]   --->   Operation 78 'store' 'store_ln194' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 1.58>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!tmp & icmp_ln196 & icmp_ln196_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.5ns, clock uncertainty: 2.3ns.

 <State 1>: 5.12ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i') on local variable 'i' [14]  (0 ns)
	'add' operation ('add_ln197', ./bignum.h:197) [28]  (1.87 ns)
	'getelementptr' operation ('r_addr', ./bignum.h:67) [32]  (0 ns)
	'load' operation ('r_load', ./bignum.h:67) on array 'r' [33]  (3.25 ns)

 <State 2>: 4.74ns
The critical path consists of the following:
	'load' operation ('r_load', ./bignum.h:67) on array 'r' [33]  (3.25 ns)
	'select' operation ('select_ln66', ./bignum.h:66) [34]  (1.48 ns)

 <State 3>: 5.34ns
The critical path consists of the following:
	'add' operation ('add_ln229') [39]  (0 ns)
	'sub' operation ('k.V') [40]  (5.34 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln60', ./bignum.h:60) of variable 'trunc_ln223' on array 'r' [44]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_2', ./bignum.h:67) on array 'r' [61]  (3.25 ns)

 <State 6>: 4.74ns
The critical path consists of the following:
	'load' operation ('r_load_2', ./bignum.h:67) on array 'r' [61]  (3.25 ns)
	'select' operation ('select_ln66_2', ./bignum.h:66) [62]  (1.48 ns)

 <State 7>: 5.34ns
The critical path consists of the following:
	'add' operation ('k.V', ./bignum.h:67) [68]  (5.34 ns)

 <State 8>: 3.41ns
The critical path consists of the following:
	'add' operation ('add_ln194', ./bignum.h:194) [76]  (1.83 ns)
	'store' operation ('store_ln194', ./bignum.h:194) of variable 'add_ln194', ./bignum.h:194 on local variable 'i' [77]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
