AArch64 MP+dmb.sy+ctrl-addr-ctrlisb-[fr-rf]-ctrlisb
"DMB.SYdWW Rfe DpCtrldR DpAddrdR DpCtrlIsbdR FrLeave RfBack DpCtrlIsbdR Fre"
Cycle=Rfe DpCtrldR DpAddrdR DpCtrlIsbdR FrLeave RfBack DpCtrlIsbdR Fre DMB.SYdWW
Relax=
Safe=Rfe Fre DMB.SYdWW DpAddrdR DpCtrldR DpCtrlIsbdR [FrLeave,RfBack]
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr Rf
Orig=DMB.SYdWW Rfe DpCtrldR DpAddrdR DpCtrlIsbdR FrLeave RfBack DpCtrlIsbdR Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=z; 1:X6=a; 1:X8=b; 1:X11=x;
2:X1=b;
}
 P0          | P1                  | P2          ;
 MOV W0,#1   | LDR W0,[X1]         | MOV W0,#1   ;
 STR W0,[X1] | CBNZ W0,LC00        | STR W0,[X1] ;
 DMB SY      | LC00:               |             ;
 MOV W2,#1   | LDR W2,[X3]         |             ;
 STR W2,[X3] | EOR W4,W2,W2        |             ;
             | LDR W5,[X6,W4,SXTW] |             ;
             | CBNZ W5,LC01        |             ;
             | LC01:               |             ;
             | ISB                 |             ;
             | LDR W7,[X8]         |             ;
             | LDR W9,[X8]         |             ;
             | CBNZ W9,LC02        |             ;
             | LC02:               |             ;
             | ISB                 |             ;
             | LDR W10,[X11]       |             ;
exists
(b=1 /\ x=1 /\ y=1 /\ 1:X0=1 /\ 1:X7=0 /\ 1:X9=1 /\ 1:X10=0)
