Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Apr  5 18:52:37 2019
| Host         : Dbrick running 64-bit Antergos Linux
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_route -file timing_post_route.rpt
| Design       : call_custom_exp_fixpt
| Device       : 7a200tl-fbg676
| Speed File   : -2L  PRODUCTION 1.13 2017-07-26
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.233ns  (logic 18.396ns (55.353%)  route 14.837ns (44.647%))
  Logic Levels:           12  (DSP48E1=3 IBUF=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    R18                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  x_IBUF[0]_inst/O
                         net (fo=1, routed)           1.775     2.747    x_IBUF[0]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_D[0]_P[26])
                                                      6.410     9.157 r  tmp2/P[26]
                         net (fo=32, routed)          2.090    11.247    p_0_in[9]
    SLICE_X11Y127        LUT5 (Prop_lut5_I1_O)        0.148    11.395 f  y0_i_79/O
                         net (fo=7, routed)           0.726    12.121    y0_i_79_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.148    12.269 r  y0_i_30/O
                         net (fo=66, routed)          1.643    13.912    p_0_out[9]
    SLICE_X12Y127        LUT5 (Prop_lut5_I4_O)        0.148    14.060 r  y0_i_20/O
                         net (fo=65, routed)          2.494    16.554    y0_i_20_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I0_O)        0.148    16.702 r  ARG_i_126/O
                         net (fo=1, routed)           0.000    16.702    ARG_i_126_n_0
    SLICE_X15Y127        MUXF7 (Prop_muxf7_I0_O)      0.291    16.993 r  ARG_i_103/O
                         net (fo=1, routed)           0.000    16.993    ARG_i_103_n_0
    SLICE_X15Y127        MUXF8 (Prop_muxf8_I0_O)      0.124    17.117 r  ARG_i_41/O
                         net (fo=1, routed)           1.070    18.187    ARG_i_41_n_0
    SLICE_X14Y126        LUT6 (Prop_lut6_I4_O)        0.371    18.558 r  ARG_i_11/O
                         net (fo=1, routed)           0.805    19.363    ARG_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[3]_P[18])
                                                      4.555    23.918 r  ARG/P[18]
                         net (fo=30, routed)          1.524    25.442    ARG_n_87
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_C[40]_P[6])
                                                      2.220    27.662 r  y0/P[6]
                         net (fo=1, routed)           2.710    30.372    y_OBUF[1]
    P24                  OBUF (Prop_obuf_I_O)         2.861    33.233 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    33.233    y[1]
    P24                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.233ns  (logic 18.396ns (55.353%)  route 14.837ns (44.647%))
  Logic Levels:           12  (DSP48E1=3 IBUF=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    R18                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  x_IBUF[0]_inst/O
                         net (fo=1, routed)           1.775     2.747    x_IBUF[0]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_D[0]_P[26])
                                                      6.410     9.157 r  tmp2/P[26]
                         net (fo=32, routed)          2.090    11.247    p_0_in[9]
    SLICE_X11Y127        LUT5 (Prop_lut5_I1_O)        0.148    11.395 f  y0_i_79/O
                         net (fo=7, routed)           0.726    12.121    y0_i_79_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.148    12.269 r  y0_i_30/O
                         net (fo=66, routed)          1.643    13.912    p_0_out[9]
    SLICE_X12Y127        LUT5 (Prop_lut5_I4_O)        0.148    14.060 f  y0_i_20/O
                         net (fo=65, routed)          2.494    16.554    y0_i_20_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I0_O)        0.148    16.702 r  ARG_i_126/O
                         net (fo=1, routed)           0.000    16.702    ARG_i_126_n_0
    SLICE_X15Y127        MUXF7 (Prop_muxf7_I0_O)      0.291    16.993 r  ARG_i_103/O
                         net (fo=1, routed)           0.000    16.993    ARG_i_103_n_0
    SLICE_X15Y127        MUXF8 (Prop_muxf8_I0_O)      0.124    17.117 r  ARG_i_41/O
                         net (fo=1, routed)           1.070    18.187    ARG_i_41_n_0
    SLICE_X14Y126        LUT6 (Prop_lut6_I4_O)        0.371    18.558 r  ARG_i_11/O
                         net (fo=1, routed)           0.805    19.363    ARG_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[3]_P[18])
                                                      4.555    23.918 r  ARG/P[18]
                         net (fo=30, routed)          1.524    25.442    ARG_n_87
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_C[40]_P[6])
                                                      2.220    27.662 r  y0/P[6]
                         net (fo=1, routed)           2.710    30.372    y_OBUF[1]
    P24                  OBUF (Prop_obuf_I_O)         2.861    33.233 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    33.233    y[1]
    P24                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.233ns  (logic 18.396ns (55.353%)  route 14.837ns (44.647%))
  Logic Levels:           12  (DSP48E1=3 IBUF=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    R18                  IBUF (Prop_ibuf_I_O)         0.971     0.971 r  x_IBUF[0]_inst/O
                         net (fo=1, routed)           1.775     2.747    x_IBUF[0]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_D[0]_P[26])
                                                      6.410     9.157 r  tmp2/P[26]
                         net (fo=32, routed)          2.090    11.247    p_0_in[9]
    SLICE_X11Y127        LUT5 (Prop_lut5_I1_O)        0.148    11.395 f  y0_i_79/O
                         net (fo=7, routed)           0.726    12.121    y0_i_79_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I2_O)        0.148    12.269 r  y0_i_30/O
                         net (fo=66, routed)          1.643    13.912    p_0_out[9]
    SLICE_X12Y127        LUT5 (Prop_lut5_I4_O)        0.148    14.060 r  y0_i_20/O
                         net (fo=65, routed)          2.494    16.554    y0_i_20_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I0_O)        0.148    16.702 f  ARG_i_126/O
                         net (fo=1, routed)           0.000    16.702    ARG_i_126_n_0
    SLICE_X15Y127        MUXF7 (Prop_muxf7_I0_O)      0.291    16.993 f  ARG_i_103/O
                         net (fo=1, routed)           0.000    16.993    ARG_i_103_n_0
    SLICE_X15Y127        MUXF8 (Prop_muxf8_I0_O)      0.124    17.117 f  ARG_i_41/O
                         net (fo=1, routed)           1.070    18.187    ARG_i_41_n_0
    SLICE_X14Y126        LUT6 (Prop_lut6_I4_O)        0.371    18.558 f  ARG_i_11/O
                         net (fo=1, routed)           0.805    19.363    ARG_i_11_n_0
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[3]_P[18])
                                                      4.555    23.918 r  ARG/P[18]
                         net (fo=30, routed)          1.524    25.442    ARG_n_87
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_C[40]_P[6])
                                                      2.220    27.662 r  y0/P[6]
                         net (fo=1, routed)           2.710    30.372    y_OBUF[1]
    P24                  OBUF (Prop_obuf_I_O)         2.861    33.233 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    33.233    y[1]
    P24                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.373ns  (logic 3.189ns (59.340%)  route 2.185ns (40.660%))
  Logic Levels:           4  (DSP48E1=2 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
    R21                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  x_IBUF[13]_inst/O
                         net (fo=12, routed)          0.754     1.164    x_IBUF[13]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_D[22]_P[13])
                                                      0.726     1.890 r  tmp2/P[13]
                         net (fo=2, routed)           0.567     2.457    tmp2_n_92
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_A[1]_P[18])
                                                      0.796     3.253 r  y0/P[18]
                         net (fo=1, routed)           0.864     4.117    y_OBUF[13]
    L23                  OBUF (Prop_obuf_I_O)         1.257     5.373 r  y_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.373    y[13]
    L23                                                               r  y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.373ns  (logic 3.189ns (59.340%)  route 2.185ns (40.660%))
  Logic Levels:           4  (DSP48E1=2 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 f  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
    R21                  IBUF (Prop_ibuf_I_O)         0.410     0.410 f  x_IBUF[13]_inst/O
                         net (fo=12, routed)          0.754     1.164    x_IBUF[13]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_D[22]_P[13])
                                                      0.726     1.890 r  tmp2/P[13]
                         net (fo=2, routed)           0.567     2.457    tmp2_n_92
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_A[1]_P[18])
                                                      0.796     3.253 r  y0/P[18]
                         net (fo=1, routed)           0.864     4.117    y_OBUF[13]
    L23                  OBUF (Prop_obuf_I_O)         1.257     5.373 r  y_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.373    y[13]
    L23                                                               r  y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[13]
                            (input port)
  Destination:            y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.373ns  (logic 3.189ns (59.340%)  route 2.185ns (40.660%))
  Logic Levels:           4  (DSP48E1=2 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  x[13] (IN)
                         net (fo=0)                   0.000     0.000    x[13]
    R21                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  x_IBUF[13]_inst/O
                         net (fo=12, routed)          0.754     1.164    x_IBUF[13]
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_D[22]_P[13])
                                                      0.726     1.890 f  tmp2/P[13]
                         net (fo=2, routed)           0.567     2.457    tmp2_n_92
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_A[1]_P[18])
                                                      0.796     3.253 r  y0/P[18]
                         net (fo=1, routed)           0.864     4.117    y_OBUF[13]
    L23                  OBUF (Prop_obuf_I_O)         1.257     5.373 r  y_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.373    y[13]
    L23                                                               r  y[13] (OUT)
  -------------------------------------------------------------------    -------------------





