Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Sun Nov 29 14:36:06 2015
| Host              : IanMcElhenny-PC running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file Final_top_clock_utilization_routed.rpt
| Design            : Final_top
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    2 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------+------------------+--------------+-------+
|       |                       |                  |   Num Loads  |       |
+-------+-----------------------+------------------+------+-------+-------+
| Index | BUFG Cell             | Net Name         | BELs | Sites | Fixed |
+-------+-----------------------+------------------+------+-------+-------+
|     1 | CLK_IN_IBUF_BUFG_inst | CLK_IN_IBUF_BUFG |   14 |     5 |    no |
|     2 | p_3_out[7]_BUFG_inst  | p_3_out_BUFG[7]  |   31 |    15 |    no |
+-------+-----------------------+------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+---------------------------------------------+-----------------------------------------+--------------+-------+
|       |                                             |                                         |   Num Loads  |       |
+-------+---------------------------------------------+-----------------------------------------+------+-------+-------+
| Index | Local Clk Src                               | Net Name                                | BELs | Sites | Fixed |
+-------+---------------------------------------------+-----------------------------------------+------+-------+-------+
|     1 | ADXL_com_map/serial_register_reg[0]_LDC_i_1 | ADXL_com_map/serial_register_reg[1]_P   |    1 |     1 |    no |
|     2 | ADXL_com_map/serial_register_reg[1]_LDC_i_1 | ADXL_com_map/serial_register_reg[1]_P_0 |    2 |     2 |    no |
|     3 | ADXL_com_map/serial_register_reg[2]_LDC_i_1 | ADXL_com_map/serial_register_reg[2]_P   |    2 |     2 |    no |
|     4 | ADXL_com_map/serial_register_reg[3]_LDC_i_1 | ADXL_com_map/serial_register_reg[3]_P   |    2 |     2 |    no |
|     5 | ADXL_com_map/serial_register_reg[5]_LDC_i_1 | ADXL_com_map/serial_register_reg[5]_P   |    2 |     2 |    no |
|     6 | ADXL_com_map/serial_register_reg[6]_LDC_i_1 | ADXL_com_map/serial_register_reg[6]_P   |    2 |     2 |    no |
|     7 | Disp1_reg[0]_i_1                            | Disp1_reg[0]_i_1_n_0                    |    2 |     1 |    no |
|     8 | SPI_state_clk_map/TX_DONE_reg_i_2           | SPI_state_clk_map/TX_DONE_reg_i_2_n_0   |    2 |     1 |    no |
|     9 | Read_fsm_map/SAVE_DATA_reg                  | Read_fsm_map/SAVE_DATA                  |   10 |     3 |    no |
|    10 | ADXL_com_map/Disp3_reg[3]_i_2               | ADXL_com_map/Disp3_reg[3]_i_2_n_0       |   14 |     5 |    no |
|    11 | Read_fsm_map/Disp4_reg[3]_i_2               | Read_fsm_map/Disp4_reg[3]_i_2_n_0       |   15 |     5 |    no |
|    12 | Config_map/Disp2_reg[3]_i_2                 | Config_map/Disp2_reg[3]_i_2_n_0         |   18 |     7 |    no |
|    13 | SPI_state_clk_map/SPI_CLK_reg               | SPI_state_clk_map/SPI_CLK               |   24 |    18 |    no |
|    14 | divider_map/clk_out50Hz_reg                 | divider_map/CLK_200KHz                  |   24 |    12 |    no |
+-------+---------------------------------------------+-----------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  147 | 16000 |    1 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    9 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |  Clock Net Name  |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------+
| BUFG        | BUFHCE_X0Y21 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  14 |     0 |        0 | CLK_IN_IBUF_BUFG |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells CLK_IN_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells p_3_out[7]_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y59 [get_cells LED_OBUF[14]_inst]
set_property LOC IOB_X0Y122 [get_cells ACL_SCLK_OBUF_inst]

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports CLK_IN]

# Clock net "ADXL_com_map/Disp3_reg[3]_i_2_n_0" driven by instance "ADXL_com_map/Disp3_reg[3]_i_2" located at site "SLICE_X6Y86"
#startgroup
create_pblock {CLKAG_ADXL_com_map/Disp3_reg[3]_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_ADXL_com_map/Disp3_reg[3]_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ADXL_com_map/Disp3_reg[3]_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_ADXL_com_map/Disp3_reg[3]_i_2_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "ADXL_com_map/serial_register_reg[1]_P" driven by instance "ADXL_com_map/serial_register_reg[0]_LDC_i_1" located at site "SLICE_X2Y88"
#startgroup
create_pblock {CLKAG_ADXL_com_map/serial_register_reg[1]_P}
add_cells_to_pblock [get_pblocks  {CLKAG_ADXL_com_map/serial_register_reg[1]_P}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ADXL_com_map/serial_register_reg[1]_P"}]]]
resize_pblock [get_pblocks {CLKAG_ADXL_com_map/serial_register_reg[1]_P}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "ADXL_com_map/serial_register_reg[1]_P_0" driven by instance "ADXL_com_map/serial_register_reg[1]_LDC_i_1" located at site "SLICE_X3Y89"
#startgroup
create_pblock {CLKAG_ADXL_com_map/serial_register_reg[1]_P_0}
add_cells_to_pblock [get_pblocks  {CLKAG_ADXL_com_map/serial_register_reg[1]_P_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ADXL_com_map/serial_register_reg[1]_P_0"}]]]
resize_pblock [get_pblocks {CLKAG_ADXL_com_map/serial_register_reg[1]_P_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "ADXL_com_map/serial_register_reg[2]_P" driven by instance "ADXL_com_map/serial_register_reg[2]_LDC_i_1" located at site "SLICE_X1Y89"
#startgroup
create_pblock {CLKAG_ADXL_com_map/serial_register_reg[2]_P}
add_cells_to_pblock [get_pblocks  {CLKAG_ADXL_com_map/serial_register_reg[2]_P}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ADXL_com_map/serial_register_reg[2]_P"}]]]
resize_pblock [get_pblocks {CLKAG_ADXL_com_map/serial_register_reg[2]_P}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "ADXL_com_map/serial_register_reg[3]_P" driven by instance "ADXL_com_map/serial_register_reg[3]_LDC_i_1" located at site "SLICE_X1Y87"
#startgroup
create_pblock {CLKAG_ADXL_com_map/serial_register_reg[3]_P}
add_cells_to_pblock [get_pblocks  {CLKAG_ADXL_com_map/serial_register_reg[3]_P}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ADXL_com_map/serial_register_reg[3]_P"}]]]
resize_pblock [get_pblocks {CLKAG_ADXL_com_map/serial_register_reg[3]_P}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "ADXL_com_map/serial_register_reg[5]_P" driven by instance "ADXL_com_map/serial_register_reg[5]_LDC_i_1" located at site "SLICE_X3Y86"
#startgroup
create_pblock {CLKAG_ADXL_com_map/serial_register_reg[5]_P}
add_cells_to_pblock [get_pblocks  {CLKAG_ADXL_com_map/serial_register_reg[5]_P}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ADXL_com_map/serial_register_reg[5]_P"}]]]
resize_pblock [get_pblocks {CLKAG_ADXL_com_map/serial_register_reg[5]_P}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "ADXL_com_map/serial_register_reg[6]_P" driven by instance "ADXL_com_map/serial_register_reg[6]_LDC_i_1" located at site "SLICE_X3Y85"
#startgroup
create_pblock {CLKAG_ADXL_com_map/serial_register_reg[6]_P}
add_cells_to_pblock [get_pblocks  {CLKAG_ADXL_com_map/serial_register_reg[6]_P}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ADXL_com_map/serial_register_reg[6]_P"}]]]
resize_pblock [get_pblocks {CLKAG_ADXL_com_map/serial_register_reg[6]_P}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "CLK_IN_IBUF_BUFG" driven by instance "CLK_IN_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_CLK_IN_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_CLK_IN_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLK_IN_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_CLK_IN_IBUF_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "Config_map/Disp2_reg[3]_i_2_n_0" driven by instance "Config_map/Disp2_reg[3]_i_2" located at site "SLICE_X6Y83"
#startgroup
create_pblock {CLKAG_Config_map/Disp2_reg[3]_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Config_map/Disp2_reg[3]_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Config_map/Disp2_reg[3]_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Config_map/Disp2_reg[3]_i_2_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "Disp1_reg[0]_i_1_n_0" driven by instance "Disp1_reg[0]_i_1" located at site "SLICE_X1Y91"
#startgroup
create_pblock {CLKAG_Disp1_reg[0]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Disp1_reg[0]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Disp1_reg[0]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Disp1_reg[0]_i_1_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "Read_fsm_map/Disp4_reg[3]_i_2_n_0" driven by instance "Read_fsm_map/Disp4_reg[3]_i_2" located at site "SLICE_X4Y83"
#startgroup
create_pblock {CLKAG_Read_fsm_map/Disp4_reg[3]_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_Read_fsm_map/Disp4_reg[3]_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Read_fsm_map/Disp4_reg[3]_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_Read_fsm_map/Disp4_reg[3]_i_2_n_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "Read_fsm_map/SAVE_DATA" driven by instance "Read_fsm_map/SAVE_DATA_reg" located at site "SLICE_X4Y83"
#startgroup
create_pblock {CLKAG_Read_fsm_map/SAVE_DATA}
add_cells_to_pblock [get_pblocks  {CLKAG_Read_fsm_map/SAVE_DATA}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Read_fsm_map/SAVE_DATA"}]]]
resize_pblock [get_pblocks {CLKAG_Read_fsm_map/SAVE_DATA}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "SPI_state_clk_map/SPI_CLK" driven by instance "SPI_state_clk_map/SPI_CLK_reg" located at site "SLICE_X5Y103"
#startgroup
create_pblock {CLKAG_SPI_state_clk_map/SPI_CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_SPI_state_clk_map/SPI_CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ACL_SCLK_OBUF_inst && NAME!=LED_OBUF[14]_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SPI_state_clk_map/SPI_CLK"}]]]
resize_pblock [get_pblocks {CLKAG_SPI_state_clk_map/SPI_CLK}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "SPI_state_clk_map/TX_DONE_reg_i_2_n_0" driven by instance "SPI_state_clk_map/TX_DONE_reg_i_2" located at site "SLICE_X5Y103"
#startgroup
create_pblock {CLKAG_SPI_state_clk_map/TX_DONE_reg_i_2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_SPI_state_clk_map/TX_DONE_reg_i_2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="SPI_state_clk_map/TX_DONE_reg_i_2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_SPI_state_clk_map/TX_DONE_reg_i_2_n_0}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "divider_map/CLK_200KHz" driven by instance "divider_map/clk_out50Hz_reg" located at site "SLICE_X9Y89"
#startgroup
create_pblock {CLKAG_divider_map/CLK_200KHz}
add_cells_to_pblock [get_pblocks  {CLKAG_divider_map/CLK_200KHz}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="divider_map/CLK_200KHz"}]]]
resize_pblock [get_pblocks {CLKAG_divider_map/CLK_200KHz}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "p_3_out_BUFG[7]" driven by instance "p_3_out[7]_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_p_3_out_BUFG[7]}
add_cells_to_pblock [get_pblocks  {CLKAG_p_3_out_BUFG[7]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="p_3_out_BUFG[7]"}]]]
resize_pblock [get_pblocks {CLKAG_p_3_out_BUFG[7]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup
