#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1034051 on Fri Oct  3 17:14:12 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Sun Jul 03 17:16:32 2016
# Process ID: 6272
# Log file: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/synth_1/styxcpu_soc.vds
# Journal file: E:/VIVA/styxfpga/styx_uvga/styx_uvga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source styxcpu_soc.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k160tffg676-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir E:/VIVA/styxfpga/styx_uvga/styx_uvga.cache/wt [current_project]
# set_property parent.project_path E:/VIVA/styxfpga/styx_uvga/styx_uvga.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_verilog E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/function.vh
# read_verilog -library xil_defaultlib {
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_defines.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/raminfr.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_defines.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_tfifo.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_rfifo.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/timescale.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_sync_flops.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_receiver.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_transmitter.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/defines.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wishbone_bus_if.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/id_ex.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ex_mem.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ex.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_wb.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/if_id.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/parallel2serial.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/hilo_reg.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/div.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/LLbit_reg.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_debug_if.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/pc_reg.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_regs.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem_wb.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/cp0_reg.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/regfile.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_rf.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ctrl.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/id.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_sram.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_top.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/board_disp_sword.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_top.v
#   E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v
# }
# read_xdc E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/constrs_1/imports/styx/sword.xdc
# set_property used_in_implementation false [get_files E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/constrs_1/imports/styx/sword.xdc]
# catch { write_hwdef -file styxcpu_soc.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top styxcpu_soc -part xc7k160tffg676-1
Command: synth_design -top styxcpu_soc -part xc7k160tffg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in -33 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 246.332 ; gain = 48.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'styxcpu_soc' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:4]
INFO: [Synth 8-638] synthesizing module 'styxcpu' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu.v:4]
INFO: [Synth 8-638] synthesizing module 'pc_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/pc_reg.v:4]
INFO: [Synth 8-256] done synthesizing module 'pc_reg' (1#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/pc_reg.v:4]
INFO: [Synth 8-638] synthesizing module 'if_id' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/if_id.v:4]
INFO: [Synth 8-256] done synthesizing module 'if_id' (2#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/if_id.v:4]
INFO: [Synth 8-638] synthesizing module 'id' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/id.v:4]
INFO: [Synth 8-256] done synthesizing module 'id' (3#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/id.v:4]
INFO: [Synth 8-638] synthesizing module 'regfile' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/regfile.v:4]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/regfile.v:4]
INFO: [Synth 8-638] synthesizing module 'id_ex' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/id_ex.v:4]
INFO: [Synth 8-256] done synthesizing module 'id_ex' (5#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/id_ex.v:4]
INFO: [Synth 8-638] synthesizing module 'ex' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ex.v:5]
INFO: [Synth 8-256] done synthesizing module 'ex' (6#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ex.v:5]
INFO: [Synth 8-638] synthesizing module 'ex_mem' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ex_mem.v:4]
INFO: [Synth 8-256] done synthesizing module 'ex_mem' (7#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ex_mem.v:4]
INFO: [Synth 8-638] synthesizing module 'mem' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem.v:3]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem.v:143]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem.v:169]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem.v:239]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem.v:262]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem.v:294]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem.v:340]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem.v:366]
INFO: [Synth 8-256] done synthesizing module 'mem' (8#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem.v:3]
INFO: [Synth 8-638] synthesizing module 'mem_wb' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem_wb.v:3]
INFO: [Synth 8-256] done synthesizing module 'mem_wb' (9#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem_wb.v:3]
INFO: [Synth 8-638] synthesizing module 'hilo_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/hilo_reg.v:5]
INFO: [Synth 8-256] done synthesizing module 'hilo_reg' (10#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/hilo_reg.v:5]
INFO: [Synth 8-638] synthesizing module 'ctrl' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'ctrl' (11#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'div' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/div.v:4]
INFO: [Synth 8-256] done synthesizing module 'div' (12#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/div.v:4]
INFO: [Synth 8-638] synthesizing module 'LLbit_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/LLbit_reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'LLbit_reg' (13#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/LLbit_reg.v:3]
INFO: [Synth 8-638] synthesizing module 'cp0_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/cp0_reg.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/cp0_reg.v:56]
INFO: [Synth 8-256] done synthesizing module 'cp0_reg' (14#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/cp0_reg.v:5]
INFO: [Synth 8-638] synthesizing module 'wishbone_bus_if' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wishbone_bus_if.v:3]
INFO: [Synth 8-256] done synthesizing module 'wishbone_bus_if' (15#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wishbone_bus_if.v:3]
INFO: [Synth 8-256] done synthesizing module 'styxcpu' (16#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu.v:4]
INFO: [Synth 8-638] synthesizing module 'wb_sram' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_sram.v:1]
	Parameter ADDR_BITS bound to: 22 - type: integer 
	Parameter HIGH_ADDR bound to: 10'b0000000000 
INFO: [Synth 8-256] done synthesizing module 'wb_sram' (17#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_sram.v:1]
INFO: [Synth 8-638] synthesizing module 'uart_top' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_top.v:140]
	Parameter uart_data_width bound to: 32 - type: integer 
	Parameter uart_addr_width bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_wb' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_wb.v:142]
INFO: [Synth 8-256] done synthesizing module 'uart_wb' (18#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_wb.v:142]
INFO: [Synth 8-638] synthesizing module 'uart_regs' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_regs.v:231]
INFO: [Synth 8-638] synthesizing module 'uart_transmitter' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_transmitter.v:154]
	Parameter s_idle bound to: 3'b000 
	Parameter s_send_start bound to: 3'b001 
	Parameter s_send_byte bound to: 3'b010 
	Parameter s_send_parity bound to: 3'b011 
	Parameter s_send_stop bound to: 3'b100 
	Parameter s_pop_byte bound to: 3'b101 
INFO: [Synth 8-638] synthesizing module 'uart_tfifo' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_tfifo.v:144]
	Parameter fifo_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'raminfr' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/raminfr.v:83]
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'raminfr' (19#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/raminfr.v:83]
INFO: [Synth 8-256] done synthesizing module 'uart_tfifo' (20#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_tfifo.v:144]
INFO: [Synth 8-256] done synthesizing module 'uart_transmitter' (21#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_transmitter.v:154]
INFO: [Synth 8-638] synthesizing module 'uart_sync_flops' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_sync_flops.v:71]
	Parameter Tp bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'uart_sync_flops' (22#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_sync_flops.v:71]
INFO: [Synth 8-638] synthesizing module 'uart_receiver' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_receiver.v:198]
	Parameter sr_idle bound to: 4'b0000 
	Parameter sr_rec_start bound to: 4'b0001 
	Parameter sr_rec_bit bound to: 4'b0010 
	Parameter sr_rec_parity bound to: 4'b0011 
	Parameter sr_rec_stop bound to: 4'b0100 
	Parameter sr_check_parity bound to: 4'b0101 
	Parameter sr_rec_prepare bound to: 4'b0110 
	Parameter sr_end_bit bound to: 4'b0111 
	Parameter sr_ca_lc_parity bound to: 4'b1000 
	Parameter sr_wait1 bound to: 4'b1001 
	Parameter sr_push bound to: 4'b1010 
INFO: [Synth 8-638] synthesizing module 'uart_rfifo' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_rfifo.v:150]
	Parameter fifo_width bound to: 11 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rfifo' (23#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_rfifo.v:150]
INFO: [Synth 8-256] done synthesizing module 'uart_receiver' (24#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_receiver.v:198]
INFO: [Synth 8-256] done synthesizing module 'uart_regs' (25#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_regs.v:231]
INFO: [Synth 8-638] synthesizing module 'uart_debug_if' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_debug_if.v:89]
INFO: [Synth 8-256] done synthesizing module 'uart_debug_if' (26#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_debug_if.v:89]
INFO: [Synth 8-256] done synthesizing module 'uart_top' (27#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_top.v:140]
INFO: [Synth 8-638] synthesizing module 'rom' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:2]
	Parameter ADDR_BITS bound to: 9 - type: integer 
	Parameter WB_ADDR_BITS bound to: 32 - type: integer 
	Parameter HIGH_ADDR bound to: 20'b00000000000000000000 
	Parameter WORD_BYTES bound to: 4 - type: integer 
	Parameter BURST_CTI bound to: 3'b010 
	Parameter BURST_BTE bound to: 2'b00 
	Parameter WORD_BITS bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net data[46] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[47] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[48] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[49] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[50] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[51] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[52] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[53] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[54] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[55] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[56] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[57] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[58] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[59] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[60] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[61] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[62] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[63] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[64] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[65] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[66] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[67] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[68] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[69] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[70] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[71] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[72] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[73] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[74] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[75] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[76] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[77] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[78] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[79] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[80] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[81] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[82] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[83] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[84] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[85] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[86] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[87] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[88] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[89] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[90] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[91] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[92] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[93] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[94] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[95] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[96] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[97] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[98] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[99] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[100] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[101] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[102] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[103] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[104] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[105] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[106] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[107] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[108] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[109] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[110] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[111] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[112] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[113] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[114] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[115] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[116] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[117] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[118] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[119] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[120] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[121] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[122] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[123] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[124] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[125] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[126] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[127] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
INFO: [Synth 8-256] done synthesizing module 'rom' (28#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:2]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_top' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_top.v:61]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter rf_addr bound to: 4'b1111 
	Parameter pri_sel0 bound to: 2'b10 
	Parameter pri_sel1 bound to: 2'b10 
	Parameter pri_sel2 bound to: 2'b10 
	Parameter pri_sel3 bound to: 2'b10 
	Parameter pri_sel4 bound to: 2'b10 
	Parameter pri_sel5 bound to: 2'b10 
	Parameter pri_sel6 bound to: 2'b10 
	Parameter pri_sel7 bound to: 2'b10 
	Parameter pri_sel8 bound to: 2'b10 
	Parameter pri_sel9 bound to: 2'b10 
	Parameter pri_sel10 bound to: 2'b10 
	Parameter pri_sel11 bound to: 2'b10 
	Parameter pri_sel12 bound to: 2'b10 
	Parameter pri_sel13 bound to: 2'b10 
	Parameter pri_sel14 bound to: 2'b10 
	Parameter pri_sel15 bound to: 2'b10 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_master_if' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v:61]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v:442]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v:442]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v:586]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v:586]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v:610]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v:610]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v:634]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v:634]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_master_if' (29#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_master_if.v:61]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_slave_if' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v:61]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_arb' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v:63]
	Parameter grant0 bound to: 3'b000 
	Parameter grant1 bound to: 3'b001 
	Parameter grant2 bound to: 3'b010 
	Parameter grant3 bound to: 3'b011 
	Parameter grant4 bound to: 3'b100 
	Parameter grant5 bound to: 3'b101 
	Parameter grant6 bound to: 3'b110 
	Parameter grant7 bound to: 3'b111 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v:115]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v:115]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_arb' (30#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_arb.v:63]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_msel' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_enc' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'wb_conmax_pri_dec' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_dec' (31#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_dec.v:61]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_pri_enc' (32#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_pri_enc.v:61]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_msel' (33#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_msel.v:61]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v:296]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v:296]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v:310]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v:310]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v:324]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v:324]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v:352]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v:352]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v:392]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v:392]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v:406]
INFO: [Synth 8-226] default block is never used [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v:406]
INFO: [Synth 8-4512] found unpartitioned construct node [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v:296]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_slave_if' (34#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_slave_if.v:61]
INFO: [Synth 8-638] synthesizing module 'wb_conmax_rf' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_rf.v:61]
	Parameter rf_addr bound to: 4'b1111 
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_rf' (35#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_rf.v:61]
INFO: [Synth 8-256] done synthesizing module 'wb_conmax_top' (36#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wb_conmax_top.v:61]
WARNING: [Synth 8-350] instance 'wb_conmax_top0' of module 'wb_conmax_top' requires 242 connections, but only 238 given [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
INFO: [Synth 8-638] synthesizing module 'board_disp_sword' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/board_disp_sword.v:1]
	Parameter CLK_FREQ bound to: 100 - type: integer 
	Parameter REFRESH_INTERVAL bound to: 100 - type: integer 
	Parameter COUNT_REFRESH bound to: 10000001 - type: integer 
	Parameter COUNT_BITS bound to: 24 - type: integer 
	Parameter SEG_PULSE bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'parallel2serial' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/parallel2serial.v:5]
	Parameter P_CLK_FREQ bound to: 100 - type: integer 
	Parameter S_CLK_FREQ bound to: 20 - type: integer 
	Parameter DATA_BITS bound to: 16 - type: integer 
	Parameter CODE_ENDIAN bound to: 1 - type: integer 
	Parameter COUNT_HALFCYCLE bound to: 3 - type: integer 
	Parameter CYCLE_COUNT_BITS bound to: 2 - type: integer 
	Parameter DATA_COUNT_BITS bound to: 4 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CLEAR bound to: 1 - type: integer 
	Parameter S_WORK bound to: 2 - type: integer 
	Parameter S_DONE bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/parallel2serial.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/parallel2serial.v:98]
INFO: [Synth 8-256] done synthesizing module 'parallel2serial' (37#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/parallel2serial.v:5]
INFO: [Synth 8-638] synthesizing module 'parallel2serial__parameterized0' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/parallel2serial.v:5]
	Parameter P_CLK_FREQ bound to: 100 - type: integer 
	Parameter S_CLK_FREQ bound to: 20 - type: integer 
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter CODE_ENDIAN bound to: 1 - type: integer 
	Parameter COUNT_HALFCYCLE bound to: 3 - type: integer 
	Parameter CYCLE_COUNT_BITS bound to: 2 - type: integer 
	Parameter DATA_COUNT_BITS bound to: 6 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CLEAR bound to: 1 - type: integer 
	Parameter S_WORK bound to: 2 - type: integer 
	Parameter S_DONE bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/parallel2serial.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/parallel2serial.v:98]
INFO: [Synth 8-256] done synthesizing module 'parallel2serial__parameterized0' (37#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/parallel2serial.v:5]
INFO: [Synth 8-256] done synthesizing module 'board_disp_sword' (38#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/board_disp_sword.v:1]
WARNING: [Synth 8-3848] Net s2_data_i in module/entity styxcpu_soc does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:82]
WARNING: [Synth 8-3848] Net s2_ack_i in module/entity styxcpu_soc does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:89]
INFO: [Synth 8-256] done synthesizing module 'styxcpu_soc' (39#1) [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 304.016 ; gain = 106.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[31] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[30] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[29] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[28] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[27] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[26] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[25] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[24] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[23] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[22] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[21] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[20] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[19] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[18] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[17] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[16] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[15] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[14] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[13] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[12] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[11] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[10] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[9] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[8] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[7] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[6] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[5] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[4] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[3] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[2] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[1] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_data_i[0] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s2_ack_i to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[31] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[30] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[29] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[28] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[27] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[26] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[25] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[24] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[23] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[22] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[21] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[20] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[19] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[18] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[17] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[16] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[15] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[14] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[13] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[12] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[11] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[10] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[9] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[8] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[7] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[6] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[5] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[4] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[3] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[2] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[1] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s4_data_i[0] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[31] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[30] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[29] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[28] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[27] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[26] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[25] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[24] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[23] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[22] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[21] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[20] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[19] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[18] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[17] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[16] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[15] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[14] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[13] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[12] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[11] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[10] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[9] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[8] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[7] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[6] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[5] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[4] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[3] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[2] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[1] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s5_data_i[0] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s6_data_i[31] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s6_data_i[30] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
WARNING: [Synth 8-3295] tying undriven pin wb_conmax_top0:s6_data_i[29] to constant 0 [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/styxcpu_soc.v:217]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 304.016 ; gain = 106.402
---------------------------------------------------------------------------------
Loading clock regions from D:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.3/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k160t/ffg676/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.3/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/constrs_1/imports/styx/sword.xdc]
Finished Parsing XDC File [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/constrs_1/imports/styx/sword.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 689.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 689.109 ; gain = 491.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 689.109 ; gain = 491.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 689.109 ; gain = 491.496
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'wishbone_cyc_o_reg' into 'wishbone_stb_o_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wishbone_bus_if.v:45]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_tfifo.v:211]
INFO: [Synth 8-802] inferred FSM for state register 'tstate_reg' in module 'uart_transmitter'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_rfifo.v:254]
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'uart_receiver'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/uart_regs.v:697]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'parallel2serial'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'parallel2serial__parameterized0'
WARNING: [Synth 8-327] inferring latch for variable 'reg1_o_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/id.v:693]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_o_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/id.v:715]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_reg_read_addr_o_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ex.v:445]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp1_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ex.v:333]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp_o_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ex.v:322]
WARNING: [Synth 8-327] inferring latch for variable 'cnt_o_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ex.v:323]
WARNING: [Synth 8-327] inferring latch for variable 'stallreq_for_madd_msub_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ex.v:324]
WARNING: [Synth 8-327] inferring latch for variable 'cp0_cause_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem.v:433]
WARNING: [Synth 8-327] inferring latch for variable 'mem_data_o_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/mem.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'new_pc_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/ctrl.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'data_o_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/cp0_reg.v:157]
WARNING: [Synth 8-327] inferring latch for variable 'cpu_data_o_reg' [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/wishbone_bus_if.v:113]
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
WARNING: [Synth 8-3848] Net data[46] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[47] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[48] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[49] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[50] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[51] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[52] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[53] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[54] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[55] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[56] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[57] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[58] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[59] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[60] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
WARNING: [Synth 8-3848] Net data[61] in module/entity rom does not have driver. [E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sources_1/imports/styx/rom.v:30]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'parallel2serial'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'parallel2serial__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 689.109 ; gain = 491.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |styxcpu_soc__GB0 |           1|     43274|
|2     |styxcpu          |           1|     30960|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 10    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---XORs : 
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 40    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 99    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 362   
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 6     
	   4 Input     65 Bit        Muxes := 3     
	   3 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 102   
	  27 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 5     
	  33 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 17    
	   6 Input     32 Bit        Muxes := 5     
	  15 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   6 Input     24 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	  12 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 19    
	   4 Input      8 Bit        Muxes := 4     
	  12 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 64    
	  27 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 2     
	  16 Input      7 Bit        Muxes := 8     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 19    
	  11 Input      5 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 137   
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 134   
	   3 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2487  
	  27 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	  33 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 20    
	   6 Input      3 Bit        Muxes := 81    
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 450   
	   3 Input      2 Bit        Muxes := 2     
	  15 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 526   
	  27 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 4     
	  33 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 59    
	   3 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 653   
	  12 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module styxcpu_soc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pc_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module id 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	  27 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 14    
	   3 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  27 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	  11 Input      5 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	  27 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	  33 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	  27 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 4     
	  33 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 45    
	   4 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 62    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	  15 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  15 Input      1 Bit        Muxes := 5     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module hilo_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
Module LLbit_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cp0_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   6 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   6 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module wishbone_bus_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 8     
Module wishbone_bus_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 8     
Module styxcpu 
Detailed RTL Component Info : 
Module wb_sram 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
Module uart_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module raminfr 
Detailed RTL Component Info : 
Module uart_tfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module uart_transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 9     
Module uart_sync_flops 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module raminfr__1 
Detailed RTL Component Info : 
Module uart_rfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   4 Input      1 Bit        Muxes := 19    
Module uart_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	  12 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 10    
Module uart_regs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module uart_debug_if 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module uart_top 
Detailed RTL Component Info : 
Module rom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module wb_conmax_master_if__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_master_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module wb_conmax_arb__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__59 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__58 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__64 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__63 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__62 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__61 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__60 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__69 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__68 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__67 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__66 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__65 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__74 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__73 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__72 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__71 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__70 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb__79 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__78 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__77 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__76 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__75 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_pri_dec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_dec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module wb_conmax_pri_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module wb_conmax_arb__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_arb__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_msel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module wb_conmax_slave_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module wb_conmax_rf 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module wb_conmax_top 
Detailed RTL Component Info : 
Module parallel2serial 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module parallel2serial__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   4 Input     65 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module board_disp_sword 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 689.109 ; gain = 491.496
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 689.109 ; gain = 491.496
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 689.109 ; gain = 491.496

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |styxcpu_soc__GB0 |           1|     42958|
|2     |styxcpu          |           1|     28662|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+----------------------------------------+--------------------+----------------------+---------------+------------------------+
|Module Name | RTL Object                             | Inference Criteria | Size (depth X width) | Primitives    | Hierarchical Name      | 
+------------+----------------------------------------+--------------------+----------------------+---------------+------------------------+
|regfile     | regs_reg                               | Implied            | 32 X 32              | RAM32M x 12   | styxcpu/regfile/ram__5 | 
|uart_top    | regs/receiver/fifo_rx/rfifo/ram_reg    | Implied            | 16 X 8               | RAM32M x 2    | uart_top/ram__7        | 
|uart_top    | regs/transmitter/fifo_tx/tfifo/ram_reg | Implied            | 16 X 8               | RAM32M x 2    | uart_top/ram__9        | 
+------------+----------------------------------------+--------------------+----------------------+---------------+------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
DSP:
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+------+
|Module Name | DSP Mapping    | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+------+
|ex          | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 0    | 
|ex          | (PCIN>>17)+A*B | No           | 16     | 16     | 30     | 25     | 30     | 0    | 0    | 1    | 1    | 0    | 
|ex          | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 0    | 
|ex          | (PCIN>>17)+A*B | No           | 18     | 16     | 31     | 25     | 47     | 0    | 0    | 1    | 1    | 0    | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+------+

Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[31] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[30] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[29] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[28] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[27] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[26] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[25] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[24] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[23] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[22] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[21] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[20] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[19] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[18] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[17] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[16] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[15] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[14] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[13] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[7] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[6] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[5] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[4] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[3] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[2] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[1] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\mem_excepttype_reg[0] ) is unused and will be removed from module ex_mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[31] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[30] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[29] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[28] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[27] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[26] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[25] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[24] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[23] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[22] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[21] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[20] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[19] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[18] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[17] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[16] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[7] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[6] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[5] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[4] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[3] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[2] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[1] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[0] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_inst_reg[31] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_inst_reg[30] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_inst_reg[29] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_inst_reg[28] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_inst_reg[27] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_inst_reg[26] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_inst_reg[25] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_inst_reg[24] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_inst_reg[23] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_inst_reg[22] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_inst_reg[21] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_inst_reg[20] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_inst_reg[19] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_inst_reg[18] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_inst_reg[17] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_inst_reg[16] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[31] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[30] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[29] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[28] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[27] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[26] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[25] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[24] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[23] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[22] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[21] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[20] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[19] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[18] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[17] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[16] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[15] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[14] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[13] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[11] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[10] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[7] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[6] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[5] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[4] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[3] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[2] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[1] ) is unused and will be removed from module styxcpu.
WARNING: [Synth 8-3332] Sequential element (\id_ex0/ex_excepttype_reg[0] ) is unused and will be removed from module styxcpu.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\config_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\prid_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/cp0_reg0/\cause_o_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/iwishbone_bus_if/\wishbone_data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (styxcputop0/mem0/\cp0_cause_reg[12] )
WARNING: [Synth 8-3332] Sequential element (\cnt_o_reg[0] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[15] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[14] ) is unused and will be removed from module mem.
WARNING: [Synth 8-3332] Sequential element (\cp0_cause_reg[13] ) is unused and will be removed from module mem.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/sram_top0/sram_oe_n_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m7/s0_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m6/s0_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m5/s0_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m4/s0_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m3/s0_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/m2/s0_cyc_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/s1/m2_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/s3/m2_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/s15/m2_cyc_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wb_conmax_top0/s0/m2_cyc_r_reg)
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 689.109 ; gain = 491.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 689.109 ; gain = 491.496
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 689.109 ; gain = 491.496

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |styxcpu_soc__GB0 |           1|      7216|
|2     |styxcpu          |           1|     11934|
+------+-----------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 689.109 ; gain = 491.496
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 804.594 ; gain = 606.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 810.457 ; gain = 612.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |styxcpu_soc__GB0 |           1|      7216|
|2     |styxcpu          |           1|     11934|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 827.480 ; gain = 629.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop bd_disp_top/P2S_SEG/s_clr_reg is being inverted and renamed to bd_disp_top/P2S_SEG/s_clr_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 827.480 ; gain = 629.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 827.480 ; gain = 629.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 827.480 ; gain = 629.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |    11|
|2     |CARRY4  |   216|
|3     |DSP48E1 |     4|
|4     |INV     |    32|
|5     |LUT1    |   403|
|6     |LUT2    |   767|
|7     |LUT3    |   414|
|8     |LUT4    |   527|
|9     |LUT5    |   915|
|10    |LUT6    |  1970|
|11    |MUXCY_L |   100|
|12    |MUXF7   |    34|
|13    |MUXF8   |    16|
|14    |RAM32M  |    16|
|15    |XORCY   |   103|
|16    |FDCE    |   598|
|17    |FDPE    |    28|
|18    |FDRE    |  1538|
|19    |FDSE    |     5|
|20    |LD      |    69|
|21    |LDC     |   294|
|22    |IBUF    |     7|
|23    |IOBUF   |    32|
|24    |OBUF    |    28|
|25    |OBUFT   |    16|
+------+--------+------+

Report Instance Areas: 
+------+------------------------+--------------------------------+------+
|      |Instance                |Module                          |Cells |
+------+------------------------+--------------------------------+------+
|1     |top                     |                                |  8143|
|2     |  ROM                   |rom                             |    23|
|3     |  bd_disp_top           |board_disp_sword                |   276|
|4     |    P2S_LED             |parallel2serial                 |    24|
|5     |    P2S_SEG             |parallel2serial__parameterized0 |   158|
|6     |  sram_top0             |wb_sram                         |    67|
|7     |  styxcputop0           |styxcpu                         |  6104|
|8     |    ctrl0               |ctrl                            |    32|
|9     |    LLbit_reg0          |LLbit_reg                       |     1|
|10    |    cp0_reg0            |cp0_reg                         |   268|
|11    |    div0                |div                             |   445|
|12    |    dwishbone_bus_if    |wishbone_bus_if                 |   575|
|13    |    ex0                 |ex                              |   356|
|14    |    ex_mem0             |ex_mem                          |   955|
|15    |    hilo_reg0           |hilo_reg                        |    64|
|16    |    id0                 |id                              |   106|
|17    |    id_ex0              |id_ex                           |  1825|
|18    |    if_id0              |if_id                           |   648|
|19    |    iwishbone_bus_if    |wishbone_bus_if_23              |   281|
|20    |    mem0                |mem                             |    68|
|21    |    mem_wb0             |mem_wb                          |   361|
|22    |    pc_reg0             |pc_reg                          |   105|
|23    |    regfile1            |regfile                         |    12|
|24    |  uart_top0             |uart_top                        |   891|
|25    |    regs                |uart_regs                       |   699|
|26    |      i_uart_sync_flops |uart_sync_flops                 |     4|
|27    |      receiver          |uart_receiver                   |   388|
|28    |        fifo_rx         |uart_rfifo                      |   245|
|29    |          rfifo         |raminfr_22                      |    16|
|30    |      transmitter       |uart_transmitter                |   101|
|31    |        fifo_tx         |uart_tfifo                      |    45|
|32    |          tfifo         |raminfr                         |     6|
|33    |    wb_interface        |uart_wb                         |   192|
|34    |  wb_conmax_top0        |wb_conmax_top                   |   494|
|35    |    m0                  |wb_conmax_master_if             |     4|
|36    |    m1                  |wb_conmax_master_if_0           |     4|
|37    |    rf                  |wb_conmax_rf                    |   431|
|38    |    s0                  |wb_conmax_slave_if              |    14|
|39    |      msel              |wb_conmax_msel_17               |    11|
|40    |        arb0            |wb_conmax_arb_18                |     1|
|41    |        arb1            |wb_conmax_arb_19                |     1|
|42    |        arb2            |wb_conmax_arb_20                |     1|
|43    |        arb3            |wb_conmax_arb_21                |     5|
|44    |    s1                  |wb_conmax_slave_if_1            |    15|
|45    |      msel              |wb_conmax_msel_12               |    12|
|46    |        arb0            |wb_conmax_arb_13                |     1|
|47    |        arb1            |wb_conmax_arb_14                |     1|
|48    |        arb2            |wb_conmax_arb_15                |     1|
|49    |        arb3            |wb_conmax_arb_16                |     6|
|50    |    s15                 |wb_conmax_slave_if_2            |    13|
|51    |      msel              |wb_conmax_msel_7                |    10|
|52    |        arb0            |wb_conmax_arb_8                 |     1|
|53    |        arb1            |wb_conmax_arb_9                 |     1|
|54    |        arb2            |wb_conmax_arb_10                |     1|
|55    |        arb3            |wb_conmax_arb_11                |     4|
|56    |    s3                  |wb_conmax_slave_if_3            |    13|
|57    |      msel              |wb_conmax_msel                  |    10|
|58    |        arb0            |wb_conmax_arb                   |     1|
|59    |        arb1            |wb_conmax_arb_4                 |     1|
|60    |        arb2            |wb_conmax_arb_5                 |     1|
|61    |        arb3            |wb_conmax_arb_6                 |     4|
+------+------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 827.480 ; gain = 629.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 788 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:01:09 . Memory (MB): peak = 827.480 ; gain = 228.270
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 827.480 ; gain = 629.867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 841 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 469 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 26 instances
  INV => LUT1: 32 instances
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LD => LDCE: 69 instances
  LDC => LDCE: 294 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
238 Infos, 313 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 827.480 ; gain = 629.867
# write_checkpoint styxcpu_soc.dcp
# catch { report_utilization -file styxcpu_soc_utilization_synth.rpt -pb styxcpu_soc_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 827.480 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul 03 17:17:53 2016...
