#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5644c932a810 .scope module, "riscv_tb" "riscv_tb" 2 3;
 .timescale -9 -11;
v0x5644c9351750_0 .var "clk", 0 0;
v0x5644c93517f0_0 .var/i "i", 31 0;
v0x5644c93518d0_0 .var "rstn", 0 0;
S_0x5644c932a4f0 .scope module, "my_cpu" "simple_cpu" 2 39, 3 4 0, S_0x5644c932a810;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstn"
P_0x5644c93288d0 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x5644c9328910 .param/l "NUM_INSTS" 1 3 37, +C4<00000000000000000000000001000000>;
L_0x5644c9307b10 .functor BUFZ 32, L_0x5644c9361a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5644c930ee20 .functor BUFZ 32, L_0x5644c9303430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5644c92ca5c0 .functor BUFZ 32, L_0x5644c9303380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5644c93632e0 .functor BUFZ 32, v0x5644c934e4d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5644c93634e0 .functor BUFZ 32, v0x5644c934b370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5644c934f890_0 .net "NEXT_PC", 31 0, L_0x5644c93632e0;  1 drivers
v0x5644c934f990_0 .var "PC", 31 0;
v0x5644c934fa80_0 .net "PC_PLUS_4", 31 0, v0x5644c934e4d0_0;  1 drivers
v0x5644c934fb80_0 .net *"_s2", 31 0, L_0x5644c9361a40;  1 drivers
v0x5644c934fc20_0 .net *"_s5", 5 0, L_0x5644c9361b40;  1 drivers
v0x5644c934fd00_0 .net *"_s6", 7 0, L_0x5644c9361c60;  1 drivers
L_0x7fbc17588060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5644c934fde0_0 .net *"_s9", 1 0, L_0x7fbc17588060;  1 drivers
v0x5644c934fec0_0 .net "alu_check", 0 0, v0x5644c9327080_0;  1 drivers
v0x5644c934ffb0_0 .net "alu_func", 3 0, v0x5644c934b850_0;  1 drivers
v0x5644c9350100_0 .net "alu_in1", 31 0, L_0x5644c92ca5c0;  1 drivers
v0x5644c93501c0_0 .net "alu_in2", 31 0, L_0x5644c930ee20;  1 drivers
v0x5644c9350260_0 .net "alu_op", 1 0, L_0x5644c93628a0;  1 drivers
v0x5644c9350350_0 .net "alu_out", 31 0, v0x5644c934b370_0;  1 drivers
v0x5644c9350410_0 .net "alu_src", 0 0, L_0x5644c9362a20;  1 drivers
v0x5644c93504b0_0 .net "branch", 0 0, L_0x5644c9362590;  1 drivers
v0x5644c93505a0_0 .net "clk", 0 0, v0x5644c9351750_0;  1 drivers
v0x5644c9350690_0 .net "funct3", 2 0, L_0x5644c93620a0;  1 drivers
v0x5644c9350730_0 .net "funct7", 6 0, L_0x5644c9361fb0;  1 drivers
v0x5644c93507d0 .array "inst_memory", 63 0, 31 0;
v0x5644c9350870_0 .net "instruction", 31 0, L_0x5644c9307b10;  1 drivers
v0x5644c9350930_0 .net "jump", 1 0, L_0x5644c93624a0;  1 drivers
v0x5644c9350a20_0 .net "mem_read", 0 0, L_0x5644c9362680;  1 drivers
v0x5644c9350b10_0 .net "mem_to_reg", 0 0, L_0x5644c9362720;  1 drivers
v0x5644c9350bb0_0 .net "mem_write", 0 0, L_0x5644c9362940;  1 drivers
v0x5644c9350ca0_0 .net "opcode", 6 0, L_0x5644c9361e40;  1 drivers
v0x5644c9350d40_0 .net "rd", 4 0, L_0x5644c93623b0;  1 drivers
v0x5644c9350e10_0 .net "read_data", 31 0, v0x5644c934dbe0_0;  1 drivers
v0x5644c9350ee0_0 .net "reg_write", 0 0, L_0x5644c9362ac0;  1 drivers
v0x5644c9350fd0_0 .net "rs1", 4 0, L_0x5644c93621d0;  1 drivers
v0x5644c9351070_0 .net "rs1_out", 31 0, L_0x5644c9303380;  1 drivers
v0x5644c9351140_0 .net "rs2", 4 0, L_0x5644c9362270;  1 drivers
v0x5644c9351210_0 .net "rs2_out", 31 0, L_0x5644c9303430;  1 drivers
v0x5644c93512e0_0 .net "rstn", 0 0, v0x5644c93518d0_0;  1 drivers
v0x5644c9351590_0 .net "taken", 0 0, v0x5644c934c1b0_0;  1 drivers
v0x5644c9351660_0 .net "write_data", 31 0, L_0x5644c93634e0;  1 drivers
E_0x5644c92f0330 .event posedge, v0x5644c934d7b0_0;
L_0x5644c9361a40 .array/port v0x5644c93507d0, L_0x5644c9361c60;
L_0x5644c9361b40 .part v0x5644c934f990_0, 2, 6;
L_0x5644c9361c60 .concat [ 6 2 0 0], L_0x5644c9361b40, L_0x7fbc17588060;
L_0x5644c9361e40 .part L_0x5644c9307b10, 0, 7;
L_0x5644c9361fb0 .part L_0x5644c9307b10, 25, 7;
L_0x5644c93620a0 .part L_0x5644c9307b10, 12, 3;
L_0x5644c93621d0 .part L_0x5644c9307b10, 15, 5;
L_0x5644c9362270 .part L_0x5644c9307b10, 20, 5;
L_0x5644c93623b0 .part L_0x5644c9307b10, 7, 5;
S_0x5644c932a200 .scope module, "m_ALU" "ALU" 3 150, 4 10 0, S_0x5644c932a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a"
    .port_info 1 /INPUT 32 "in_b"
    .port_info 2 /INPUT 4 "alu_func"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "check"
P_0x5644c92fffc0 .param/l "DATA_WIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
v0x5644c92ef070_0 .net "alu_func", 3 0, v0x5644c934b850_0;  alias, 1 drivers
v0x5644c9327080_0 .var "check", 0 0;
v0x5644c934b1d0_0 .net "in_a", 31 0, L_0x5644c92ca5c0;  alias, 1 drivers
v0x5644c934b290_0 .net "in_b", 31 0, L_0x5644c930ee20;  alias, 1 drivers
v0x5644c934b370_0 .var "result", 31 0;
E_0x5644c92caaa0 .event edge, v0x5644c92ef070_0, v0x5644c934b1d0_0, v0x5644c934b290_0;
S_0x5644c934b540 .scope module, "m_ALU_control" "ALU_control" 3 127, 5 30 0, S_0x5644c932a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op"
    .port_info 1 /INPUT 7 "funct7"
    .port_info 2 /INPUT 3 "funct3"
    .port_info 3 /OUTPUT 4 "alu_func"
v0x5644c934b750_0 .net *"_s1", 0 0, L_0x5644c93630b0;  1 drivers
v0x5644c934b850_0 .var "alu_func", 3 0;
v0x5644c934b940_0 .net "alu_op", 1 0, L_0x5644c93628a0;  alias, 1 drivers
v0x5644c934ba10_0 .net "funct", 3 0, L_0x5644c9363150;  1 drivers
v0x5644c934baf0_0 .net "funct3", 2 0, L_0x5644c93620a0;  alias, 1 drivers
v0x5644c934bc20_0 .net "funct7", 6 0, L_0x5644c9361fb0;  alias, 1 drivers
E_0x5644c92ef7f0 .event edge, v0x5644c934b940_0, v0x5644c934ba10_0;
L_0x5644c93630b0 .part L_0x5644c9361fb0, 5, 1;
L_0x5644c9363150 .concat [ 3 1 0 0], L_0x5644c93620a0, L_0x5644c93630b0;
S_0x5644c934bd80 .scope module, "m_branch_control" "branch_control" 3 168, 6 1 0, S_0x5644c932a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "check"
    .port_info 2 /OUTPUT 1 "taken"
v0x5644c934bfe0_0 .net "branch", 0 0, L_0x5644c9362590;  alias, 1 drivers
v0x5644c934c0c0_0 .net "check", 0 0, v0x5644c9327080_0;  alias, 1 drivers
v0x5644c934c1b0_0 .var "taken", 0 0;
E_0x5644c92f00d0 .event edge, v0x5644c934bfe0_0, v0x5644c9327080_0;
S_0x5644c934c2c0 .scope module, "m_control" "control" 3 85, 7 6 0, S_0x5644c932a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /OUTPUT 2 "jump"
    .port_info 2 /OUTPUT 1 "branch"
    .port_info 3 /OUTPUT 1 "mem_read"
    .port_info 4 /OUTPUT 1 "mem_to_reg"
    .port_info 5 /OUTPUT 2 "alu_op"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_src"
    .port_info 8 /OUTPUT 1 "reg_write"
v0x5644c934c5e0_0 .net *"_s10", 9 0, v0x5644c934c970_0;  1 drivers
v0x5644c934c6e0_0 .net "alu_op", 1 0, L_0x5644c93628a0;  alias, 1 drivers
v0x5644c934c7d0_0 .net "alu_src", 0 0, L_0x5644c9362a20;  alias, 1 drivers
v0x5644c934c8a0_0 .net "branch", 0 0, L_0x5644c9362590;  alias, 1 drivers
v0x5644c934c970_0 .var "controls", 9 0;
v0x5644c934ca60_0 .net "jump", 1 0, L_0x5644c93624a0;  alias, 1 drivers
v0x5644c934cb40_0 .net "mem_read", 0 0, L_0x5644c9362680;  alias, 1 drivers
v0x5644c934cc00_0 .net "mem_to_reg", 0 0, L_0x5644c9362720;  alias, 1 drivers
v0x5644c934ccc0_0 .net "mem_write", 0 0, L_0x5644c9362940;  alias, 1 drivers
v0x5644c934cd80_0 .net "opcode", 6 0, L_0x5644c9361e40;  alias, 1 drivers
v0x5644c934ce60_0 .net "reg_write", 0 0, L_0x5644c9362ac0;  alias, 1 drivers
E_0x5644c9330c60 .event edge, v0x5644c934cd80_0;
L_0x5644c93624a0 .part v0x5644c934c970_0, 8, 2;
L_0x5644c9362590 .part v0x5644c934c970_0, 7, 1;
L_0x5644c9362680 .part v0x5644c934c970_0, 6, 1;
L_0x5644c9362720 .part v0x5644c934c970_0, 5, 1;
L_0x5644c93628a0 .part v0x5644c934c970_0, 3, 2;
L_0x5644c9362940 .part v0x5644c934c970_0, 2, 1;
L_0x5644c9362a20 .part v0x5644c934c970_0, 1, 1;
L_0x5644c9362ac0 .part v0x5644c934c970_0, 0, 1;
S_0x5644c934d040 .scope module, "m_data_memory" "data_memory" 3 186, 8 3 0, S_0x5644c932a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "mem_write"
    .port_info 2 /INPUT 1 "mem_read"
    .port_info 3 /INPUT 2 "maskmode"
    .port_info 4 /INPUT 1 "sext"
    .port_info 5 /INPUT 32 "address"
    .port_info 6 /INPUT 32 "write_data"
    .port_info 7 /OUTPUT 32 "read_data"
P_0x5644c934d210 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x5644c934d250 .param/l "MEM_ADDR_SIZE" 0 8 4, +C4<00000000000000000000000000001000>;
L_0x7fbc175881c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5644c934d5d0_0 .net "address", 31 0, L_0x7fbc175881c8;  1 drivers
v0x5644c934d6d0_0 .net "address_internal", 7 0, L_0x5644c93633a0;  1 drivers
v0x5644c934d7b0_0 .net "clk", 0 0, v0x5644c9351750_0;  alias, 1 drivers
L_0x7fbc17588138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5644c934d880_0 .net "maskmode", 1 0, L_0x7fbc17588138;  1 drivers
v0x5644c934d960 .array "mem_array", 255 0, 31 0;
v0x5644c934da70_0 .net "mem_read", 0 0, L_0x5644c9362680;  alias, 1 drivers
v0x5644c934db10_0 .net "mem_write", 0 0, L_0x5644c9362940;  alias, 1 drivers
v0x5644c934dbe0_0 .var "read_data", 31 0;
L_0x7fbc17588180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5644c934dc80_0 .net "sext", 0 0, L_0x7fbc17588180;  1 drivers
L_0x7fbc17588210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5644c934dd40_0 .net "write_data", 31 0, L_0x7fbc17588210;  1 drivers
E_0x5644c934d4f0 .event edge, v0x5644c934cb40_0;
E_0x5644c934d570 .event negedge, v0x5644c934d7b0_0;
L_0x5644c93633a0 .part L_0x7fbc175881c8, 2, 8;
S_0x5644c934df20 .scope module, "m_next_pc_adder" "adder" 3 20, 9 1 0, S_0x5644c932a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a"
    .port_info 1 /INPUT 32 "in_b"
    .port_info 2 /OUTPUT 32 "result"
P_0x5644c934e0a0 .param/l "DATA_WIDTH" 0 9 2, +C4<00000000000000000000000000100000>;
v0x5644c934e2f0_0 .net "in_a", 31 0, v0x5644c934f990_0;  1 drivers
L_0x7fbc17588018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5644c934e3f0_0 .net "in_b", 31 0, L_0x7fbc17588018;  1 drivers
v0x5644c934e4d0_0 .var "result", 31 0;
E_0x5644c934e270 .event edge, v0x5644c934e2f0_0, v0x5644c934e3f0_0;
S_0x5644c934e640 .scope module, "m_register_file" "register_file" 3 102, 10 4 0, S_0x5644c932a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "rs1"
    .port_info 2 /INPUT 5 "rs2"
    .port_info 3 /INPUT 5 "rd"
    .port_info 4 /INPUT 1 "reg_write"
    .port_info 5 /INPUT 32 "write_data"
    .port_info 6 /OUTPUT 32 "rs1_out"
    .port_info 7 /OUTPUT 32 "rs2_out"
P_0x5644c934e140 .param/l "ADDR_WIDTH" 0 10 6, +C4<00000000000000000000000000000101>;
P_0x5644c934e180 .param/l "DATA_WIDTH" 0 10 5, +C4<00000000000000000000000000100000>;
L_0x5644c9303380 .functor BUFZ 32, L_0x5644c9362bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5644c9303430 .functor BUFZ 32, L_0x5644c9362e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5644c934eac0_0 .net *"_s0", 31 0, L_0x5644c9362bb0;  1 drivers
v0x5644c934eba0_0 .net *"_s10", 6 0, L_0x5644c9362ed0;  1 drivers
L_0x7fbc175880f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5644c934ec80_0 .net *"_s13", 1 0, L_0x7fbc175880f0;  1 drivers
v0x5644c934ed70_0 .net *"_s2", 6 0, L_0x5644c9362c50;  1 drivers
L_0x7fbc175880a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5644c934ee50_0 .net *"_s5", 1 0, L_0x7fbc175880a8;  1 drivers
v0x5644c934ef80_0 .net *"_s8", 31 0, L_0x5644c9362e30;  1 drivers
v0x5644c934f060_0 .net "clk", 0 0, v0x5644c9351750_0;  alias, 1 drivers
v0x5644c934f100_0 .net "rd", 4 0, L_0x5644c93623b0;  alias, 1 drivers
v0x5644c934f1c0 .array "reg_array", 31 0, 31 0;
v0x5644c934f280_0 .net "reg_write", 0 0, L_0x5644c9362ac0;  alias, 1 drivers
v0x5644c934f350_0 .net "rs1", 4 0, L_0x5644c93621d0;  alias, 1 drivers
v0x5644c934f410_0 .net "rs1_out", 31 0, L_0x5644c9303380;  alias, 1 drivers
v0x5644c934f4f0_0 .net "rs2", 4 0, L_0x5644c9362270;  alias, 1 drivers
v0x5644c934f5d0_0 .net "rs2_out", 31 0, L_0x5644c9303430;  alias, 1 drivers
v0x5644c934f6b0_0 .net "write_data", 31 0, L_0x5644c93634e0;  alias, 1 drivers
L_0x5644c9362bb0 .array/port v0x5644c934f1c0, L_0x5644c9362c50;
L_0x5644c9362c50 .concat [ 5 2 0 0], L_0x5644c93621d0, L_0x7fbc175880a8;
L_0x5644c9362e30 .array/port v0x5644c934f1c0, L_0x5644c9362ed0;
L_0x5644c9362ed0 .concat [ 5 2 0 0], L_0x5644c9362270, L_0x7fbc175880f0;
    .scope S_0x5644c934df20;
T_0 ;
    %wait E_0x5644c934e270;
    %load/vec4 v0x5644c934e2f0_0;
    %load/vec4 v0x5644c934e3f0_0;
    %add;
    %store/vec4 v0x5644c934e4d0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5644c934c2c0;
T_1 ;
    %wait E_0x5644c9330c60;
    %load/vec4 v0x5644c934cd80_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5644c934c970_0, 0, 10;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 17, 0, 10;
    %store/vec4 v0x5644c934c970_0, 0, 10;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 27, 0, 10;
    %store/vec4 v0x5644c934c970_0, 0, 10;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 99, 0, 10;
    %store/vec4 v0x5644c934c970_0, 0, 10;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 6, 0, 10;
    %store/vec4 v0x5644c934c970_0, 0, 10;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 137, 0, 10;
    %store/vec4 v0x5644c934c970_0, 0, 10;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 513, 0, 10;
    %store/vec4 v0x5644c934c970_0, 0, 10;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 257, 0, 10;
    %store/vec4 v0x5644c934c970_0, 0, 10;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5644c934e640;
T_2 ;
    %vpi_call 10 21 "$readmemh", "data/register.mem", v0x5644c934f1c0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5644c934e640;
T_3 ;
    %wait E_0x5644c934d570;
    %load/vec4 v0x5644c934f280_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x5644c934f6b0_0;
    %load/vec4 v0x5644c934f100_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5644c934f1c0, 0, 4;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5644c934f1c0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5644c934b540;
T_4 ;
    %wait E_0x5644c92ef7f0;
    %load/vec4 v0x5644c934b940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5644c934ba10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.17;
T_4.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.17;
T_4.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.17;
T_4.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.17;
T_4.9 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.17;
T_4.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.17;
T_4.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.17;
T_4.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.17;
T_4.13 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.17;
T_4.14 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.17;
T_4.15 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5644c934ba10_0;
    %dup/vec4;
    %pushi/vec4 8, 8, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 12, 8, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 14, 8, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 15, 8, 4;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 8, 4;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 8, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 13, 8, 4;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 10, 8, 4;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 11, 8, 4;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.28;
T_4.18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.28;
T_4.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.28;
T_4.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.28;
T_4.21 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.28;
T_4.22 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.28;
T_4.23 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.28;
T_4.24 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.28;
T_4.25 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.28;
T_4.26 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5644c934b850_0, 0, 4;
    %jmp T_4.28;
T_4.28 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5644c932a200;
T_5 ;
    %wait E_0x5644c92caaa0;
    %load/vec4 v0x5644c92ef070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5644c934b370_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x5644c934b1d0_0;
    %load/vec4 v0x5644c934b290_0;
    %add;
    %store/vec4 v0x5644c934b370_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x5644c934b1d0_0;
    %load/vec4 v0x5644c934b290_0;
    %sub;
    %store/vec4 v0x5644c934b370_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x5644c934b1d0_0;
    %load/vec4 v0x5644c934b290_0;
    %xor;
    %store/vec4 v0x5644c934b370_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x5644c934b1d0_0;
    %load/vec4 v0x5644c934b290_0;
    %or;
    %store/vec4 v0x5644c934b370_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x5644c934b1d0_0;
    %load/vec4 v0x5644c934b290_0;
    %and;
    %store/vec4 v0x5644c934b370_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x5644c934b1d0_0;
    %load/vec4 v0x5644c934b290_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5644c934b370_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x5644c934b1d0_0;
    %load/vec4 v0x5644c934b290_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5644c934b370_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x5644c934b1d0_0;
    %load/vec4 v0x5644c934b290_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5644c934b370_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5644c932a200;
T_6 ;
    %wait E_0x5644c92caaa0;
    %load/vec4 v0x5644c92ef070_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644c9327080_0, 0, 1;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x5644c934b1d0_0;
    %load/vec4 v0x5644c934b290_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5644c9327080_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x5644c934b1d0_0;
    %load/vec4 v0x5644c934b290_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x5644c9327080_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x5644c934b1d0_0;
    %load/vec4 v0x5644c934b290_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x5644c9327080_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5644c934bd80;
T_7 ;
    %wait E_0x5644c92f00d0;
    %load/vec4 v0x5644c934bfe0_0;
    %load/vec4 v0x5644c934c0c0_0;
    %and;
    %store/vec4 v0x5644c934c1b0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5644c934d040;
T_8 ;
    %vpi_call 8 19 "$readmemh", "data/data_memory.mem", v0x5644c934d960 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5644c934d040;
T_9 ;
    %wait E_0x5644c934d570;
    %load/vec4 v0x5644c934db10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5644c934d040;
T_10 ;
    %wait E_0x5644c934d4f0;
    %load/vec4 v0x5644c934da70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5644c934dbe0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5644c932a4f0;
T_11 ;
    %wait E_0x5644c92f0330;
    %load/vec4 v0x5644c93512e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5644c934f990_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5644c934f890_0;
    %assign/vec4 v0x5644c934f990_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5644c932a4f0;
T_12 ;
    %vpi_call 3 40 "$readmemb", "data/inst.mem", v0x5644c93507d0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5644c932a810;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644c9351750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644c93518d0_0, 0, 1;
    %vpi_call 2 13 "$display", $time, " ** Start Simulation **" {0 0 0};
    %vpi_call 2 14 "$display", $time, " Instruction Memory " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5644c93517f0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5644c93517f0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 2 15 "$display", $time, " INST[%2d]: %b", v0x5644c93517f0_0, &A<v0x5644c93507d0, v0x5644c93517f0_0 > {0 0 0};
    %load/vec4 v0x5644c93517f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5644c93517f0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call 2 16 "$monitor", $time, " [PC] pc : %d", v0x5644c934f990_0 {0 0 0};
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644c93518d0_0, 0, 1;
    %delay 376000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644c93518d0_0, 0, 1;
    %vpi_call 2 20 "$display", $time, " ** End Simulation **" {0 0 0};
    %vpi_call 2 21 "$display", $time, " REGISTER FILE" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5644c93517f0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x5644c93517f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %ix/getv/s 4, v0x5644c93517f0_0;
    %load/vec4a v0x5644c934f1c0, 4;
    %vpi_call 2 22 "$display", $time, " Reg[%d]: %d (%b)", v0x5644c93517f0_0, S<0,vec4,s32>, &A<v0x5644c934f1c0, v0x5644c93517f0_0 > {1 0 0};
    %load/vec4 v0x5644c93517f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5644c93517f0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %vpi_call 2 23 "$display", $time, " DATA MEMORY" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5644c93517f0_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x5644c93517f0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_13.5, 5;
    %ix/getv/s 4, v0x5644c93517f0_0;
    %load/vec4a v0x5644c934d960, 4;
    %vpi_call 2 24 "$display", $time, " Mem[%d]: %d (%b)", v0x5644c93517f0_0, S<0,vec4,s32>, &A<v0x5644c934d960, v0x5644c93517f0_0 > {1 0 0};
    %load/vec4 v0x5644c93517f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5644c93517f0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5644c932a810;
T_14 ;
    %delay 2000, 0;
    %load/vec4 v0x5644c9351750_0;
    %inv;
    %store/vec4 v0x5644c9351750_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5644c932a810;
T_15 ;
    %vpi_call 2 35 "$dumpfile", "sim.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5644c932a810 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "src/riscv_tb.v";
    "src/simple_cpu.v";
    "src/modules/ALU.v";
    "src/modules/ALU_control.v";
    "src/modules/branch_control.v";
    "src/modules/control.v";
    "src/modules/data_memory.v";
    "src/modules/adder.v";
    "src/modules/register_file.v";
