{
  "results": {
    "dockerfile": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "composefile": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "devcontainer": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "kustomize": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "helm": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "k8s": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "backstage": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    },
    "terraform": {
      "exist": false,
      "count": 0,
      "rootCount": 0,
      "subFolderCount": 0,
      "filepaths": []
    }
  },
  "info": {
    "id": 489787335,
    "name": "VHDL-CDR",
    "full_name": "eaglestrike10/VHDL-CDR",
    "owner": {
      "login": "eaglestrike10",
      "html_url": "https://github.com/eaglestrike10",
      "type": "User"
    },
    "html_url": "https://github.com/eaglestrike10/VHDL-CDR",
    "description": "A Clock and Data Recovery module originally designed for a larger SERDES circuit written in VHDL. Coursework for lab portion of a class.",
    "url": "https://api.github.com/repos/eaglestrike10/VHDL-CDR",
    "clone_url": "https://github.com/eaglestrike10/VHDL-CDR.git",
    "homepage": null,
    "size": 7,
    "stargazers_count": 1,
    "watchers_count": 1,
    "language": "VHDL"
  }
}