# compile vhdl design source files
vhdl xil_defaultlib  \
"top_tb_func_synth.vhd" \
"../../../../../APE_Exam.srcs/sources_1/new/ascii_lib.vhd" \
"../../../../../APE_Exam.srcs/sim_1/new/top_tb.vhd" \

# Do not sort compile order
nosort
