//
// Written by Synplify Pro 
// Product Version "U-2023.03LR-1"
// Program "Synplify Pro", Mapper "map202303lat, Build 062R"
// Mon Sep  9 11:26:59 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\f:\mysoftware\lattice\radiant\synpbase\lib\generic\ice40up.v "
// file 1 "\f:\mysoftware\lattice\radiant\synpbase\lib\vlog\hypermods.v "
// file 2 "\f:\mysoftware\lattice\radiant\synpbase\lib\vlog\scemi_objects.v "
// file 3 "\f:\mysoftware\lattice\radiant\synpbase\lib\vlog\scemi_pipes.svh "
// file 4 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_ice40up.v "
// file 5 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_addsub.v "
// file 6 "\f:\mysoftware\lattice\radiant\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v "
// file 7 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_add.v "
// file 8 "\f:\mysoftware\lattice\radiant\ip\pmi\../common/adder/rtl\lscc_adder.v "
// file 9 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_complex_mult.v "
// file 10 "\f:\mysoftware\lattice\radiant\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v "
// file 11 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_counter.v "
// file 12 "\f:\mysoftware\lattice\radiant\ip\pmi\../common/counter/rtl\lscc_cntr.v "
// file 13 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_fifo.v "
// file 14 "\f:\mysoftware\lattice\radiant\ip\pmi\../avant/fifo/rtl\lscc_fifo.v "
// file 15 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_fifo_dc.v "
// file 16 "\f:\mysoftware\lattice\radiant\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v "
// file 17 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_mac.v "
// file 18 "\f:\mysoftware\lattice\radiant\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v "
// file 19 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_multaddsubsum.v "
// file 20 "\f:\mysoftware\lattice\radiant\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v "
// file 21 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_multaddsub.v "
// file 22 "\f:\mysoftware\lattice\radiant\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v "
// file 23 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_mult.v "
// file 24 "\f:\mysoftware\lattice\radiant\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v "
// file 25 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_ram_dp.v "
// file 26 "\f:\mysoftware\lattice\radiant\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v "
// file 27 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_ram_dq.v "
// file 28 "\f:\mysoftware\lattice\radiant\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v "
// file 29 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_rom.v "
// file 30 "\f:\mysoftware\lattice\radiant\ip\pmi\../avant/rom/rtl\lscc_rom.v "
// file 31 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_sub.v "
// file 32 "\f:\mysoftware\lattice\radiant\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v "
// file 33 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_ram_dp_be.v "
// file 34 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_ram_dq_be.v "
// file 35 "\f:\mysoftware\lattice\radiant\ip\pmi\pmi_dsp.v "
// file 36 "\f:\mytemporary\github\glpp2024\irstore\source\impl_1\zirstore_top.v "
// file 37 "\f:\mytemporary\github\glpp2024\irstore\source\impl_1\zircfg_data.v "
// file 38 "\f:\mytemporary\github\glpp2024\irstore\ipcores\zpll\rtl\zpll.v "
// file 39 "\f:\mytemporary\github\glpp2024\irstore\source\impl_1\zuart_tx.v "
// file 40 "\f:\mytemporary\github\glpp2024\irstore\source\impl_1\zirsensor_controller.v "
// file 41 "\f:\mytemporary\github\glpp2024\irstore\ipcores\zram_dp\rtl\zram_dp.v "
// file 42 "\f:\mytemporary\github\glpp2024\irstore\source\impl_1\zoctalramoperator.v "
// file 43 "\f:\mytemporary\github\glpp2024\irstore\source\impl_1\zoctalramcfg.v "
// file 44 "\f:\mytemporary\github\glpp2024\irstore\source\impl_1\zirstore_bottom.v "
// file 45 "\f:\mytemporary\github\glpp2024\irstore\source\impl_1\zsynreset.v "
// file 46 "\f:\mysoftware\lattice\radiant\synpbase\lib\nlconst.dat "
// file 47 "\f:\mytemporary\github\glpp2024\irstore\impl_1\irstore_impl_1_cpe.ldc "
// file 48 "\f:/mytemporary/github/glpp2024/irstore/impl_1/irstore_impl_1_cpe.ldc "

`timescale 100 ps/100 ps
module ZPLL_ipgen_lscc_pll_Z1_layer0 (
  clk_Global_i,
  oTestSignal_c,
  clk_48MHz,
  rst_n_i
)
;
output clk_Global_i ;
output oTestSignal_c ;
input clk_48MHz ;
output rst_n_i ;
wire clk_Global_i ;
wire oTestSignal_c ;
wire clk_48MHz ;
wire rst_n_i ;
wire rst_n ;
wire GND ;
wire intfbout_w ;
wire outcoreb_o ;
wire outglobalb_o ;
wire sdo_o ;
wire VCC_x ;
wire VCC ;
  LUT4 u_PLL_B_RNIL59A (
	.A(rst_n),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(rst_n_i)
);
defparam u_PLL_B_RNIL59A.INIT="0x5555";
// @38:204
  PLL_B u_PLL_B (
	.REFERENCECLK(clk_48MHz),
	.FEEDBACK(intfbout_w),
	.DYNAMICDELAY7(GND),
	.DYNAMICDELAY6(GND),
	.DYNAMICDELAY5(GND),
	.DYNAMICDELAY4(GND),
	.DYNAMICDELAY3(GND),
	.DYNAMICDELAY2(GND),
	.DYNAMICDELAY1(GND),
	.DYNAMICDELAY0(GND),
	.BYPASS(GND),
	.RESET_N(GND),
	.SCLK(GND),
	.SDI(GND),
	.LATCH(GND),
	.INTFBOUT(intfbout_w),
	.OUTCORE(oTestSignal_c),
	.OUTGLOBAL(clk_Global_i),
	.OUTCOREB(outcoreb_o),
	.OUTGLOBALB(outglobalb_o),
	.SDO(sdo_o),
	.LOCK(rst_n)
);
defparam u_PLL_B.FEEDBACK_PATH="SIMPLE";
defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK="FIXED";
defparam u_PLL_B.FDA_FEEDBACK="0";
defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE="FIXED";
defparam u_PLL_B.FDA_RELATIVE="0";
defparam u_PLL_B.SHIFTREG_DIV_MODE="0";
defparam u_PLL_B.PLLOUT_SELECT_PORTA="GENCLK";
defparam u_PLL_B.PLLOUT_SELECT_PORTB="GENCLK";
defparam u_PLL_B.DIVR="0";
defparam u_PLL_B.DIVF="15";
defparam u_PLL_B.DIVQ="4";
defparam u_PLL_B.FILTER_RANGE="4";
defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR="NONE";
defparam u_PLL_B.ENABLE_ICEGATE_PORTA="0";
defparam u_PLL_B.ENABLE_ICEGATE_PORTB="0";
defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK="48.000000";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ZPLL_ipgen_lscc_pll_Z1_layer0 */

module ZPLL (
  rst_n_i,
  clk_48MHz,
  oTestSignal_c,
  clk_Global_i
)
;
output rst_n_i ;
input clk_48MHz ;
output oTestSignal_c ;
output clk_Global_i ;
wire rst_n_i ;
wire clk_48MHz ;
wire oTestSignal_c ;
wire clk_Global_i ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @38:37
  ZPLL_ipgen_lscc_pll_Z1_layer0 lscc_pll_inst (
	.clk_Global_i(clk_Global_i),
	.oTestSignal_c(oTestSignal_c),
	.clk_48MHz(clk_48MHz),
	.rst_n_i(rst_n_i)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ZPLL */

module ZSyncReset (
  rst_n_sync_i,
  rst_n_i,
  clk_Global,
  rst_n_sync
)
;
output rst_n_sync_i ;
input rst_n_i ;
input clk_Global ;
output rst_n_sync ;
wire rst_n_sync_i ;
wire rst_n_i ;
wire clk_Global ;
wire rst_n_sync ;
wire rst_delay ;
wire VCC ;
wire GND ;
// @45:8
  FD1P3DZ oRst_N_Sync (
	.Q(rst_n_sync),
	.D(rst_delay),
	.CK(clk_Global),
	.CD(rst_n_i),
	.SP(VCC)
);
// @45:8
  FD1P3DZ rst_delay_Z (
	.Q(rst_delay),
	.D(VCC),
	.CK(clk_Global),
	.CD(rst_n_i),
	.SP(VCC)
);
  LUT4 oRst_N_Sync_RNI04HF (
	.A(rst_n_sync),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(rst_n_sync_i)
);
defparam oRst_N_Sync_RNI04HF.INIT="0x5555";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ZSyncReset */

module ZUART_Tx_24s (
  Dbg_UART_Tx_DR,
  CNT_Rising_0,
  CNT_Rising_2,
  CNT_Rising_6,
  g0_8,
  Dbg_UART_Tx_En,
  oDbgUART_TxD_c,
  Dbg_UART_Tx_Done,
  rst_n_sync_i,
  clk_Global
)
;
input [7:0] Dbg_UART_Tx_DR ;
input CNT_Rising_0 ;
input CNT_Rising_2 ;
input CNT_Rising_6 ;
output g0_8 ;
input Dbg_UART_Tx_En ;
output oDbgUART_TxD_c ;
output Dbg_UART_Tx_Done ;
input rst_n_sync_i ;
input clk_Global ;
wire CNT_Rising_0 ;
wire CNT_Rising_2 ;
wire CNT_Rising_6 ;
wire g0_8 ;
wire Dbg_UART_Tx_En ;
wire oDbgUART_TxD_c ;
wire Dbg_UART_Tx_Done ;
wire rst_n_sync_i ;
wire clk_Global ;
wire [15:0] CNT1;
wire [15:0] CNT1_lm;
wire [8:0] CNT_Shift;
wire [3:0] CNT_Shift_13;
wire [2:0] CNT2;
wire [1:1] CNT2_19;
wire [8:8] CNT_Shift_RNO;
wire [2:2] CNT2_RNI12RJ;
wire [0:0] CNT2_19_i_a2_0_2;
wire [5:5] CNT_Shift_RNIIT1A;
wire [0:0] CNT2_RNO_0;
wire [14:0] CNT1_cry;
wire VCC ;
wire un1_CNT_Shift_8_cry_1_c_0_S1 ;
wire un1_CNT_Shift_8_cry_1_c_0_S0 ;
wire N_5_i ;
wire N_37_i ;
wire un1_CNT_Shift_8_cry_7_c_0_S0 ;
wire un1_CNT_Shift_8_cry_5_c_0_S1 ;
wire un1_CNT_Shift_8_cry_5_c_0_S0 ;
wire un1_CNT_Shift_8_cry_3_c_0_S1 ;
wire oDone ;
wire oTxD ;
wire un1_CNT_Shift_8_cry_7 ;
wire GND ;
wire N_14 ;
wire g0_1_1 ;
wire N_7_0 ;
wire g0_4 ;
wire g0_5_1 ;
wire N_24_0 ;
wire g0_5 ;
wire N_46_0 ;
wire g0_0 ;
wire CNT139_10 ;
wire g0_3_3 ;
wire g0_3_5 ;
wire CNT139_9 ;
wire CNT139_11 ;
wire g2 ;
wire un1_CNT146_2_0_a2_1_0 ;
wire N_44_1 ;
wire N_27 ;
wire CNT139_8 ;
wire un1_CNT146_2_0_a2_0 ;
wire CNT139 ;
wire CNT1_1_sqmuxa_i ;
wire un1_CNT_Shift_8_cry_0_c_0_S1 ;
wire un1_CNT_Shift_8_cry_3_c_0_S0 ;
wire un1_CNT146_2_0 ;
wire un1_CNT_Shift_8_cry_6 ;
wire un1_CNT_Shift_8_cry_4 ;
wire un1_CNT_Shift_8_cry_2 ;
wire un1_CNT_Shift_8_cry_0 ;
wire N_1 ;
wire N_2 ;
wire N_3 ;
wire N_4 ;
wire N_5 ;
// @39:31
  FD1P3DZ \CNT1_Z[15]  (
	.Q(CNT1[15]),
	.D(CNT1_lm[15]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:31
  FD1P3DZ \CNT1_Z[14]  (
	.Q(CNT1[14]),
	.D(CNT1_lm[14]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:31
  FD1P3DZ \CNT1_Z[13]  (
	.Q(CNT1[13]),
	.D(CNT1_lm[13]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:31
  FD1P3DZ \CNT1_Z[12]  (
	.Q(CNT1[12]),
	.D(CNT1_lm[12]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:31
  FD1P3DZ \CNT1_Z[11]  (
	.Q(CNT1[11]),
	.D(CNT1_lm[11]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:31
  FD1P3DZ \CNT1_Z[10]  (
	.Q(CNT1[10]),
	.D(CNT1_lm[10]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:31
  FD1P3DZ \CNT1_Z[9]  (
	.Q(CNT1[9]),
	.D(CNT1_lm[9]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:31
  FD1P3DZ \CNT1_Z[8]  (
	.Q(CNT1[8]),
	.D(CNT1_lm[8]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:31
  FD1P3DZ \CNT1_Z[7]  (
	.Q(CNT1[7]),
	.D(CNT1_lm[7]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:31
  FD1P3DZ \CNT1_Z[6]  (
	.Q(CNT1[6]),
	.D(CNT1_lm[6]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:31
  FD1P3DZ \CNT1_Z[5]  (
	.Q(CNT1[5]),
	.D(CNT1_lm[5]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:31
  FD1P3DZ \CNT1_Z[4]  (
	.Q(CNT1[4]),
	.D(CNT1_lm[4]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:31
  FD1P3DZ \CNT1_Z[3]  (
	.Q(CNT1[3]),
	.D(CNT1_lm[3]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:31
  FD1P3DZ \CNT1_Z[2]  (
	.Q(CNT1[2]),
	.D(CNT1_lm[2]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:31
  FD1P3DZ \CNT1_Z[1]  (
	.Q(CNT1[1]),
	.D(CNT1_lm[1]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:31
  FD1P3DZ \CNT1_Z[0]  (
	.Q(CNT1[0]),
	.D(CNT1_lm[0]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:49
  FD1P3DZ \CNT_Shift_Z[2]  (
	.Q(CNT_Shift[2]),
	.D(un1_CNT_Shift_8_cry_1_c_0_S1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:49
  FD1P3DZ \CNT_Shift_Z[1]  (
	.Q(CNT_Shift[1]),
	.D(un1_CNT_Shift_8_cry_1_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:49
  FD1P3DZ \CNT_Shift_Z[0]  (
	.Q(CNT_Shift[0]),
	.D(CNT_Shift_13[0]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:49
  FD1P3DZ \CNT2_Z[2]  (
	.Q(CNT2[2]),
	.D(N_5_i),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:49
  FD1P3DZ \CNT2_Z[1]  (
	.Q(CNT2[1]),
	.D(CNT2_19[1]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:49
  FD1P3DZ \CNT2_Z[0]  (
	.Q(CNT2[0]),
	.D(N_37_i),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:49
  FD1P3DZ \CNT_Shift_Z[8]  (
	.Q(CNT_Shift[8]),
	.D(CNT_Shift_RNO[8]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:49
  FD1P3DZ \CNT_Shift_Z[7]  (
	.Q(CNT_Shift[7]),
	.D(un1_CNT_Shift_8_cry_7_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:49
  FD1P3DZ \CNT_Shift_Z[6]  (
	.Q(CNT_Shift[6]),
	.D(un1_CNT_Shift_8_cry_5_c_0_S1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:49
  FD1P3DZ \CNT_Shift_Z[5]  (
	.Q(CNT_Shift[5]),
	.D(un1_CNT_Shift_8_cry_5_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:49
  FD1P3DZ \CNT_Shift_Z[4]  (
	.Q(CNT_Shift[4]),
	.D(un1_CNT_Shift_8_cry_3_c_0_S1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:49
  FD1P3DZ \CNT_Shift_Z[3]  (
	.Q(CNT_Shift[3]),
	.D(CNT_Shift_13[3]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:49
  FD1P3DZ oDone_Z (
	.Q(Dbg_UART_Tx_Done),
	.D(oDone),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @39:49
  FD1P3BZ oTxD_Z (
	.Q(oDbgUART_TxD_c),
	.D(oTxD),
	.CK(clk_Global),
	.PD(rst_n_sync_i),
	.SP(VCC)
);
  LUT4 \CNT_Shift_RNO_cZ[8]  (
	.A(CNT_Shift[8]),
	.B(un1_CNT_Shift_8_cry_7),
	.C(GND),
	.D(GND),
	.Z(CNT_Shift_RNO[8])
);
defparam \CNT_Shift_RNO_cZ[8] .INIT="0x6666";
  LUT4 oDone_RNO_0 (
	.A(CNT2[2]),
	.B(CNT2[1]),
	.C(CNT2[0]),
	.D(Dbg_UART_Tx_En),
	.Z(N_14)
);
defparam oDone_RNO_0.INIT="0x42FF";
  LUT4 \CNT2_RNI12RJ_cZ[2]  (
	.A(CNT2[1]),
	.B(Dbg_UART_Tx_En),
	.C(CNT2[2]),
	.D(CNT2[0]),
	.Z(CNT2_RNI12RJ[2])
);
defparam \CNT2_RNI12RJ_cZ[2] .INIT="0x3B33";
  LUT4 oTxD_RNO_3 (
	.A(Dbg_UART_Tx_DR[0]),
	.B(Dbg_UART_Tx_DR[2]),
	.C(CNT_Shift[0]),
	.D(g0_1_1),
	.Z(N_7_0)
);
defparam oTxD_RNO_3.INIT="0x0AFC";
  LUT4 oTxD_RNO_7 (
	.A(Dbg_UART_Tx_DR[1]),
	.B(Dbg_UART_Tx_DR[3]),
	.C(CNT_Shift[0]),
	.D(CNT_Shift[1]),
	.Z(g0_1_1)
);
defparam oTxD_RNO_7.INIT="0x305F";
  LUT4 oTxD_RNO_9 (
	.A(CNT2[0]),
	.B(CNT_Shift[4]),
	.C(CNT_Shift[5]),
	.D(CNT_Shift[7]),
	.Z(g0_4)
);
defparam oTxD_RNO_9.INIT="0x0002";
  LUT4 oTxD_RNO_4 (
	.A(Dbg_UART_Tx_DR[5]),
	.B(Dbg_UART_Tx_DR[7]),
	.C(CNT_Shift[0]),
	.D(g0_5_1),
	.Z(N_24_0)
);
defparam oTxD_RNO_4.INIT="0xA0CF";
  LUT4 oTxD_RNO_5 (
	.A(CNT_Shift[3]),
	.B(CNT_Shift[6]),
	.C(CNT_Shift[8]),
	.D(g0_4),
	.Z(g0_5)
);
defparam oTxD_RNO_5.INIT="0x0100";
  LUT4 oTxD_RNO_0 (
	.A(N_7_0),
	.B(N_24_0),
	.C(CNT_Shift[2]),
	.D(g0_5),
	.Z(N_46_0)
);
defparam oTxD_RNO_0.INIT="0xCA00";
  LUT4 oDone_RNICU9J1 (
	.A(CNT_Rising_0),
	.B(CNT_Rising_2),
	.C(CNT_Rising_6),
	.D(Dbg_UART_Tx_Done),
	.Z(g0_8)
);
defparam oDone_RNICU9J1.INIT="0x0002";
  LUT4 oTxD_RNO_1 (
	.A(Dbg_UART_Tx_En),
	.B(CNT2[0]),
	.C(CNT2[1]),
	.D(GND),
	.Z(g0_0)
);
defparam oTxD_RNO_1.INIT="0xD5D5";
  LUT4 oTxD_RNO_10 (
	.A(CNT1[6]),
	.B(CNT1[13]),
	.C(CNT139_10),
	.D(GND),
	.Z(g0_3_3)
);
defparam oTxD_RNO_10.INIT="0xEFEF";
  LUT4 oTxD_RNO_6 (
	.A(CNT1[7]),
	.B(CNT1[12]),
	.C(CNT2[2]),
	.D(g0_3_3),
	.Z(g0_3_5)
);
defparam oTxD_RNO_6.INIT="0xFFFE";
  LUT4 oTxD_RNO_2 (
	.A(CNT2_RNI12RJ[2]),
	.B(CNT139_9),
	.C(CNT139_11),
	.D(g0_3_5),
	.Z(g2)
);
defparam oTxD_RNO_2.INIT="0xAAEA";
  LUT4 oTxD_RNO (
	.A(N_46_0),
	.B(g0_0),
	.C(g2),
	.D(oDbgUART_TxD_c),
	.Z(oTxD)
);
defparam oTxD_RNO.INIT="0xEFE0";
  LUT4 oTxD_RNO_8 (
	.A(Dbg_UART_Tx_DR[4]),
	.B(Dbg_UART_Tx_DR[6]),
	.C(CNT_Shift[0]),
	.D(CNT_Shift[1]),
	.Z(g0_5_1)
);
defparam oTxD_RNO_8.INIT="0x03F5";
  LUT4 \CNT_Shift_RNIJN04[4]  (
	.A(CNT_Shift[4]),
	.B(CNT_Shift[7]),
	.C(GND),
	.D(GND),
	.Z(un1_CNT146_2_0_a2_1_0)
);
defparam \CNT_Shift_RNIJN04[4] .INIT="0x1111";
  LUT4 \CNT2_RNIDS8F[1]  (
	.A(Dbg_UART_Tx_En),
	.B(CNT2[1]),
	.C(GND),
	.D(GND),
	.Z(N_44_1)
);
defparam \CNT2_RNIDS8F[1] .INIT="0x2222";
  LUT4 \CNT2_RNIK5I4[2]  (
	.A(CNT2[0]),
	.B(CNT2[2]),
	.C(GND),
	.D(GND),
	.Z(N_27)
);
defparam \CNT2_RNIK5I4[2] .INIT="0xDDDD";
  LUT4 \CNT_Shift_RNIMU08[2]  (
	.A(CNT_Shift[0]),
	.B(CNT_Shift[1]),
	.C(CNT_Shift[2]),
	.D(CNT_Shift[3]),
	.Z(CNT2_19_i_a2_0_2[0])
);
defparam \CNT_Shift_RNIMU08[2] .INIT="0x0100";
  LUT4 \CNT1_RNI70NA[5]  (
	.A(CNT1[5]),
	.B(CNT1[8]),
	.C(CNT1[9]),
	.D(CNT1[10]),
	.Z(CNT139_11)
);
defparam \CNT1_RNI70NA[5] .INIT="0x0001";
  LUT4 \CNT1_RNI0KJM[3]  (
	.A(CNT1[3]),
	.B(CNT1[11]),
	.C(CNT1[14]),
	.D(CNT1[15]),
	.Z(CNT139_10)
);
defparam \CNT1_RNI0KJM[3] .INIT="0x0001";
  LUT4 \CNT1_RNI72O4[0]  (
	.A(CNT1[0]),
	.B(CNT1[1]),
	.C(CNT1[2]),
	.D(CNT1[4]),
	.Z(CNT139_9)
);
defparam \CNT1_RNI72O4[0] .INIT="0x8000";
  LUT4 \CNT1_RNIKALG[6]  (
	.A(CNT1[6]),
	.B(CNT1[7]),
	.C(CNT1[12]),
	.D(CNT1[13]),
	.Z(CNT139_8)
);
defparam \CNT1_RNIKALG[6] .INIT="0x0001";
  LUT4 \CNT_Shift_RNIIT1A_cZ[5]  (
	.A(CNT_Shift[5]),
	.B(CNT_Shift[6]),
	.C(CNT_Shift[8]),
	.D(un1_CNT146_2_0_a2_1_0),
	.Z(CNT_Shift_RNIIT1A[5])
);
defparam \CNT_Shift_RNIIT1A_cZ[5] .INIT="0x0100";
  LUT4 \CNT_Shift_RNIS1LM[2]  (
	.A(N_27),
	.B(CNT_Shift_RNIIT1A[5]),
	.C(CNT2_19_i_a2_0_2[0]),
	.D(GND),
	.Z(un1_CNT146_2_0_a2_0)
);
defparam \CNT_Shift_RNIS1LM[2] .INIT="0x4040";
  LUT4 \CNT1_RNI21OM1[6]  (
	.A(CNT139_8),
	.B(CNT139_9),
	.C(CNT139_10),
	.D(CNT139_11),
	.Z(CNT139)
);
defparam \CNT1_RNI21OM1[6] .INIT="0x8000";
  LUT4 \CNT2_RNO_0_cZ[0]  (
	.A(CNT2[2]),
	.B(CNT139),
	.C(GND),
	.D(GND),
	.Z(CNT2_RNO_0[0])
);
defparam \CNT2_RNO_0_cZ[0] .INIT="0xBBBB";
  LUT4 \CNT2_RNO[2]  (
	.A(Dbg_UART_Tx_En),
	.B(CNT2[0]),
	.C(CNT2[1]),
	.D(CNT2[2]),
	.Z(N_5_i)
);
defparam \CNT2_RNO[2] .INIT="0xA880";
  LUT4 oDone_RNO (
	.A(N_14),
	.B(Dbg_UART_Tx_Done),
	.C(Dbg_UART_Tx_En),
	.D(CNT2[1]),
	.Z(oDone)
);
defparam oDone_RNO.INIT="0xE444";
  LUT4 \CNT2_RNO[1]  (
	.A(N_27),
	.B(Dbg_UART_Tx_En),
	.C(CNT2[1]),
	.D(un1_CNT146_2_0_a2_0),
	.Z(CNT2_19[1])
);
defparam \CNT2_RNO[1] .INIT="0x8C80";
  LUT4 \CNT1_RNILQN32[6]  (
	.A(Dbg_UART_Tx_En),
	.B(CNT139),
	.C(GND),
	.D(GND),
	.Z(CNT1_1_sqmuxa_i)
);
defparam \CNT1_RNILQN32[6] .INIT="0xDDDD";
  LUT4 \CNT_Shift_RNO[0]  (
	.A(N_44_1),
	.B(un1_CNT_Shift_8_cry_0_c_0_S1),
	.C(un1_CNT146_2_0_a2_0),
	.D(GND),
	.Z(CNT_Shift_13[0])
);
defparam \CNT_Shift_RNO[0] .INIT="0x4C4C";
  LUT4 \CNT_Shift_RNO[3]  (
	.A(N_44_1),
	.B(un1_CNT_Shift_8_cry_3_c_0_S0),
	.C(un1_CNT146_2_0_a2_0),
	.D(GND),
	.Z(CNT_Shift_13[3])
);
defparam \CNT_Shift_RNO[3] .INIT="0x4C4C";
  LUT4 \CNT2_RNIV4813[1]  (
	.A(N_27),
	.B(N_44_1),
	.C(CNT139),
	.D(un1_CNT146_2_0_a2_0),
	.Z(un1_CNT146_2_0)
);
defparam \CNT2_RNIV4813[1] .INIT="0xCC40";
  LUT4 \CNT2_RNO[0]  (
	.A(CNT2_RNI12RJ[2]),
	.B(CNT2_RNO_0[0]),
	.C(CNT2[0]),
	.D(un1_CNT146_2_0_a2_0),
	.Z(N_37_i)
);
defparam \CNT2_RNO[0] .INIT="0x0051";
// @39:66
  CCU2_B un1_CNT_Shift_8_cry_7_c_0 (
	.CIN(un1_CNT_Shift_8_cry_6),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Shift[7]),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_1),
	.S0(un1_CNT_Shift_8_cry_7_c_0_S0),
	.S1(un1_CNT_Shift_8_cry_7)
);
defparam un1_CNT_Shift_8_cry_7_c_0.INIT0="0xC33C";
defparam un1_CNT_Shift_8_cry_7_c_0.INIT1="0xC33C";
// @39:66
  CCU2_B un1_CNT_Shift_8_cry_5_c_0 (
	.CIN(un1_CNT_Shift_8_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Shift[5]),
	.B1(CNT_Shift[6]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Shift_8_cry_6),
	.S0(un1_CNT_Shift_8_cry_5_c_0_S0),
	.S1(un1_CNT_Shift_8_cry_5_c_0_S1)
);
defparam un1_CNT_Shift_8_cry_5_c_0.INIT0="0xC33C";
defparam un1_CNT_Shift_8_cry_5_c_0.INIT1="0xC33C";
// @39:66
  CCU2_B un1_CNT_Shift_8_cry_3_c_0 (
	.CIN(un1_CNT_Shift_8_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Shift[3]),
	.B1(CNT_Shift[4]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Shift_8_cry_4),
	.S0(un1_CNT_Shift_8_cry_3_c_0_S0),
	.S1(un1_CNT_Shift_8_cry_3_c_0_S1)
);
defparam un1_CNT_Shift_8_cry_3_c_0.INIT0="0xC33C";
defparam un1_CNT_Shift_8_cry_3_c_0.INIT1="0xC33C";
// @39:66
  CCU2_B un1_CNT_Shift_8_cry_1_c_0 (
	.CIN(un1_CNT_Shift_8_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Shift[1]),
	.B1(CNT_Shift[2]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Shift_8_cry_2),
	.S0(un1_CNT_Shift_8_cry_1_c_0_S0),
	.S1(un1_CNT_Shift_8_cry_1_c_0_S1)
);
defparam un1_CNT_Shift_8_cry_1_c_0.INIT0="0xC33C";
defparam un1_CNT_Shift_8_cry_1_c_0.INIT1="0xC33C";
// @39:66
  CCU2_B un1_CNT_Shift_8_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(un1_CNT146_2_0),
	.B1(CNT_Shift[0]),
	.C0(un1_CNT146_2_0),
	.C1(GND),
	.COUT(un1_CNT_Shift_8_cry_0),
	.S0(N_2),
	.S1(un1_CNT_Shift_8_cry_0_c_0_S1)
);
defparam un1_CNT_Shift_8_cry_0_c_0.INIT0="0xC33C";
defparam un1_CNT_Shift_8_cry_0_c_0.INIT1="0xC33C";
  CCU2_B \CNT1_RNO[15]  (
	.CIN(CNT1_cry[14]),
	.A0(CNT1[15]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT1_1_sqmuxa_i),
	.C1(GND),
	.COUT(N_3),
	.S0(CNT1_lm[15]),
	.S1(N_4)
);
defparam \CNT1_RNO[15] .INIT0="0x050A";
defparam \CNT1_RNO[15] .INIT1="0xC33C";
// @39:31
  CCU2_B \CNT1_cry_c_0[13]  (
	.CIN(CNT1_cry[12]),
	.A0(CNT1_1_sqmuxa_i),
	.A1(CNT1_1_sqmuxa_i),
	.B0(CNT1[13]),
	.B1(CNT1[14]),
	.C0(GND),
	.C1(GND),
	.COUT(CNT1_cry[14]),
	.S0(CNT1_lm[13]),
	.S1(CNT1_lm[14])
);
defparam \CNT1_cry_c_0[13] .INIT0="0x1144";
defparam \CNT1_cry_c_0[13] .INIT1="0x1144";
// @39:31
  CCU2_B \CNT1_cry_c_0[11]  (
	.CIN(CNT1_cry[10]),
	.A0(CNT1_1_sqmuxa_i),
	.A1(CNT1_1_sqmuxa_i),
	.B0(CNT1[11]),
	.B1(CNT1[12]),
	.C0(GND),
	.C1(GND),
	.COUT(CNT1_cry[12]),
	.S0(CNT1_lm[11]),
	.S1(CNT1_lm[12])
);
defparam \CNT1_cry_c_0[11] .INIT0="0x1144";
defparam \CNT1_cry_c_0[11] .INIT1="0x1144";
// @39:31
  CCU2_B \CNT1_cry_c_0[9]  (
	.CIN(CNT1_cry[8]),
	.A0(CNT1_1_sqmuxa_i),
	.A1(CNT1_1_sqmuxa_i),
	.B0(CNT1[9]),
	.B1(CNT1[10]),
	.C0(GND),
	.C1(GND),
	.COUT(CNT1_cry[10]),
	.S0(CNT1_lm[9]),
	.S1(CNT1_lm[10])
);
defparam \CNT1_cry_c_0[9] .INIT0="0x1144";
defparam \CNT1_cry_c_0[9] .INIT1="0x1144";
// @39:31
  CCU2_B \CNT1_cry_c_0[7]  (
	.CIN(CNT1_cry[6]),
	.A0(CNT1_1_sqmuxa_i),
	.A1(CNT1_1_sqmuxa_i),
	.B0(CNT1[7]),
	.B1(CNT1[8]),
	.C0(GND),
	.C1(GND),
	.COUT(CNT1_cry[8]),
	.S0(CNT1_lm[7]),
	.S1(CNT1_lm[8])
);
defparam \CNT1_cry_c_0[7] .INIT0="0x1144";
defparam \CNT1_cry_c_0[7] .INIT1="0x1144";
// @39:31
  CCU2_B \CNT1_cry_c_0[5]  (
	.CIN(CNT1_cry[4]),
	.A0(CNT1_1_sqmuxa_i),
	.A1(CNT1_1_sqmuxa_i),
	.B0(CNT1[5]),
	.B1(CNT1[6]),
	.C0(GND),
	.C1(GND),
	.COUT(CNT1_cry[6]),
	.S0(CNT1_lm[5]),
	.S1(CNT1_lm[6])
);
defparam \CNT1_cry_c_0[5] .INIT0="0x1144";
defparam \CNT1_cry_c_0[5] .INIT1="0x1144";
// @39:31
  CCU2_B \CNT1_cry_c_0[3]  (
	.CIN(CNT1_cry[2]),
	.A0(CNT1_1_sqmuxa_i),
	.A1(CNT1_1_sqmuxa_i),
	.B0(CNT1[3]),
	.B1(CNT1[4]),
	.C0(GND),
	.C1(GND),
	.COUT(CNT1_cry[4]),
	.S0(CNT1_lm[3]),
	.S1(CNT1_lm[4])
);
defparam \CNT1_cry_c_0[3] .INIT0="0x1144";
defparam \CNT1_cry_c_0[3] .INIT1="0x1144";
// @39:31
  CCU2_B \CNT1_cry_c_0[1]  (
	.CIN(CNT1_cry[0]),
	.A0(CNT1_1_sqmuxa_i),
	.A1(CNT1_1_sqmuxa_i),
	.B0(CNT1[1]),
	.B1(CNT1[2]),
	.C0(GND),
	.C1(GND),
	.COUT(CNT1_cry[2]),
	.S0(CNT1_lm[1]),
	.S1(CNT1_lm[2])
);
defparam \CNT1_cry_c_0[1] .INIT0="0x1144";
defparam \CNT1_cry_c_0[1] .INIT1="0x1144";
// @39:31
  CCU2_B \CNT1_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(CNT1_1_sqmuxa_i),
	.B0(VCC),
	.B1(CNT1[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(CNT1_cry[0]),
	.S0(N_5),
	.S1(CNT1_lm[0])
);
defparam \CNT1_cry_c_0[0] .INIT0="0xC33C";
defparam \CNT1_cry_c_0[0] .INIT1="0x1144";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ZUART_Tx_24s */

module ZRAM_DP_ipgen_lscc_ram_dp_core_Z6_layer0 (
  EBR_Rd_Data,
  EBR_Wr_Addr,
  EBR_Rd_Addr,
  EBR_Wr_Data,
  EBR_Wr_En,
  EBR_Rd_En,
  clk_Global
)
;
output [15:12] EBR_Rd_Data ;
input [2:0] EBR_Wr_Addr ;
input [9:0] EBR_Rd_Addr ;
input [15:12] EBR_Wr_Data ;
input EBR_Wr_En ;
input EBR_Rd_En ;
input clk_Global ;
wire EBR_Wr_En ;
wire EBR_Rd_En ;
wire clk_Global ;
wire [15:0] rdata_w;
wire GND ;
wire VCC_x ;
wire VCC ;
// @41:4678
  PDP4K \ICE_MEM.u_mem0  (
	.DI({GND, GND, EBR_Wr_Data[15], GND, GND, GND, EBR_Wr_Data[14], GND, GND, GND, EBR_Wr_Data[13], GND, GND, GND, EBR_Wr_Data[12], GND}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, EBR_Rd_Addr[9:0]}),
	.CKR(clk_Global),
	.CER(EBR_Rd_En),
	.RE(EBR_Rd_En),
	.ADW({GND, GND, GND, GND, GND, GND, GND, GND, EBR_Wr_Addr[2:0]}),
	.CKW(clk_Global),
	.CEW(EBR_Wr_En),
	.WE(EBR_Wr_En),
	.DO({rdata_w[15:14], EBR_Rd_Data[15], rdata_w[12:10], EBR_Rd_Data[14], rdata_w[8:6], EBR_Rd_Data[13], rdata_w[4:2], EBR_Rd_Data[12], rdata_w[0]})
);
defparam \ICE_MEM.u_mem0 .INITVAL_0="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_1="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_2="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_3="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_4="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_5="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_6="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_7="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_8="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_9="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_A="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_B="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_C="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_D="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_E="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_F="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W="4";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R="4";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ZRAM_DP_ipgen_lscc_ram_dp_core_Z6_layer0 */

module ZRAM_DP_ipgen_lscc_ram_dp_core_Z5_layer0 (
  EBR_Rd_Data,
  EBR_Wr_Addr,
  EBR_Rd_Addr,
  EBR_Wr_Data,
  EBR_Wr_En,
  EBR_Rd_En,
  clk_Global
)
;
output [11:8] EBR_Rd_Data ;
input [2:0] EBR_Wr_Addr ;
input [9:0] EBR_Rd_Addr ;
input [11:8] EBR_Wr_Data ;
input EBR_Wr_En ;
input EBR_Rd_En ;
input clk_Global ;
wire EBR_Wr_En ;
wire EBR_Rd_En ;
wire clk_Global ;
wire [15:0] rdata_w;
wire GND ;
wire VCC_x ;
wire VCC ;
// @41:4678
  PDP4K \ICE_MEM.u_mem0  (
	.DI({GND, GND, EBR_Wr_Data[11], GND, GND, GND, EBR_Wr_Data[10], GND, GND, GND, EBR_Wr_Data[9], GND, GND, GND, EBR_Wr_Data[8], GND}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, EBR_Rd_Addr[9:0]}),
	.CKR(clk_Global),
	.CER(EBR_Rd_En),
	.RE(EBR_Rd_En),
	.ADW({GND, GND, GND, GND, GND, GND, GND, GND, EBR_Wr_Addr[2:0]}),
	.CKW(clk_Global),
	.CEW(EBR_Wr_En),
	.WE(EBR_Wr_En),
	.DO({rdata_w[15:14], EBR_Rd_Data[11], rdata_w[12:10], EBR_Rd_Data[10], rdata_w[8:6], EBR_Rd_Data[9], rdata_w[4:2], EBR_Rd_Data[8], rdata_w[0]})
);
defparam \ICE_MEM.u_mem0 .INITVAL_0="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_1="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_2="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_3="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_4="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_5="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_6="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_7="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_8="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_9="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_A="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_B="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_C="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_D="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_E="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_F="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W="4";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R="4";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ZRAM_DP_ipgen_lscc_ram_dp_core_Z5_layer0 */

module ZRAM_DP_ipgen_lscc_ram_dp_core_Z4_layer0 (
  EBR_Rd_Data,
  EBR_Wr_Addr,
  EBR_Rd_Addr,
  EBR_Wr_Data,
  EBR_Wr_En,
  EBR_Rd_En,
  clk_Global
)
;
output [7:4] EBR_Rd_Data ;
input [2:0] EBR_Wr_Addr ;
input [9:0] EBR_Rd_Addr ;
input [7:4] EBR_Wr_Data ;
input EBR_Wr_En ;
input EBR_Rd_En ;
input clk_Global ;
wire EBR_Wr_En ;
wire EBR_Rd_En ;
wire clk_Global ;
wire [15:0] rdata_w;
wire GND ;
wire VCC_x ;
wire VCC ;
// @41:4678
  PDP4K \ICE_MEM.u_mem0  (
	.DI({GND, GND, EBR_Wr_Data[7], GND, GND, GND, EBR_Wr_Data[6], GND, GND, GND, EBR_Wr_Data[5], GND, GND, GND, EBR_Wr_Data[4], GND}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, EBR_Rd_Addr[9:0]}),
	.CKR(clk_Global),
	.CER(EBR_Rd_En),
	.RE(EBR_Rd_En),
	.ADW({GND, GND, GND, GND, GND, GND, GND, GND, EBR_Wr_Addr[2:0]}),
	.CKW(clk_Global),
	.CEW(EBR_Wr_En),
	.WE(EBR_Wr_En),
	.DO({rdata_w[15:14], EBR_Rd_Data[7], rdata_w[12:10], EBR_Rd_Data[6], rdata_w[8:6], EBR_Rd_Data[5], rdata_w[4:2], EBR_Rd_Data[4], rdata_w[0]})
);
defparam \ICE_MEM.u_mem0 .INITVAL_0="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_1="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_2="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_3="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_4="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_5="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_6="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_7="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_8="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_9="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_A="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_B="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_C="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_D="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_E="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_F="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W="4";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R="4";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ZRAM_DP_ipgen_lscc_ram_dp_core_Z4_layer0 */

module ZRAM_DP_ipgen_lscc_ram_dp_core_Z3_layer0 (
  EBR_Rd_Data,
  EBR_Wr_Addr,
  EBR_Rd_Addr,
  EBR_Wr_Data,
  EBR_Wr_En,
  EBR_Rd_En,
  clk_Global
)
;
output [3:0] EBR_Rd_Data ;
input [2:0] EBR_Wr_Addr ;
input [9:0] EBR_Rd_Addr ;
input [3:0] EBR_Wr_Data ;
input EBR_Wr_En ;
input EBR_Rd_En ;
input clk_Global ;
wire EBR_Wr_En ;
wire EBR_Rd_En ;
wire clk_Global ;
wire [15:0] rdata_w;
wire GND ;
wire VCC_x ;
wire VCC ;
// @41:4678
  PDP4K \ICE_MEM.u_mem0  (
	.DI({GND, GND, EBR_Wr_Data[3], GND, GND, GND, EBR_Wr_Data[2], GND, GND, GND, EBR_Wr_Data[1], GND, GND, GND, EBR_Wr_Data[0], GND}),
	.MASK_N({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADR({GND, EBR_Rd_Addr[9:0]}),
	.CKR(clk_Global),
	.CER(EBR_Rd_En),
	.RE(EBR_Rd_En),
	.ADW({GND, GND, GND, GND, GND, GND, GND, GND, EBR_Wr_Addr[2:0]}),
	.CKW(clk_Global),
	.CEW(EBR_Wr_En),
	.WE(EBR_Wr_En),
	.DO({rdata_w[15:14], EBR_Rd_Data[3], rdata_w[12:10], EBR_Rd_Data[2], rdata_w[8:6], EBR_Rd_Data[1], rdata_w[4:2], EBR_Rd_Data[0], rdata_w[0]})
);
defparam \ICE_MEM.u_mem0 .INITVAL_0="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_1="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_2="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_3="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_4="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_5="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_6="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_7="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_8="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_9="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_A="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_B="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_C="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_D="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_E="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .INITVAL_F="0x0000000000000000000000000000000000000000000000000000000000000000";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W="4";
defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R="4";
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ZRAM_DP_ipgen_lscc_ram_dp_core_Z3_layer0 */

module ZRAM_DP_ipgen_lscc_ram_dp_main_Z2_layer0 (
  EBR_Wr_Data,
  EBR_Rd_Data,
  EBR_Rd_Addr,
  EBR_Wr_Addr,
  clk_Global,
  EBR_Rd_En,
  EBR_Wr_En
)
;
input [15:0] EBR_Wr_Data ;
output [15:0] EBR_Rd_Data ;
input [9:0] EBR_Rd_Addr ;
input [2:0] EBR_Wr_Addr ;
input clk_Global ;
input EBR_Rd_En ;
input EBR_Wr_En ;
wire clk_Global ;
wire EBR_Rd_En ;
wire EBR_Wr_En ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @41:1225
  ZRAM_DP_ipgen_lscc_ram_dp_core_Z6_layer0 \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[3].no_init.u_mem0  (
	.EBR_Rd_Data(EBR_Rd_Data[15:12]),
	.EBR_Wr_Addr(EBR_Wr_Addr[2:0]),
	.EBR_Rd_Addr(EBR_Rd_Addr[9:0]),
	.EBR_Wr_Data(EBR_Wr_Data[15:12]),
	.EBR_Wr_En(EBR_Wr_En),
	.EBR_Rd_En(EBR_Rd_En),
	.clk_Global(clk_Global)
);
// @41:1225
  ZRAM_DP_ipgen_lscc_ram_dp_core_Z5_layer0 \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[2].no_init.u_mem0  (
	.EBR_Rd_Data(EBR_Rd_Data[11:8]),
	.EBR_Wr_Addr(EBR_Wr_Addr[2:0]),
	.EBR_Rd_Addr(EBR_Rd_Addr[9:0]),
	.EBR_Wr_Data(EBR_Wr_Data[11:8]),
	.EBR_Wr_En(EBR_Wr_En),
	.EBR_Rd_En(EBR_Rd_En),
	.clk_Global(clk_Global)
);
// @41:1225
  ZRAM_DP_ipgen_lscc_ram_dp_core_Z4_layer0 \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[1].no_init.u_mem0  (
	.EBR_Rd_Data(EBR_Rd_Data[7:4]),
	.EBR_Wr_Addr(EBR_Wr_Addr[2:0]),
	.EBR_Rd_Addr(EBR_Rd_Addr[9:0]),
	.EBR_Wr_Data(EBR_Wr_Data[7:4]),
	.EBR_Wr_En(EBR_Wr_En),
	.EBR_Rd_En(EBR_Rd_En),
	.clk_Global(clk_Global)
);
// @41:1225
  ZRAM_DP_ipgen_lscc_ram_dp_core_Z3_layer0 \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0  (
	.EBR_Rd_Data(EBR_Rd_Data[3:0]),
	.EBR_Wr_Addr(EBR_Wr_Addr[2:0]),
	.EBR_Rd_Addr(EBR_Rd_Addr[9:0]),
	.EBR_Wr_Data(EBR_Wr_Data[3:0]),
	.EBR_Wr_En(EBR_Wr_En),
	.EBR_Rd_En(EBR_Rd_En),
	.clk_Global(clk_Global)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ZRAM_DP_ipgen_lscc_ram_dp_main_Z2_layer0 */

module ZRAM_DP_ipgen_lscc_ram_dp_Z7_layer0 (
  EBR_Wr_Addr,
  EBR_Rd_Addr,
  EBR_Rd_Data,
  EBR_Wr_Data,
  EBR_Wr_En,
  EBR_Rd_En,
  clk_Global
)
;
input [2:0] EBR_Wr_Addr ;
input [9:0] EBR_Rd_Addr ;
output [15:0] EBR_Rd_Data ;
input [15:0] EBR_Wr_Data ;
input EBR_Wr_En ;
input EBR_Rd_En ;
input clk_Global ;
wire EBR_Wr_En ;
wire EBR_Rd_En ;
wire clk_Global ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @41:577
  ZRAM_DP_ipgen_lscc_ram_dp_main_Z2_layer0 mem_main (
	.EBR_Wr_Data(EBR_Wr_Data[15:0]),
	.EBR_Rd_Data(EBR_Rd_Data[15:0]),
	.EBR_Rd_Addr(EBR_Rd_Addr[9:0]),
	.EBR_Wr_Addr(EBR_Wr_Addr[2:0]),
	.clk_Global(clk_Global),
	.EBR_Rd_En(EBR_Rd_En),
	.EBR_Wr_En(EBR_Wr_En)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ZRAM_DP_ipgen_lscc_ram_dp_Z7_layer0 */

module ZRAM_DP (
  EBR_Wr_Data,
  EBR_Rd_Data,
  EBR_Rd_Addr,
  EBR_Wr_Addr,
  clk_Global,
  EBR_Rd_En,
  EBR_Wr_En
)
;
input [15:0] EBR_Wr_Data ;
output [15:0] EBR_Rd_Data ;
input [9:0] EBR_Rd_Addr ;
input [2:0] EBR_Wr_Addr ;
input clk_Global ;
input EBR_Rd_En ;
input EBR_Wr_En ;
wire clk_Global ;
wire EBR_Rd_En ;
wire EBR_Wr_En ;
wire GND_x ;
wire VCC_x ;
wire GND ;
wire VCC ;
// @41:181
  ZRAM_DP_ipgen_lscc_ram_dp_Z7_layer0 lscc_ram_dp_inst (
	.EBR_Wr_Addr(EBR_Wr_Addr[2:0]),
	.EBR_Rd_Addr(EBR_Rd_Addr[9:0]),
	.EBR_Rd_Data(EBR_Rd_Data[15:0]),
	.EBR_Wr_Data(EBR_Wr_Data[15:0]),
	.EBR_Wr_En(EBR_Wr_En),
	.EBR_Rd_En(EBR_Rd_En),
	.clk_Global(clk_Global)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ZRAM_DP */

module ZOctalRAMOperator (
  ioPSRAM_DATA_in,
  CNT_Rising_0,
  Op_Code,
  EBR_Wr_Data,
  EBR_Wr_Addr,
  ioPSRAM_DQS,
  oe2pad1,
  oPSRAM_DATA1,
  oe2pad0,
  oPSRAM_DATA0,
  oe2pad7,
  oPSRAM_DATA7,
  oe2pad2,
  oPSRAM_DATA2,
  oe2pad4,
  oPSRAM_DATA4,
  oe2pad5,
  oPSRAM_DATA5,
  oe2pad6,
  oPSRAM_DATA6,
  oe2pad3,
  oPSRAM_DATA3,
  N_12,
  N_92,
  N_59,
  EBR_Wr_En,
  Op_Done,
  oPSRAM_RST_c,
  oPSRAM_CE_c,
  rst_n_sync_i,
  clk_Global
)
;
input [7:0] ioPSRAM_DATA_in ;
input CNT_Rising_0 ;
input [1:0] Op_Code ;
output [15:0] EBR_Wr_Data ;
output [2:0] EBR_Wr_Addr ;
inout ioPSRAM_DQS /* synthesis syn_tristate = 1 */ ;
output oe2pad1 ;
output oPSRAM_DATA1 ;
output oe2pad0 ;
output oPSRAM_DATA0 ;
output oe2pad7 ;
output oPSRAM_DATA7 ;
output oe2pad2 ;
output oPSRAM_DATA2 ;
output oe2pad4 ;
output oPSRAM_DATA4 ;
output oe2pad5 ;
output oPSRAM_DATA5 ;
output oe2pad6 ;
output oPSRAM_DATA6 ;
output oe2pad3 ;
output oPSRAM_DATA3 ;
output N_12 ;
input N_92 ;
input N_59 ;
output EBR_Wr_En ;
output Op_Done ;
output oPSRAM_RST_c ;
output oPSRAM_CE_c ;
input rst_n_sync_i ;
input clk_Global ;
wire CNT_Rising_0 ;
wire ioPSRAM_DQS ;
wire oe2pad1 ;
wire oPSRAM_DATA1 ;
wire oe2pad0 ;
wire oPSRAM_DATA0 ;
wire oe2pad7 ;
wire oPSRAM_DATA7 ;
wire oe2pad2 ;
wire oPSRAM_DATA2 ;
wire oe2pad4 ;
wire oPSRAM_DATA4 ;
wire oe2pad5 ;
wire oPSRAM_DATA5 ;
wire oe2pad6 ;
wire oPSRAM_DATA6 ;
wire oe2pad3 ;
wire oPSRAM_DATA3 ;
wire N_12 ;
wire N_92 ;
wire N_59 ;
wire EBR_Wr_En ;
wire Op_Done ;
wire oPSRAM_RST_c ;
wire oPSRAM_CE_c ;
wire rst_n_sync_i ;
wire clk_Global ;
wire [7:0] cfg_No;
wire [7:0] cfg_No_lm;
wire [15:0] CNT2;
wire [6:0] CNT2_5;
wire [3:0] CNT1;
wire [3:1] CNT1_42;
wire [0:0] CNT1_RNO;
wire [15:15] CNT2_RNO_S0;
wire [7:0] DDR_Data_Out_Falling;
wire [7:3] DDR_Data_Out_Rising;
wire [13:7] oEBR_Wr_Data_RNO;
wire [2:0] cfg_No_s;
wire [3:3] cfg_No_RNIC0Q22;
wire [0:0] CNT1_42_iv_i_a6_1_0;
wire [0:0] CNT1_RNIHCNH_0;
wire [3:3] cfg_No_RNIC0Q22_0;
wire [3:3] CNT1_RNIOFQ4C;
wire [7:0] DDR_Data_In_Falling;
wire [7:0] DDR_Data_In_Rising;
wire [0:0] CNT1_RNIHCNH_1;
wire [0:0] CNT1_RNIHCNH;
wire [3:3] CNT1_RNIBIOB;
wire [0:0] CNT1_RNIHCNH_2;
wire [0:0] CNT1_RNIIDNH;
wire [2:2] CNT1_RNI5F891;
wire [2:2] CNT1_RNIGJR32;
wire [2:2] CNT1_RNI2N593;
wire [0:0] CNT1_RNO_1;
wire [6:0] cfg_No_cry;
wire un1_iOp_Code_9_0 ;
wire un1_CNT2_13_cry_9_c_0_S0 ;
wire VCC ;
wire un1_CNT2_13_cry_7_c_0_S1 ;
wire un1_CNT2_13_cry_7_c_0_S0 ;
wire un1_CNT2_13_cry_3_c_0_S1 ;
wire un1_CNT2_13_cry_3_c_0_S0 ;
wire un1_CNT2_13_cry_1_c_0_S0 ;
wire un1_CNT2_13_cry_13_c_0_S1 ;
wire un1_CNT2_13_cry_13_c_0_S0 ;
wire un1_CNT2_13_cry_11_c_0_S1 ;
wire un1_CNT2_13_cry_11_c_0_S0 ;
wire un1_CNT2_13_cry_9_c_0_S1 ;
wire oe_DQS_DM ;
wire oe_DQS_DM_0 ;
wire fab2oe ;
wire fab2oe_0 ;
wire N_154 ;
wire oPSRAM_CE_RNO_0 ;
wire oPSRAM_RST ;
wire oEBR_Wr_Addr_1 ;
wire oEBR_Wr_Addr_1_0 ;
wire oEBR_Wr_Addr_1_1 ;
wire DDR_Data_Out_Falling_scalar ;
wire DDR_Data_Out_Falling_0 ;
wire DDR_Data_Out_Falling_1 ;
wire DDR_Data_Out_Falling_2 ;
wire DDR_Data_Out_Falling_3 ;
wire DDR_Data_Out_Falling_4 ;
wire DDR_Data_Out_Rising_0 ;
wire DDR_Data_Out_Rising_2 ;
wire DDR_Data_Out_Rising_3 ;
wire oOp_Done ;
wire N_314_0 ;
wire N_155_i ;
wire N_305_0 ;
wire N_142_i ;
wire N_141_i ;
wire N_264_0 ;
wire N_150 ;
wire N_138_i ;
wire N_223_0 ;
wire N_148 ;
wire N_137_i ;
wire N_191_0 ;
wire N_136_i ;
wire N_143 ;
wire N_135_i ;
wire oEBR_Wr_En ;
wire N_130 ;
wire N_156_0 ;
wire N_351 ;
wire N_131 ;
wire N_172 ;
wire cfg_No_1_sqmuxa_2_0_a6_3 ;
wire N_168 ;
wire N_226 ;
wire GND ;
wire N_106 ;
wire un1_CNT1_1_sqmuxa_0_i ;
wire N_177 ;
wire N_155_i_1 ;
wire N_574 ;
wire oEBR_Wr_Data_5_3_171_i_i_a6_0_0 ;
wire N_225 ;
wire N_119 ;
wire N_223 ;
wire N_175 ;
wire cfg_No_1_sqmuxa_2_0_a6_1 ;
wire CNT215_11 ;
wire CNT215_10 ;
wire CNT215_9 ;
wire CNT215_8 ;
wire un1_iOp_Code_12_i_0 ;
wire un1_DDR_Data_Out_Falling_1_sqmuxa_1_i_a6_1 ;
wire N_269 ;
wire N_217 ;
wire N_152 ;
wire N_195 ;
wire N_196 ;
wire un1_oOp_Done_0_sqmuxa_i_0 ;
wire DDR_Data_Out_Rising_5_0_268_i_0 ;
wire un1_oEBR_Wr_En_1_sqmuxa_0_1 ;
wire DDR_Data_Out_Falling_6_4_298_0_2 ;
wire un1_fab2oe_2_sqmuxa_0_1 ;
wire DDR_Data_Out_Falling_6_3_310_0_1 ;
wire DDR_Data_Out_Falling_6_2_322_i_a6_0_1 ;
wire N_215 ;
wire N_202 ;
wire N_219 ;
wire oPSRAM_CE_RNO_1 ;
wire N_147 ;
wire N_193 ;
wire N_221 ;
wire N_160 ;
wire N_146 ;
wire un1_oEBR_Wr_En_1_sqmuxa_0_2 ;
wire DDR_Data_Out_Falling_6_1_334_0_0 ;
wire DDR_Data_Out_Falling_6_2_322_i_a6_1 ;
wire CNT215 ;
wire N_124 ;
wire N_228 ;
wire oOp_Done_RNO_0 ;
wire N_182 ;
wire CNT2_1_sqmuxa ;
wire un1_CNT1_0_sqmuxa_i_0 ;
wire DDR_Data_Out_Falling_6_2_322_i_0 ;
wire N_187 ;
wire N_211 ;
wire un1_CNT1_58_c2 ;
wire N_854 ;
wire N_853 ;
wire un1_CNT2_13_cry_14 ;
wire un1_CNT2_13_cry_12 ;
wire un1_CNT2_13_cry_10 ;
wire un1_CNT2_13_cry_8 ;
wire un1_CNT2_13_cry_6 ;
wire un1_CNT2_13_cry_4 ;
wire un1_CNT2_13_cry_2 ;
wire un1_CNT2_13_cry_0 ;
wire N_107 ;
wire N_106_0 ;
wire N_105 ;
wire N_104 ;
wire N_103 ;
wire un1_DDR_DataBusOut_IOL_B_1 ;
wire un1_DDR_DataBusOut_IOL_B ;
wire un1_DDR_DataBusOut_IOL_B_0 ;
wire un1_DDR_DataBusOut_IOL_B_1_0 ;
wire un1_DDR_DataBusOut_IOL_B_1_1 ;
wire un1_DDR_DataBusOut_IOL_B_2 ;
wire un1_DDR_DataBusOut_IOL_B_1_2 ;
wire un1_DDR_DataBusOut_IOL_B_3 ;
wire un1_DDR_DataBusOut_IOL_B_4 ;
wire un1_DDR_DataBusOut_IOL_B_1_3 ;
wire un1_DDR_DataBusOut_IOL_B_1_4 ;
wire un1_DDR_DataBusOut_IOL_B_5 ;
wire un1_DDR_DataBusOut_IOL_B_1_5 ;
wire un1_DDR_DataBusOut_IOL_B_6 ;
wire un1_DDR_DataBusOut_IOL_B_1_6 ;
wire un1_DDR_DataBusOut_IOL_B_7 ;
wire un1_DDR_DataBusIn_IOL_B ;
wire un1_DDR_DataBusIn_IOL_B_1 ;
wire un1_DDR_DataBusIn_IOL_B_0 ;
wire un1_DDR_DataBusIn_IOL_B_1_0 ;
wire un1_DDR_DataBusIn_IOL_B_1_1 ;
wire un1_DDR_DataBusIn_IOL_B_2 ;
wire un1_DDR_DataBusIn_IOL_B_3 ;
wire un1_DDR_DataBusIn_IOL_B_1_2 ;
wire un1_DDR_DataBusIn_IOL_B_1_3 ;
wire un1_DDR_DataBusIn_IOL_B_4 ;
wire un1_DDR_DataBusIn_IOL_B_1_4 ;
wire un1_DDR_DataBusIn_IOL_B_5 ;
wire un1_DDR_DataBusIn_IOL_B_1_5 ;
wire un1_DDR_DataBusIn_IOL_B_6 ;
wire un1_DDR_DataBusIn_IOL_B_1_6 ;
wire un1_DDR_DataBusIn_IOL_B_7 ;
wire DQS_DM_In ;
wire N_1 ;
wire N_2 ;
wire N_3 ;
wire N_4 ;
wire N_5 ;
wire N_6 ;
// @42:132
  FD1P3DZ \cfg_No_Z[7]  (
	.Q(cfg_No[7]),
	.D(cfg_No_lm[7]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(un1_iOp_Code_9_0)
);
// @42:132
  FD1P3DZ \cfg_No_Z[6]  (
	.Q(cfg_No[6]),
	.D(cfg_No_lm[6]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(un1_iOp_Code_9_0)
);
// @42:132
  FD1P3DZ \cfg_No_Z[5]  (
	.Q(cfg_No[5]),
	.D(cfg_No_lm[5]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(un1_iOp_Code_9_0)
);
// @42:132
  FD1P3DZ \cfg_No_Z[4]  (
	.Q(cfg_No[4]),
	.D(cfg_No_lm[4]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(un1_iOp_Code_9_0)
);
// @42:132
  FD1P3DZ \cfg_No_Z[3]  (
	.Q(cfg_No[3]),
	.D(cfg_No_lm[3]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(un1_iOp_Code_9_0)
);
// @42:132
  FD1P3DZ \cfg_No_Z[2]  (
	.Q(cfg_No[2]),
	.D(cfg_No_lm[2]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(un1_iOp_Code_9_0)
);
// @42:132
  FD1P3DZ \cfg_No_Z[1]  (
	.Q(cfg_No[1]),
	.D(cfg_No_lm[1]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(un1_iOp_Code_9_0)
);
// @42:132
  FD1P3DZ \cfg_No_Z[0]  (
	.Q(cfg_No[0]),
	.D(cfg_No_lm[0]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(un1_iOp_Code_9_0)
);
// @42:132
  FD1P3DZ \CNT2_Z[9]  (
	.Q(CNT2[9]),
	.D(un1_CNT2_13_cry_9_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT2_Z[8]  (
	.Q(CNT2[8]),
	.D(un1_CNT2_13_cry_7_c_0_S1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT2_Z[7]  (
	.Q(CNT2[7]),
	.D(un1_CNT2_13_cry_7_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT2_Z[6]  (
	.Q(CNT2[6]),
	.D(CNT2_5[6]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT2_Z[5]  (
	.Q(CNT2[5]),
	.D(CNT2_5[5]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT2_Z[4]  (
	.Q(CNT2[4]),
	.D(un1_CNT2_13_cry_3_c_0_S1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT2_Z[3]  (
	.Q(CNT2[3]),
	.D(un1_CNT2_13_cry_3_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT2_Z[2]  (
	.Q(CNT2[2]),
	.D(CNT2_5[2]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT2_Z[1]  (
	.Q(CNT2[1]),
	.D(un1_CNT2_13_cry_1_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT2_Z[0]  (
	.Q(CNT2[0]),
	.D(CNT2_5[0]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT1_Z[3]  (
	.Q(CNT1[3]),
	.D(CNT1_42[3]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT1_Z[2]  (
	.Q(CNT1[2]),
	.D(CNT1_42[2]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT1_Z[1]  (
	.Q(CNT1[1]),
	.D(CNT1_42[1]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT1_Z[0]  (
	.Q(CNT1[0]),
	.D(CNT1_RNO[0]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT2_Z[15]  (
	.Q(CNT2[15]),
	.D(CNT2_RNO_S0[15]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT2_Z[14]  (
	.Q(CNT2[14]),
	.D(un1_CNT2_13_cry_13_c_0_S1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT2_Z[13]  (
	.Q(CNT2[13]),
	.D(un1_CNT2_13_cry_13_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT2_Z[12]  (
	.Q(CNT2[12]),
	.D(un1_CNT2_13_cry_11_c_0_S1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT2_Z[11]  (
	.Q(CNT2[11]),
	.D(un1_CNT2_13_cry_11_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \CNT2_Z[10]  (
	.Q(CNT2[10]),
	.D(un1_CNT2_13_cry_9_c_0_S1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3BZ oe_DQS_DM_Z (
	.Q(oe_DQS_DM),
	.D(oe_DQS_DM_0),
	.CK(clk_Global),
	.PD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ fab2oe_Z (
	.Q(fab2oe),
	.D(fab2oe_0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3BZ oPSRAM_CE (
	.Q(oPSRAM_CE_c),
	.D(N_154),
	.CK(clk_Global),
	.PD(rst_n_sync_i),
	.SP(oPSRAM_CE_RNO_0)
);
// @42:132
  FD1P3BZ oPSRAM_RST_Z (
	.Q(oPSRAM_RST_c),
	.D(oPSRAM_RST),
	.CK(clk_Global),
	.PD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Addr_1[2]  (
	.Q(EBR_Wr_Addr[2]),
	.D(oEBR_Wr_Addr_1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Addr_1[1]  (
	.Q(EBR_Wr_Addr[1]),
	.D(oEBR_Wr_Addr_1_0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Addr_1[0]  (
	.Q(EBR_Wr_Addr[0]),
	.D(oEBR_Wr_Addr_1_1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \DDR_Data_Out_Falling_Z[7]  (
	.Q(DDR_Data_Out_Falling[7]),
	.D(DDR_Data_Out_Falling_scalar),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \DDR_Data_Out_Falling_Z[6]  (
	.Q(DDR_Data_Out_Falling[6]),
	.D(DDR_Data_Out_Falling_0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \DDR_Data_Out_Falling_Z[3]  (
	.Q(DDR_Data_Out_Falling[3]),
	.D(DDR_Data_Out_Falling_1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \DDR_Data_Out_Falling_Z[2]  (
	.Q(DDR_Data_Out_Falling[2]),
	.D(DDR_Data_Out_Falling_2),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \DDR_Data_Out_Falling_Z[1]  (
	.Q(DDR_Data_Out_Falling[1]),
	.D(DDR_Data_Out_Falling_3),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \DDR_Data_Out_Falling_Z[0]  (
	.Q(DDR_Data_Out_Falling[0]),
	.D(DDR_Data_Out_Falling_4),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \DDR_Data_Out_Rising_Z[6]  (
	.Q(DDR_Data_Out_Rising[6]),
	.D(DDR_Data_Out_Rising_0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \DDR_Data_Out_Rising_Z[4]  (
	.Q(DDR_Data_Out_Rising[4]),
	.D(DDR_Data_Out_Rising_2),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \DDR_Data_Out_Rising_Z[3]  (
	.Q(DDR_Data_Out_Rising[3]),
	.D(DDR_Data_Out_Rising_3),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ oOp_Done_Z (
	.Q(Op_Done),
	.D(oOp_Done),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Data[15]  (
	.Q(EBR_Wr_Data[15]),
	.D(N_314_0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_155_i)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Data[14]  (
	.Q(EBR_Wr_Data[14]),
	.D(N_305_0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_155_i)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Data[13]  (
	.Q(EBR_Wr_Data[13]),
	.D(oEBR_Wr_Data_RNO[13]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_155_i)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Data[12]  (
	.Q(EBR_Wr_Data[12]),
	.D(N_142_i),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_155_i)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Data[11]  (
	.Q(EBR_Wr_Data[11]),
	.D(N_141_i),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_155_i)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Data[10]  (
	.Q(EBR_Wr_Data[10]),
	.D(N_264_0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_155_i)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Data[9]  (
	.Q(EBR_Wr_Data[9]),
	.D(N_150),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_155_i)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Data[8]  (
	.Q(EBR_Wr_Data[8]),
	.D(N_138_i),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_155_i)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Data[7]  (
	.Q(EBR_Wr_Data[7]),
	.D(oEBR_Wr_Data_RNO[7]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_155_i)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Data[6]  (
	.Q(EBR_Wr_Data[6]),
	.D(N_223_0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_155_i)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Data[5]  (
	.Q(EBR_Wr_Data[5]),
	.D(N_148),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_155_i)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Data[4]  (
	.Q(EBR_Wr_Data[4]),
	.D(N_137_i),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_155_i)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Data[3]  (
	.Q(EBR_Wr_Data[3]),
	.D(N_191_0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_155_i)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Data[2]  (
	.Q(EBR_Wr_Data[2]),
	.D(N_136_i),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_155_i)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Data[1]  (
	.Q(EBR_Wr_Data[1]),
	.D(N_143),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_155_i)
);
// @42:132
  FD1P3DZ \oEBR_Wr_Data[0]  (
	.Q(EBR_Wr_Data[0]),
	.D(N_135_i),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_155_i)
);
// @42:132
  FD1P3DZ oEBR_Wr_En_Z (
	.Q(EBR_Wr_En),
	.D(oEBR_Wr_En),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @42:132
  FD1P3DZ \DDR_Data_Out_Rising_er[7]  (
	.Q(DDR_Data_Out_Rising[7]),
	.D(N_130),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_156_0)
);
// @42:132
  FD1P3DZ \DDR_Data_Out_Rising_er[5]  (
	.Q(DDR_Data_Out_Rising[5]),
	.D(N_351),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_156_0)
);
  LUT4 \cfg_No_RNO[0]  (
	.A(N_131),
	.B(N_172),
	.C(cfg_No_1_sqmuxa_2_0_a6_3),
	.D(cfg_No_s[0]),
	.Z(cfg_No_lm[0])
);
defparam \cfg_No_RNO[0] .INIT="0x7520";
  LUT4 \cfg_No_RNO[1]  (
	.A(N_131),
	.B(N_172),
	.C(cfg_No_1_sqmuxa_2_0_a6_3),
	.D(cfg_No_s[1]),
	.Z(cfg_No_lm[1])
);
defparam \cfg_No_RNO[1] .INIT="0x7520";
  LUT4 \cfg_No_RNO[2]  (
	.A(N_131),
	.B(N_168),
	.C(N_226),
	.D(cfg_No_s[2]),
	.Z(cfg_No_lm[2])
);
defparam \cfg_No_RNO[2] .INIT="0x7520";
  LUT4 \cfg_No_RNIC0Q22_cZ[3]  (
	.A(N_172),
	.B(cfg_No[3]),
	.C(cfg_No[1]),
	.D(GND),
	.Z(cfg_No_RNIC0Q22[3])
);
defparam \cfg_No_RNIC0Q22_cZ[3] .INIT="0x1010";
  LUT4 \CNT1_RNIO8LE[1]  (
	.A(CNT1[1]),
	.B(Op_Code[1]),
	.C(Op_Code[0]),
	.D(GND),
	.Z(CNT1_42_iv_i_a6_1_0[0])
);
defparam \CNT1_RNIO8LE[1] .INIT="0x4040";
  LUT4 \CNT1_RNIRL017[3]  (
	.A(N_106),
	.B(CNT1_RNIHCNH_0[0]),
	.C(cfg_No_RNIC0Q22_0[3]),
	.D(CNT1_42_iv_i_a6_1_0[0]),
	.Z(un1_CNT1_1_sqmuxa_0_i)
);
defparam \CNT1_RNIRL017[3] .INIT="0xBFAA";
  LUT4 \CNT1_RNIGJR32[0]  (
	.A(N_177),
	.B(Op_Code[0]),
	.C(N_155_i_1),
	.D(GND),
	.Z(N_155_i)
);
defparam \CNT1_RNIGJR32[0] .INIT="0x4040";
  LUT4 \CNT1_RNIRTFT[0]  (
	.A(Op_Code[1]),
	.B(CNT1[0]),
	.C(CNT1[1]),
	.D(CNT1[2]),
	.Z(N_155_i_1)
);
defparam \CNT1_RNIRTFT[0] .INIT="0x550D";
  LUT4 \CNT1_RNO[1]  (
	.A(CNT1_RNIOFQ4C[3]),
	.B(CNT1[0]),
	.C(CNT1[1]),
	.D(GND),
	.Z(CNT1_42[1])
);
defparam \CNT1_RNO[1] .INIT="0x2828";
  LUT4 \CNT1_RNI5F891[0]  (
	.A(N_168),
	.B(CNT1_RNIHCNH_0[0]),
	.C(Op_Code[0]),
	.D(Op_Code[1]),
	.Z(N_574)
);
defparam \CNT1_RNI5F891[0] .INIT="0x0010";
  LUT4 \oEBR_Wr_Data_RNO_0[11]  (
	.A(CNT1[0]),
	.B(CNT1[3]),
	.C(GND),
	.D(GND),
	.Z(oEBR_Wr_Data_5_3_171_i_i_a6_0_0)
);
defparam \oEBR_Wr_Data_RNO_0[11] .INIT="0x8888";
  LUT4 \oEBR_Wr_Data_RNO[3]  (
	.A(Op_Code[1]),
	.B(DDR_Data_In_Falling[3]),
	.C(GND),
	.D(GND),
	.Z(N_191_0)
);
defparam \oEBR_Wr_Data_RNO[3] .INIT="0x8888";
  LUT4 \oEBR_Wr_Data_RNO[6]  (
	.A(Op_Code[1]),
	.B(DDR_Data_In_Falling[6]),
	.C(GND),
	.D(GND),
	.Z(N_223_0)
);
defparam \oEBR_Wr_Data_RNO[6] .INIT="0x8888";
  LUT4 \oEBR_Wr_Data_RNO[14]  (
	.A(Op_Code[1]),
	.B(DDR_Data_In_Rising[6]),
	.C(GND),
	.D(GND),
	.Z(N_305_0)
);
defparam \oEBR_Wr_Data_RNO[14] .INIT="0x8888";
  LUT4 \CNT1_RNIHCNH_1_cZ[0]  (
	.A(CNT1[0]),
	.B(CNT1[1]),
	.C(GND),
	.D(GND),
	.Z(CNT1_RNIHCNH_1[0])
);
defparam \CNT1_RNIHCNH_1_cZ[0] .INIT="0xBBBB";
  LUT4 \CNT1_RNILGNH[3]  (
	.A(CNT1[2]),
	.B(CNT1[3]),
	.C(GND),
	.D(GND),
	.Z(N_168)
);
defparam \CNT1_RNILGNH[3] .INIT="0xEEEE";
  LUT4 \CNT1_RNIHCNH_0_cZ[0]  (
	.A(CNT1[0]),
	.B(CNT1[1]),
	.C(GND),
	.D(GND),
	.Z(CNT1_RNIHCNH_0[0])
);
defparam \CNT1_RNIHCNH_0_cZ[0] .INIT="0xDDDD";
  LUT4 \oEBR_Wr_Data_RNO[10]  (
	.A(Op_Code[1]),
	.B(DDR_Data_In_Rising[2]),
	.C(GND),
	.D(GND),
	.Z(N_264_0)
);
defparam \oEBR_Wr_Data_RNO[10] .INIT="0x8888";
  LUT4 \cfg_No_RNI008B[3]  (
	.A(Op_Code[0]),
	.B(cfg_No[3]),
	.C(GND),
	.D(GND),
	.Z(N_225)
);
defparam \cfg_No_RNI008B[3] .INIT="0x1111";
  LUT4 \CNT1_RNIHCNH_cZ[0]  (
	.A(CNT1[0]),
	.B(CNT1[1]),
	.C(GND),
	.D(GND),
	.Z(CNT1_RNIHCNH[0])
);
defparam \CNT1_RNIHCNH_cZ[0] .INIT="0xEEEE";
  LUT4 \CNT1_RNIBIOB_cZ[3]  (
	.A(Op_Code[1]),
	.B(CNT1[3]),
	.C(GND),
	.D(GND),
	.Z(CNT1_RNIBIOB[3])
);
defparam \CNT1_RNIBIOB_cZ[3] .INIT="0xDDDD";
  LUT4 \DDR_Data_Out_Falling_RNO_1[1]  (
	.A(cfg_No[1]),
	.B(cfg_No[3]),
	.C(GND),
	.D(GND),
	.Z(N_119)
);
defparam \DDR_Data_Out_Falling_RNO_1[1] .INIT="0xDDDD";
  LUT4 \CNT1_RNIHCNH_2_cZ[0]  (
	.A(CNT1[0]),
	.B(CNT1[1]),
	.C(GND),
	.D(GND),
	.Z(CNT1_RNIHCNH_2[0])
);
defparam \CNT1_RNIHCNH_2_cZ[0] .INIT="0x7777";
  LUT4 un1_CNT1_1_sqmuxa_0_i_0_a2_0 (
	.A(Op_Code[0]),
	.B(Op_Code[1]),
	.C(GND),
	.D(GND),
	.Z(N_223)
);
defparam un1_CNT1_1_sqmuxa_0_i_0_a2_0.INIT="0x8888";
  LUT4 \cfg_No_RNI0DMG[3]  (
	.A(cfg_No[1]),
	.B(cfg_No[3]),
	.C(GND),
	.D(GND),
	.Z(N_175)
);
defparam \cfg_No_RNI0DMG[3] .INIT="0xBBBB";
  LUT4 \oEBR_Wr_Data_RNO[15]  (
	.A(Op_Code[1]),
	.B(DDR_Data_In_Rising[7]),
	.C(GND),
	.D(GND),
	.Z(N_314_0)
);
defparam \oEBR_Wr_Data_RNO[15] .INIT="0x8888";
  LUT4 \CNT1_RNIIDNH_cZ[0]  (
	.A(CNT1[0]),
	.B(CNT1[2]),
	.C(GND),
	.D(GND),
	.Z(CNT1_RNIIDNH[0])
);
defparam \CNT1_RNIIDNH_cZ[0] .INIT="0x8888";
  LUT4 \cfg_No_RNIQ9U21[1]  (
	.A(CNT1_RNIHCNH_1[0]),
	.B(CNT1[2]),
	.C(cfg_No[1]),
	.D(GND),
	.Z(cfg_No_1_sqmuxa_2_0_a6_1)
);
defparam \cfg_No_RNIQ9U21[1] .INIT="0x4040";
  LUT4 \CNT2_RNI75K61[10]  (
	.A(CNT2[3]),
	.B(CNT2[7]),
	.C(CNT2[8]),
	.D(CNT2[10]),
	.Z(CNT215_11)
);
defparam \CNT2_RNI75K61[10] .INIT="0x0001";
  LUT4 \CNT2_RNI42K61[12]  (
	.A(CNT2[2]),
	.B(CNT2[5]),
	.C(CNT2[6]),
	.D(CNT2[12]),
	.Z(CNT215_10)
);
defparam \CNT2_RNI42K61[12] .INIT="0x0080";
  LUT4 \CNT2_RNI31K61[14]  (
	.A(CNT2[0]),
	.B(CNT2[1]),
	.C(CNT2[9]),
	.D(CNT2[14]),
	.Z(CNT215_9)
);
defparam \CNT2_RNI31K61[14] .INIT="0x0001";
  LUT4 \CNT2_RNI4V441[11]  (
	.A(CNT2[4]),
	.B(CNT2[11]),
	.C(CNT2[13]),
	.D(CNT2[15]),
	.Z(CNT215_8)
);
defparam \CNT2_RNI4V441[11] .INIT="0x0001";
  LUT4 \CNT1_RNII0HN[1]  (
	.A(Op_Code[0]),
	.B(Op_Code[1]),
	.C(CNT1[1]),
	.D(CNT1[2]),
	.Z(un1_iOp_Code_12_i_0)
);
defparam \CNT1_RNII0HN[1] .INIT="0xDDFD";
  LUT4 oPSRAM_CE_RNO_3 (
	.A(Op_Code[0]),
	.B(Op_Code[1]),
	.C(CNT1[0]),
	.D(CNT1[1]),
	.Z(un1_DDR_Data_Out_Falling_1_sqmuxa_1_i_a6_1)
);
defparam oPSRAM_CE_RNO_3.INIT="0x0802";
  LUT4 \cfg_No_RNIE8D11[4]  (
	.A(cfg_No[4]),
	.B(cfg_No[5]),
	.C(cfg_No[6]),
	.D(cfg_No[7]),
	.Z(N_269)
);
defparam \cfg_No_RNIE8D11[4] .INIT="0xFFFE";
  LUT4 \CNT1_RNIQSFT[0]  (
	.A(Op_Code[0]),
	.B(CNT1[0]),
	.C(CNT1[1]),
	.D(CNT1[2]),
	.Z(N_217)
);
defparam \CNT1_RNIQSFT[0] .INIT="0x000B";
  LUT4 oPSRAM_CE_RNO (
	.A(N_168),
	.B(Op_Code[0]),
	.C(CNT1[1]),
	.D(GND),
	.Z(N_154)
);
defparam oPSRAM_CE_RNO.INIT="0xAEAE";
  LUT4 fab2oe_RNO_0 (
	.A(N_168),
	.B(Op_Code[0]),
	.C(GND),
	.D(GND),
	.Z(N_152)
);
defparam fab2oe_RNO_0.INIT="0x7777";
  LUT4 \oEBR_Wr_Data_RNO[1]  (
	.A(CNT1_RNIHCNH_0[0]),
	.B(Op_Code[1]),
	.C(DDR_Data_In_Falling[1]),
	.D(GND),
	.Z(N_143)
);
defparam \oEBR_Wr_Data_RNO[1] .INIT="0xEAEA";
  LUT4 oOp_Done_RNO_1 (
	.A(Op_Code[0]),
	.B(Op_Code[1]),
	.C(CNT1[1]),
	.D(GND),
	.Z(N_195)
);
defparam oOp_Done_RNO_1.INIT="0x1313";
  LUT4 \DDR_Data_Out_Falling_RNO_0[6]  (
	.A(Op_Code[0]),
	.B(CNT1[0]),
	.C(CNT1[1]),
	.D(GND),
	.Z(N_196)
);
defparam \DDR_Data_Out_Falling_RNO_0[6] .INIT="0x1313";
  LUT4 \oEBR_Wr_Data_RNO[5]  (
	.A(CNT1_RNIHCNH_2[0]),
	.B(Op_Code[1]),
	.C(DDR_Data_In_Falling[5]),
	.D(GND),
	.Z(N_148)
);
defparam \oEBR_Wr_Data_RNO[5] .INIT="0xD5D5";
  LUT4 \CNT1_RNIGUGN[0]  (
	.A(CNT1_RNIHCNH[0]),
	.B(N_223),
	.C(GND),
	.D(GND),
	.Z(N_226)
);
defparam \CNT1_RNIGUGN[0] .INIT="0x4444";
  LUT4 \oEBR_Wr_Data_RNO[9]  (
	.A(CNT1_RNIHCNH_2[0]),
	.B(Op_Code[1]),
	.C(DDR_Data_In_Rising[1]),
	.D(GND),
	.Z(N_150)
);
defparam \oEBR_Wr_Data_RNO[9] .INIT="0xD5D5";
  LUT4 \oEBR_Wr_Data_RNO_cZ[7]  (
	.A(CNT1_RNIHCNH[0]),
	.B(Op_Code[1]),
	.C(DDR_Data_In_Falling[7]),
	.D(GND),
	.Z(oEBR_Wr_Data_RNO[7])
);
defparam \oEBR_Wr_Data_RNO_cZ[7] .INIT="0xD5D5";
  LUT4 \oEBR_Wr_Data_RNO_cZ[13]  (
	.A(CNT1_RNIHCNH_1[0]),
	.B(Op_Code[1]),
	.C(DDR_Data_In_Rising[5]),
	.D(GND),
	.Z(oEBR_Wr_Data_RNO[13])
);
defparam \oEBR_Wr_Data_RNO_cZ[13] .INIT="0xD5D5";
  LUT4 oOp_Done_RNO_4 (
	.A(CNT1_RNIHCNH_2[0]),
	.B(Op_Code[0]),
	.C(CNT1[2]),
	.D(CNT1[3]),
	.Z(un1_oOp_Done_0_sqmuxa_i_0)
);
defparam oOp_Done_RNO_4.INIT="0x08CC";
  LUT4 \DDR_Data_Out_Rising_RNO_0[6]  (
	.A(CNT1_RNIHCNH[0]),
	.B(Op_Code[0]),
	.C(CNT1[1]),
	.D(CNT1[2]),
	.Z(DDR_Data_Out_Rising_5_0_268_i_0)
);
defparam \DDR_Data_Out_Rising_RNO_0[6] .INIT="0x0C5D";
  LUT4 oEBR_Wr_En_RNO_2 (
	.A(CNT1_RNIHCNH_2[0]),
	.B(CNT1_RNIBIOB[3]),
	.C(Op_Code[1]),
	.D(CNT1[2]),
	.Z(un1_oEBR_Wr_En_1_sqmuxa_0_1)
);
defparam oEBR_Wr_En_RNO_2.INIT="0x3337";
  LUT4 \DDR_Data_Out_Falling_RNO_0[0]  (
	.A(N_269),
	.B(cfg_No[0]),
	.C(cfg_No[2]),
	.D(cfg_No[3]),
	.Z(DDR_Data_Out_Falling_6_4_298_0_2)
);
defparam \DDR_Data_Out_Falling_RNO_0[0] .INIT="0xFFBF";
  LUT4 fab2oe_RNO_1 (
	.A(Op_Code[0]),
	.B(CNT1[0]),
	.C(CNT1[1]),
	.D(CNT1[2]),
	.Z(un1_fab2oe_2_sqmuxa_0_1)
);
defparam fab2oe_RNO_1.INIT="0xF7F6";
  LUT4 \DDR_Data_Out_Falling_RNO_0[1]  (
	.A(N_119),
	.B(N_269),
	.C(cfg_No[0]),
	.D(cfg_No[2]),
	.Z(DDR_Data_Out_Falling_6_3_310_0_1)
);
defparam \DDR_Data_Out_Falling_RNO_0[1] .INIT="0xEEFE";
  LUT4 \DDR_Data_Out_Falling_RNO_2[2]  (
	.A(N_175),
	.B(Op_Code[0]),
	.C(CNT1[1]),
	.D(cfg_No[0]),
	.Z(DDR_Data_Out_Falling_6_2_322_i_a6_0_1)
);
defparam \DDR_Data_Out_Falling_RNO_2[2] .INIT="0x0004";
  LUT4 oPSRAM_CE_RNO_2 (
	.A(CNT1_RNIHCNH_0[0]),
	.B(CNT1_RNIBIOB[3]),
	.C(Op_Code[0]),
	.D(GND),
	.Z(N_215)
);
defparam oPSRAM_CE_RNO_2.INIT="0x0101";
  LUT4 \CNT1_RNI5F891_0[2]  (
	.A(CNT1_RNIHCNH_1[0]),
	.B(CNT1_RNIBIOB[3]),
	.C(Op_Code[0]),
	.D(CNT1[2]),
	.Z(N_202)
);
defparam \CNT1_RNI5F891_0[2] .INIT="0x0100";
  LUT4 oOp_Done_RNO_2 (
	.A(CNT1_RNIHCNH[0]),
	.B(Op_Code[1]),
	.C(CNT1[2]),
	.D(CNT1[3]),
	.Z(N_219)
);
defparam oOp_Done_RNO_2.INIT="0x080C";
  LUT4 oPSRAM_CE_RNO_1_cZ (
	.A(CNT1_RNIHCNH_2[0]),
	.B(N_223),
	.C(CNT1[3]),
	.D(GND),
	.Z(oPSRAM_CE_RNO_1)
);
defparam oPSRAM_CE_RNO_1_cZ.INIT="0x4040";
  LUT4 \CNT1_RNI6TE31[3]  (
	.A(CNT1_RNIHCNH_2[0]),
	.B(CNT1[2]),
	.C(CNT1[3]),
	.D(GND),
	.Z(N_177)
);
defparam \CNT1_RNI6TE31[3] .INIT="0x8383";
  LUT4 oEBR_Wr_En_RNO_0 (
	.A(CNT1_RNIHCNH_1[0]),
	.B(Op_Code[1]),
	.C(CNT1[2]),
	.D(GND),
	.Z(N_147)
);
defparam oEBR_Wr_En_RNO_0.INIT="0xCDCD";
  LUT4 \oEBR_Wr_Data_RNO_0[8]  (
	.A(CNT1_RNIHCNH_0[0]),
	.B(Op_Code[1]),
	.C(CNT1[3]),
	.D(GND),
	.Z(N_193)
);
defparam \oEBR_Wr_Data_RNO_0[8] .INIT="0x1010";
  LUT4 oOp_Done_RNO_3 (
	.A(CNT1_RNIHCNH_2[0]),
	.B(Op_Code[0]),
	.C(Op_Code[1]),
	.D(CNT1[2]),
	.Z(N_221)
);
defparam oOp_Done_RNO_3.INIT="0x2000";
  LUT4 \CNT1_RNIPRFT[1]  (
	.A(CNT1_RNIHCNH_2[0]),
	.B(Op_Code[0]),
	.C(CNT1[1]),
	.D(GND),
	.Z(N_160)
);
defparam \CNT1_RNIPRFT[1] .INIT="0xE2E2";
  LUT4 \oEBR_Wr_Data_RNO[2]  (
	.A(CNT1_RNIIDNH[0]),
	.B(Op_Code[1]),
	.C(DDR_Data_In_Falling[2]),
	.D(GND),
	.Z(N_136_i)
);
defparam \oEBR_Wr_Data_RNO[2] .INIT="0x5151";
  LUT4 oPSRAM_RST_RNO_0 (
	.A(CNT1_RNIHCNH_1[0]),
	.B(N_168),
	.C(CNT1_RNIHCNH_0[0]),
	.D(oPSRAM_RST_c),
	.Z(N_146)
);
defparam oPSRAM_RST_RNO_0.INIT="0x11DF";
  LUT4 \CNT1_RNI5F891_cZ[2]  (
	.A(CNT1_RNIHCNH[0]),
	.B(CNT1_RNIBIOB[3]),
	.C(Op_Code[0]),
	.D(CNT1[2]),
	.Z(CNT1_RNI5F891[2])
);
defparam \CNT1_RNI5F891_cZ[2] .INIT="0xFEDC";
  LUT4 \oEBR_Wr_Data_RNO[0]  (
	.A(CNT1_RNIHCNH_1[0]),
	.B(Op_Code[1]),
	.C(CNT1[2]),
	.D(DDR_Data_In_Falling[0]),
	.Z(N_135_i)
);
defparam \oEBR_Wr_Data_RNO[0] .INIT="0xA820";
  LUT4 \cfg_No_RNI5SUP1[1]  (
	.A(CNT1_RNIBIOB[3]),
	.B(N_225),
	.C(cfg_No_1_sqmuxa_2_0_a6_1),
	.D(GND),
	.Z(cfg_No_1_sqmuxa_2_0_a6_3)
);
defparam \cfg_No_RNI5SUP1[1] .INIT="0x4040";
  LUT4 oEBR_Wr_En_RNO_1 (
	.A(CNT1_RNIHCNH_2[0]),
	.B(Op_Code[0]),
	.C(Op_Code[1]),
	.D(un1_oEBR_Wr_En_1_sqmuxa_0_1),
	.Z(un1_oEBR_Wr_En_1_sqmuxa_0_2)
);
defparam oEBR_Wr_En_RNO_1.INIT="0xFFB3";
  LUT4 \DDR_Data_Out_Falling_RNO_0[3]  (
	.A(N_160),
	.B(cfg_No[1]),
	.C(cfg_No[3]),
	.D(GND),
	.Z(DDR_Data_Out_Falling_6_1_334_0_0)
);
defparam \DDR_Data_Out_Falling_RNO_0[3] .INIT="0xEBEB";
  LUT4 \DDR_Data_Out_Falling_RNO_3[2]  (
	.A(N_160),
	.B(cfg_No[0]),
	.C(cfg_No[1]),
	.D(cfg_No[3]),
	.Z(DDR_Data_Out_Falling_6_2_322_i_a6_1)
);
defparam \DDR_Data_Out_Falling_RNO_3[2] .INIT="0x0014";
  LUT4 \CNT2_RNII71O4[10]  (
	.A(CNT215_8),
	.B(CNT215_9),
	.C(CNT215_10),
	.D(CNT215_11),
	.Z(CNT215)
);
defparam \CNT2_RNII71O4[10] .INIT="0x8000";
  LUT4 \CNT1_RNIGJR32_cZ[2]  (
	.A(CNT1_RNIHCNH[0]),
	.B(CNT1_RNIBIOB[3]),
	.C(N_217),
	.D(CNT1[2]),
	.Z(CNT1_RNIGJR32[2])
);
defparam \CNT1_RNIGJR32_cZ[2] .INIT="0xFEFC";
  LUT4 \CNT1_RNIAUGI2[3]  (
	.A(N_202),
	.B(N_226),
	.C(CNT1[2]),
	.D(CNT1[3]),
	.Z(un1_iOp_Code_9_0)
);
defparam \CNT1_RNIAUGI2[3] .INIT="0xEAAE";
  LUT4 \CNT1_RNIMMB61[3]  (
	.A(CNT1_RNIHCNH_0[0]),
	.B(Op_Code[1]),
	.C(CNT1[2]),
	.D(CNT1[3]),
	.Z(N_124)
);
defparam \CNT1_RNIMMB61[3] .INIT="0x4FFE";
  LUT4 \cfg_No_RNICJ3I1[2]  (
	.A(N_269),
	.B(cfg_No[0]),
	.C(cfg_No[2]),
	.D(GND),
	.Z(N_172)
);
defparam \cfg_No_RNICJ3I1[2] .INIT="0xFBFB";
  LUT4 \cfg_No_RNIFRFR1[2]  (
	.A(CNT1_RNIHCNH_2[0]),
	.B(N_269),
	.C(cfg_No[2]),
	.D(GND),
	.Z(N_228)
);
defparam \cfg_No_RNIFRFR1[2] .INIT="0x0101";
  LUT4 \oEBR_Wr_Data_RNO[12]  (
	.A(CNT1_RNIIDNH[0]),
	.B(Op_Code[1]),
	.C(CNT1[1]),
	.D(DDR_Data_In_Rising[4]),
	.Z(N_142_i)
);
defparam \oEBR_Wr_Data_RNO[12] .INIT="0x0501";
  LUT4 \oEBR_Wr_Data_RNO[11]  (
	.A(Op_Code[1]),
	.B(CNT1[1]),
	.C(DDR_Data_In_Rising[3]),
	.D(oEBR_Wr_Data_5_3_171_i_i_a6_0_0),
	.Z(N_141_i)
);
defparam \oEBR_Wr_Data_RNO[11] .INIT="0x2031";
  LUT4 \oEBR_Wr_Data_RNO[4]  (
	.A(CNT1_RNIHCNH[0]),
	.B(CNT1_RNIIDNH[0]),
	.C(Op_Code[1]),
	.D(DDR_Data_In_Falling[4]),
	.Z(N_137_i)
);
defparam \oEBR_Wr_Data_RNO[4] .INIT="0x2202";
  LUT4 oe_DQS_DM_RNO (
	.A(N_168),
	.B(N_226),
	.C(oe_DQS_DM),
	.D(GND),
	.Z(oe_DQS_DM_0)
);
defparam oe_DQS_DM_RNO.INIT="0xB0B0";
  LUT4 oPSRAM_RST_RNO (
	.A(N_146),
	.B(Op_Code[0]),
	.C(Op_Code[1]),
	.D(oPSRAM_RST_c),
	.Z(oPSRAM_RST)
);
defparam oPSRAM_RST_RNO.INIT="0xF704";
  LUT4 oPSRAM_CE_RNO_0_cZ (
	.A(N_168),
	.B(oPSRAM_CE_RNO_1),
	.C(N_215),
	.D(un1_DDR_Data_Out_Falling_1_sqmuxa_1_i_a6_1),
	.Z(oPSRAM_CE_RNO_0)
);
defparam oPSRAM_CE_RNO_0_cZ.INIT="0xFDFC";
  LUT4 oOp_Done_RNO_0_cZ (
	.A(N_219),
	.B(N_221),
	.C(N_226),
	.D(un1_oOp_Done_0_sqmuxa_i_0),
	.Z(oOp_Done_RNO_0)
);
defparam oOp_Done_RNO_0_cZ.INIT="0xFFFE";
  LUT4 \cfg_No_RNIC5EN2[0]  (
	.A(N_225),
	.B(N_228),
	.C(cfg_No[0]),
	.D(cfg_No[1]),
	.Z(N_182)
);
defparam \cfg_No_RNIC5EN2[0] .INIT="0x0880";
  LUT4 \CNT2_RNINM916[10]  (
	.A(N_574),
	.B(CNT215),
	.C(GND),
	.D(GND),
	.Z(CNT2_1_sqmuxa)
);
defparam \CNT2_RNINM916[10] .INIT="0x8888";
  LUT4 \cfg_No_RNIC0Q22_0_cZ[3]  (
	.A(N_172),
	.B(N_175),
	.C(GND),
	.D(GND),
	.Z(cfg_No_RNIC0Q22_0[3])
);
defparam \cfg_No_RNIC0Q22_0_cZ[3] .INIT="0xEEEE";
  LUT4 \oEBR_Wr_Data_RNO[8]  (
	.A(CNT1_RNIHCNH_1[0]),
	.B(N_193),
	.C(Op_Code[1]),
	.D(DDR_Data_In_Rising[0]),
	.Z(N_138_i)
);
defparam \oEBR_Wr_Data_RNO[8] .INIT="0x2202";
  LUT4 \DDR_Data_Out_Falling_RNO[0]  (
	.A(CNT1_RNIGJR32[2]),
	.B(N_160),
	.C(DDR_Data_Out_Falling[0]),
	.D(DDR_Data_Out_Falling_6_4_298_0_2),
	.Z(DDR_Data_Out_Falling_4)
);
defparam \DDR_Data_Out_Falling_RNO[0] .INIT="0xA0B1";
  LUT4 \DDR_Data_Out_Falling_RNO[1]  (
	.A(CNT1_RNIGJR32[2]),
	.B(N_160),
	.C(DDR_Data_Out_Falling[1]),
	.D(DDR_Data_Out_Falling_6_3_310_0_1),
	.Z(DDR_Data_Out_Falling_3)
);
defparam \DDR_Data_Out_Falling_RNO[1] .INIT="0xA0B1";
  LUT4 \DDR_Data_Out_Falling_RNO[6]  (
	.A(CNT1_RNIGJR32[2]),
	.B(CNT1_RNIHCNH_2[0]),
	.C(N_196),
	.D(DDR_Data_Out_Falling[6]),
	.Z(DDR_Data_Out_Falling_0)
);
defparam \DDR_Data_Out_Falling_RNO[6] .INIT="0xAE04";
  LUT4 \DDR_Data_Out_Falling_RNO[7]  (
	.A(CNT1_RNIGJR32[2]),
	.B(CNT1[1]),
	.C(CNT1[2]),
	.D(DDR_Data_Out_Falling[7]),
	.Z(DDR_Data_Out_Falling_scalar)
);
defparam \DDR_Data_Out_Falling_RNO[7] .INIT="0xAB01";
  LUT4 \oEBR_Wr_Addr_1_RNO[0]  (
	.A(N_177),
	.B(EBR_Wr_Addr[0]),
	.C(CNT1[0]),
	.D(un1_iOp_Code_12_i_0),
	.Z(oEBR_Wr_Addr_1_1)
);
defparam \oEBR_Wr_Addr_1_RNO[0] .INIT="0xCCD8";
  LUT4 \oEBR_Wr_Addr_1_RNO[1]  (
	.A(N_177),
	.B(EBR_Wr_Addr[1]),
	.C(CNT1[1]),
	.D(un1_iOp_Code_12_i_0),
	.Z(oEBR_Wr_Addr_1_0)
);
defparam \oEBR_Wr_Addr_1_RNO[1] .INIT="0xCCD8";
  LUT4 \oEBR_Wr_Addr_1_RNO[2]  (
	.A(N_177),
	.B(EBR_Wr_Addr[2]),
	.C(CNT1[3]),
	.D(un1_iOp_Code_12_i_0),
	.Z(oEBR_Wr_Addr_1)
);
defparam \oEBR_Wr_Addr_1_RNO[2] .INIT="0xCCD8";
  LUT4 fab2oe_RNO (
	.A(N_152),
	.B(CNT1_RNIBIOB[3]),
	.C(fab2oe),
	.D(un1_fab2oe_2_sqmuxa_0_1),
	.Z(fab2oe_0)
);
defparam fab2oe_RNO.INIT="0xF0E2";
  LUT4 \CNT1_RNIIF5A6[3]  (
	.A(N_124),
	.B(Op_Code[0]),
	.C(CNT1[3]),
	.D(CNT215),
	.Z(un1_CNT1_0_sqmuxa_i_0)
);
defparam \CNT1_RNIIF5A6[3] .INIT="0x8C88";
  LUT4 \DDR_Data_Out_Falling_RNO_1[2]  (
	.A(N_269),
	.B(DDR_Data_Out_Falling_6_2_322_i_a6_0_1),
	.C(DDR_Data_Out_Falling_6_2_322_i_a6_1),
	.D(cfg_No[2]),
	.Z(DDR_Data_Out_Falling_6_2_322_i_0)
);
defparam \DDR_Data_Out_Falling_RNO_1[2] .INIT="0x0054";
  LUT4 \CNT1_RNO_0[0]  (
	.A(cfg_No_RNIC0Q22_0[3]),
	.B(N_226),
	.C(CNT1[2]),
	.D(CNT1[3]),
	.Z(N_187)
);
defparam \CNT1_RNO_0[0] .INIT="0x8000";
  LUT4 \DDR_Data_Out_Falling_RNO_0[2]  (
	.A(N_175),
	.B(N_228),
	.C(Op_Code[0]),
	.D(cfg_No[0]),
	.Z(N_211)
);
defparam \DDR_Data_Out_Falling_RNO_0[2] .INIT="0x0004";
  LUT4 \cfg_No_RNITV2F2[0]  (
	.A(N_225),
	.B(N_228),
	.C(cfg_No[0]),
	.D(GND),
	.Z(N_351)
);
defparam \cfg_No_RNITV2F2[0] .INIT="0x0808";
  LUT4 oOp_Done_RNI3V7K6 (
	.A(N_59),
	.B(N_92),
	.C(CNT_Rising_0),
	.D(Op_Done),
	.Z(N_12)
);
defparam oOp_Done_RNI3V7K6.INIT="0xEAAA";
  LUT4 oEBR_Wr_En_RNO (
	.A(N_147),
	.B(N_177),
	.C(EBR_Wr_En),
	.D(un1_oEBR_Wr_En_1_sqmuxa_0_2),
	.Z(oEBR_Wr_En)
);
defparam oEBR_Wr_En_RNO.INIT="0xF0D1";
  LUT4 oOp_Done_RNO (
	.A(oOp_Done_RNO_0),
	.B(N_195),
	.C(Op_Done),
	.D(CNT1[0]),
	.Z(oOp_Done)
);
defparam oOp_Done_RNO.INIT="0xB1A0";
  LUT4 \DDR_Data_Out_Falling_RNO[3]  (
	.A(CNT1_RNIGJR32[2]),
	.B(N_172),
	.C(DDR_Data_Out_Falling[3]),
	.D(DDR_Data_Out_Falling_6_1_334_0_0),
	.Z(DDR_Data_Out_Falling_1)
);
defparam \DDR_Data_Out_Falling_RNO[3] .INIT="0xA0B1";
  LUT4 \CNT1_RNI2N593_cZ[2]  (
	.A(CNT1_RNIHCNH_1[0]),
	.B(CNT1_RNIBIOB[3]),
	.C(cfg_No_RNIC0Q22[3]),
	.D(CNT1[2]),
	.Z(CNT1_RNI2N593[2])
);
defparam \CNT1_RNI2N593_cZ[2] .INIT="0x3233";
  LUT4 \DDR_Data_Out_Rising_er_RNO[7]  (
	.A(CNT1_RNIHCNH[0]),
	.B(N_182),
	.C(CNT1[2]),
	.D(cfg_No[1]),
	.Z(N_130)
);
defparam \DDR_Data_Out_Rising_er_RNO[7] .INIT="0xCD05";
  LUT4 \DDR_Data_Out_Rising_RNO[4]  (
	.A(CNT1_RNI5F891[2]),
	.B(N_182),
	.C(DDR_Data_Out_Rising[4]),
	.D(cfg_No[1]),
	.Z(DDR_Data_Out_Rising_2)
);
defparam \DDR_Data_Out_Rising_RNO[4] .INIT="0xE4A0";
  LUT4 \DDR_Data_Out_Rising_RNO[6]  (
	.A(CNT1_RNI5F891[2]),
	.B(N_182),
	.C(DDR_Data_Out_Rising[6]),
	.D(DDR_Data_Out_Rising_5_0_268_i_0),
	.Z(DDR_Data_Out_Rising_0)
);
defparam \DDR_Data_Out_Rising_RNO[6] .INIT="0xF5E4";
  LUT4 \CNT1_RNIDHBN4[3]  (
	.A(cfg_No_RNIC0Q22_0[3]),
	.B(cfg_No_RNIC0Q22[3]),
	.C(CNT1[2]),
	.D(CNT1[3]),
	.Z(N_131)
);
defparam \CNT1_RNIDHBN4[3] .INIT="0x5FCF";
  LUT4 \CNT1_RNIOFQ4C_cZ[3]  (
	.A(cfg_No_RNIC0Q22_0[3]),
	.B(CNT1_RNI2N593[2]),
	.C(CNT1_42_iv_i_a6_1_0[0]),
	.D(un1_CNT1_0_sqmuxa_i_0),
	.Z(CNT1_RNIOFQ4C[3])
);
defparam \CNT1_RNIOFQ4C_cZ[3] .INIT="0xFFDC";
  LUT4 \CNT1_RNI60QT3[3]  (
	.A(CNT1_RNI2N593[2]),
	.B(Op_Code[0]),
	.C(CNT1[2]),
	.D(CNT1[3]),
	.Z(N_106)
);
defparam \CNT1_RNI60QT3[3] .INIT="0xAEEE";
  LUT4 \DDR_Data_Out_Rising_RNO[3]  (
	.A(CNT1_RNI5F891[2]),
	.B(DDR_Data_Out_Rising[3]),
	.C(N_351),
	.D(cfg_No[1]),
	.Z(DDR_Data_Out_Rising_3)
);
defparam \DDR_Data_Out_Rising_RNO[3] .INIT="0x88D8";
  LUT4 \DDR_Data_Out_Falling_RNO[2]  (
	.A(CNT1_RNIGJR32[2]),
	.B(N_211),
	.C(DDR_Data_Out_Falling[2]),
	.D(DDR_Data_Out_Falling_6_2_322_i_0),
	.Z(DDR_Data_Out_Falling_2)
);
defparam \DDR_Data_Out_Falling_RNO[2] .INIT="0xF5E4";
  LUT4 \CNT1_RNO_1_cZ[0]  (
	.A(CNT1_RNIOFQ4C[3]),
	.B(CNT1[0]),
	.C(GND),
	.D(GND),
	.Z(CNT1_RNO_1[0])
);
defparam \CNT1_RNO_1_cZ[0] .INIT="0x6666";
  LUT4 \CNT1_RNI9SHMC[0]  (
	.A(CNT1_RNIOFQ4C[3]),
	.B(CNT1[0]),
	.C(CNT1[1]),
	.D(GND),
	.Z(un1_CNT1_58_c2)
);
defparam \CNT1_RNI9SHMC[0] .INIT="0x8080";
  LUT4 \CNT1_RNO_cZ[0]  (
	.A(N_106),
	.B(N_187),
	.C(CNT1_RNO_1[0]),
	.D(CNT1_42_iv_i_a6_1_0[0]),
	.Z(CNT1_RNO[0])
);
defparam \CNT1_RNO_cZ[0] .INIT="0xFCEC";
  LUT4 \CNT1_RNO[2]  (
	.A(CNT1[2]),
	.B(un1_CNT1_1_sqmuxa_0_i),
	.C(un1_CNT1_58_c2),
	.D(GND),
	.Z(CNT1_42[2])
);
defparam \CNT1_RNO[2] .INIT="0x4848";
  LUT4 \CNT1_RNO[3]  (
	.A(CNT1[2]),
	.B(CNT1[3]),
	.C(un1_CNT1_1_sqmuxa_0_i),
	.D(un1_CNT1_58_c2),
	.Z(CNT1_42[3])
);
defparam \CNT1_RNO[3] .INIT="0x60C0";
// @42:132
  LUT4 \DDR_Data_Out_Rising_sbtinv[7]  (
	.A(CNT1_RNI5F891[2]),
	.B(GND),
	.C(GND),
	.D(GND),
	.Z(N_156_0)
);
defparam \DDR_Data_Out_Rising_sbtinv[7] .INIT="0x5555";
  CCU2_B \CNT2_RNO[15]  (
	.CIN(un1_CNT2_13_cry_14),
	.A0(CNT2[15]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_1),
	.S0(CNT2_RNO_S0[15]),
	.S1(N_2)
);
defparam \CNT2_RNO[15] .INIT0="0x55AA";
defparam \CNT2_RNO[15] .INIT1="0xC33C";
// @42:159
  CCU2_B un1_CNT2_13_cry_13_c_0 (
	.CIN(un1_CNT2_13_cry_12),
	.A0(GND),
	.A1(GND),
	.B0(CNT2[13]),
	.B1(CNT2[14]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT2_13_cry_14),
	.S0(un1_CNT2_13_cry_13_c_0_S0),
	.S1(un1_CNT2_13_cry_13_c_0_S1)
);
defparam un1_CNT2_13_cry_13_c_0.INIT0="0x9966";
defparam un1_CNT2_13_cry_13_c_0.INIT1="0x9966";
// @42:159
  CCU2_B un1_CNT2_13_cry_11_c_0 (
	.CIN(un1_CNT2_13_cry_10),
	.A0(GND),
	.A1(GND),
	.B0(CNT2[11]),
	.B1(CNT2[12]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT2_13_cry_12),
	.S0(un1_CNT2_13_cry_11_c_0_S0),
	.S1(un1_CNT2_13_cry_11_c_0_S1)
);
defparam un1_CNT2_13_cry_11_c_0.INIT0="0x9966";
defparam un1_CNT2_13_cry_11_c_0.INIT1="0x9966";
// @42:159
  CCU2_B un1_CNT2_13_cry_9_c_0 (
	.CIN(un1_CNT2_13_cry_8),
	.A0(GND),
	.A1(GND),
	.B0(CNT2[9]),
	.B1(CNT2[10]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT2_13_cry_10),
	.S0(un1_CNT2_13_cry_9_c_0_S0),
	.S1(un1_CNT2_13_cry_9_c_0_S1)
);
defparam un1_CNT2_13_cry_9_c_0.INIT0="0x9966";
defparam un1_CNT2_13_cry_9_c_0.INIT1="0x9966";
// @42:159
  CCU2_B un1_CNT2_13_cry_7_c_0 (
	.CIN(un1_CNT2_13_cry_6),
	.A0(GND),
	.A1(GND),
	.B0(CNT2[7]),
	.B1(CNT2[8]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT2_13_cry_8),
	.S0(un1_CNT2_13_cry_7_c_0_S0),
	.S1(un1_CNT2_13_cry_7_c_0_S1)
);
defparam un1_CNT2_13_cry_7_c_0.INIT0="0x9966";
defparam un1_CNT2_13_cry_7_c_0.INIT1="0x9966";
// @42:159
  CCU2_B un1_CNT2_13_cry_5_c_0 (
	.CIN(un1_CNT2_13_cry_4),
	.A0(CNT2_1_sqmuxa),
	.A1(CNT2_1_sqmuxa),
	.B0(CNT2[5]),
	.B1(CNT2[6]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT2_13_cry_6),
	.S0(CNT2_5[5]),
	.S1(CNT2_5[6])
);
defparam un1_CNT2_13_cry_5_c_0.INIT0="0x1144";
defparam un1_CNT2_13_cry_5_c_0.INIT1="0x1144";
// @42:159
  CCU2_B un1_CNT2_13_cry_3_c_0 (
	.CIN(un1_CNT2_13_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(CNT2[3]),
	.B1(CNT2[4]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT2_13_cry_4),
	.S0(un1_CNT2_13_cry_3_c_0_S0),
	.S1(un1_CNT2_13_cry_3_c_0_S1)
);
defparam un1_CNT2_13_cry_3_c_0.INIT0="0x9966";
defparam un1_CNT2_13_cry_3_c_0.INIT1="0x9966";
// @42:159
  CCU2_B un1_CNT2_13_cry_1_c_0 (
	.CIN(un1_CNT2_13_cry_0),
	.A0(GND),
	.A1(CNT2_1_sqmuxa),
	.B0(CNT2[1]),
	.B1(CNT2[2]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT2_13_cry_2),
	.S0(un1_CNT2_13_cry_1_c_0_S0),
	.S1(CNT2_5[2])
);
defparam un1_CNT2_13_cry_1_c_0.INIT0="0x9966";
defparam un1_CNT2_13_cry_1_c_0.INIT1="0x1144";
// @42:159
  CCU2_B un1_CNT2_13_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(CNT2_1_sqmuxa),
	.B0(N_574),
	.B1(CNT2[0]),
	.C0(N_574),
	.C1(GND),
	.COUT(un1_CNT2_13_cry_0),
	.S0(N_3),
	.S1(CNT2_5[0])
);
defparam un1_CNT2_13_cry_0_c_0.INIT0="0xC33C";
defparam un1_CNT2_13_cry_0_c_0.INIT1="0x1144";
  CCU2_B \cfg_No_RNO[7]  (
	.CIN(cfg_No_cry[6]),
	.A0(cfg_No[7]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(N_131),
	.C1(GND),
	.COUT(N_4),
	.S0(cfg_No_lm[7]),
	.S1(N_5)
);
defparam \cfg_No_RNO[7] .INIT0="0x050A";
defparam \cfg_No_RNO[7] .INIT1="0xC33C";
// @42:132
  CCU2_B \cfg_No_cry_c_0[5]  (
	.CIN(cfg_No_cry[4]),
	.A0(N_131),
	.A1(N_131),
	.B0(cfg_No[5]),
	.B1(cfg_No[6]),
	.C0(GND),
	.C1(GND),
	.COUT(cfg_No_cry[6]),
	.S0(cfg_No_lm[5]),
	.S1(cfg_No_lm[6])
);
defparam \cfg_No_cry_c_0[5] .INIT0="0x1144";
defparam \cfg_No_cry_c_0[5] .INIT1="0x1144";
// @42:132
  CCU2_B \cfg_No_cry_c_0[3]  (
	.CIN(cfg_No_cry[2]),
	.A0(N_131),
	.A1(N_131),
	.B0(cfg_No[3]),
	.B1(cfg_No[4]),
	.C0(GND),
	.C1(GND),
	.COUT(cfg_No_cry[4]),
	.S0(cfg_No_lm[3]),
	.S1(cfg_No_lm[4])
);
defparam \cfg_No_cry_c_0[3] .INIT0="0x1144";
defparam \cfg_No_cry_c_0[3] .INIT1="0x1144";
// @42:132
  CCU2_B \cfg_No_cry_c_0[1]  (
	.CIN(cfg_No_cry[0]),
	.A0(GND),
	.A1(GND),
	.B0(cfg_No[1]),
	.B1(cfg_No[2]),
	.C0(GND),
	.C1(GND),
	.COUT(cfg_No_cry[2]),
	.S0(cfg_No_s[1]),
	.S1(cfg_No_s[2])
);
defparam \cfg_No_cry_c_0[1] .INIT0="0x9966";
defparam \cfg_No_cry_c_0[1] .INIT1="0x9966";
// @42:132
  CCU2_B \cfg_No_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(cfg_No[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(cfg_No_cry[0]),
	.S0(N_6),
	.S1(cfg_No_s[0])
);
defparam \cfg_No_cry_c_0[0] .INIT0="0xC33C";
defparam \cfg_No_cry_c_0[0] .INIT1="0x9966";
// @42:99
  IOL_B \gen_i2[3].DDR_DataBusOut_IOL_B  (
	.PADDI(GND),
	.DO1(DDR_Data_Out_Falling[3]),
	.DO0(DDR_Data_Out_Rising[3]),
	.CE(VCC),
	.IOLTO(fab2oe),
	.HOLD(GND),
	.INCLK(clk_Global),
	.OUTCLK(clk_Global),
	.PADDO(oPSRAM_DATA3),
	.PADDT(oe2pad3),
	.DI1(un1_DDR_DataBusOut_IOL_B_1),
	.DI0(un1_DDR_DataBusOut_IOL_B)
);
defparam \gen_i2[3].DDR_DataBusOut_IOL_B .LATCHIN="NONE_REG";
defparam \gen_i2[3].DDR_DataBusOut_IOL_B .DDROUT="YES";
// @42:99
  IOL_B \gen_i2[6].DDR_DataBusOut_IOL_B  (
	.PADDI(GND),
	.DO1(DDR_Data_Out_Falling[6]),
	.DO0(DDR_Data_Out_Rising[6]),
	.CE(VCC),
	.IOLTO(fab2oe),
	.HOLD(GND),
	.INCLK(clk_Global),
	.OUTCLK(clk_Global),
	.PADDO(oPSRAM_DATA6),
	.PADDT(oe2pad6),
	.DI1(un1_DDR_DataBusOut_IOL_B_0),
	.DI0(un1_DDR_DataBusOut_IOL_B_1_0)
);
defparam \gen_i2[6].DDR_DataBusOut_IOL_B .LATCHIN="NONE_REG";
defparam \gen_i2[6].DDR_DataBusOut_IOL_B .DDROUT="YES";
// @42:99
  IOL_B \gen_i2[5].DDR_DataBusOut_IOL_B  (
	.PADDI(GND),
	.DO1(GND),
	.DO0(DDR_Data_Out_Rising[5]),
	.CE(VCC),
	.IOLTO(fab2oe),
	.HOLD(GND),
	.INCLK(clk_Global),
	.OUTCLK(clk_Global),
	.PADDO(oPSRAM_DATA5),
	.PADDT(oe2pad5),
	.DI1(un1_DDR_DataBusOut_IOL_B_1_1),
	.DI0(un1_DDR_DataBusOut_IOL_B_2)
);
defparam \gen_i2[5].DDR_DataBusOut_IOL_B .LATCHIN="NONE_REG";
defparam \gen_i2[5].DDR_DataBusOut_IOL_B .DDROUT="YES";
// @42:99
  IOL_B \gen_i2[4].DDR_DataBusOut_IOL_B  (
	.PADDI(GND),
	.DO1(GND),
	.DO0(DDR_Data_Out_Rising[4]),
	.CE(VCC),
	.IOLTO(fab2oe),
	.HOLD(GND),
	.INCLK(clk_Global),
	.OUTCLK(clk_Global),
	.PADDO(oPSRAM_DATA4),
	.PADDT(oe2pad4),
	.DI1(un1_DDR_DataBusOut_IOL_B_1_2),
	.DI0(un1_DDR_DataBusOut_IOL_B_3)
);
defparam \gen_i2[4].DDR_DataBusOut_IOL_B .LATCHIN="NONE_REG";
defparam \gen_i2[4].DDR_DataBusOut_IOL_B .DDROUT="YES";
// @42:99
  IOL_B \gen_i2[2].DDR_DataBusOut_IOL_B  (
	.PADDI(GND),
	.DO1(DDR_Data_Out_Falling[2]),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(fab2oe),
	.HOLD(GND),
	.INCLK(clk_Global),
	.OUTCLK(clk_Global),
	.PADDO(oPSRAM_DATA2),
	.PADDT(oe2pad2),
	.DI1(un1_DDR_DataBusOut_IOL_B_4),
	.DI0(un1_DDR_DataBusOut_IOL_B_1_3)
);
defparam \gen_i2[2].DDR_DataBusOut_IOL_B .LATCHIN="NONE_REG";
defparam \gen_i2[2].DDR_DataBusOut_IOL_B .DDROUT="YES";
// @42:99
  IOL_B \gen_i2[7].DDR_DataBusOut_IOL_B  (
	.PADDI(GND),
	.DO1(DDR_Data_Out_Falling[7]),
	.DO0(DDR_Data_Out_Rising[7]),
	.CE(VCC),
	.IOLTO(fab2oe),
	.HOLD(GND),
	.INCLK(clk_Global),
	.OUTCLK(clk_Global),
	.PADDO(oPSRAM_DATA7),
	.PADDT(oe2pad7),
	.DI1(un1_DDR_DataBusOut_IOL_B_1_4),
	.DI0(un1_DDR_DataBusOut_IOL_B_5)
);
defparam \gen_i2[7].DDR_DataBusOut_IOL_B .LATCHIN="NONE_REG";
defparam \gen_i2[7].DDR_DataBusOut_IOL_B .DDROUT="YES";
// @42:99
  IOL_B \gen_i2[0].DDR_DataBusOut_IOL_B  (
	.PADDI(GND),
	.DO1(DDR_Data_Out_Falling[0]),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(fab2oe),
	.HOLD(GND),
	.INCLK(clk_Global),
	.OUTCLK(clk_Global),
	.PADDO(oPSRAM_DATA0),
	.PADDT(oe2pad0),
	.DI1(un1_DDR_DataBusOut_IOL_B_1_5),
	.DI0(un1_DDR_DataBusOut_IOL_B_6)
);
defparam \gen_i2[0].DDR_DataBusOut_IOL_B .LATCHIN="NONE_REG";
defparam \gen_i2[0].DDR_DataBusOut_IOL_B .DDROUT="YES";
// @42:99
  IOL_B \gen_i2[1].DDR_DataBusOut_IOL_B  (
	.PADDI(GND),
	.DO1(DDR_Data_Out_Falling[1]),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(fab2oe),
	.HOLD(GND),
	.INCLK(clk_Global),
	.OUTCLK(clk_Global),
	.PADDO(oPSRAM_DATA1),
	.PADDT(oe2pad1),
	.DI1(un1_DDR_DataBusOut_IOL_B_1_6),
	.DI0(un1_DDR_DataBusOut_IOL_B_7)
);
defparam \gen_i2[1].DDR_DataBusOut_IOL_B .LATCHIN="NONE_REG";
defparam \gen_i2[1].DDR_DataBusOut_IOL_B .DDROUT="YES";
// @42:69
  IOL_B \gen_i1[1].DDR_DataBusIn_IOL_B  (
	.PADDI(ioPSRAM_DATA_in[1]),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(clk_Global),
	.OUTCLK(clk_Global),
	.PADDO(un1_DDR_DataBusIn_IOL_B),
	.PADDT(un1_DDR_DataBusIn_IOL_B_1),
	.DI1(DDR_Data_In_Falling[1]),
	.DI0(DDR_Data_In_Rising[1])
);
defparam \gen_i1[1].DDR_DataBusIn_IOL_B .LATCHIN="NONE_DDR";
// @42:69
  IOL_B \gen_i1[6].DDR_DataBusIn_IOL_B  (
	.PADDI(ioPSRAM_DATA_in[6]),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(clk_Global),
	.OUTCLK(clk_Global),
	.PADDO(un1_DDR_DataBusIn_IOL_B_0),
	.PADDT(un1_DDR_DataBusIn_IOL_B_1_0),
	.DI1(DDR_Data_In_Falling[6]),
	.DI0(DDR_Data_In_Rising[6])
);
defparam \gen_i1[6].DDR_DataBusIn_IOL_B .LATCHIN="NONE_DDR";
// @42:69
  IOL_B \gen_i1[5].DDR_DataBusIn_IOL_B  (
	.PADDI(ioPSRAM_DATA_in[5]),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(clk_Global),
	.OUTCLK(clk_Global),
	.PADDO(un1_DDR_DataBusIn_IOL_B_1_1),
	.PADDT(un1_DDR_DataBusIn_IOL_B_2),
	.DI1(DDR_Data_In_Falling[5]),
	.DI0(DDR_Data_In_Rising[5])
);
defparam \gen_i1[5].DDR_DataBusIn_IOL_B .LATCHIN="NONE_DDR";
// @42:69
  IOL_B \gen_i1[4].DDR_DataBusIn_IOL_B  (
	.PADDI(ioPSRAM_DATA_in[4]),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(clk_Global),
	.OUTCLK(clk_Global),
	.PADDO(un1_DDR_DataBusIn_IOL_B_3),
	.PADDT(un1_DDR_DataBusIn_IOL_B_1_2),
	.DI1(DDR_Data_In_Falling[4]),
	.DI0(DDR_Data_In_Rising[4])
);
defparam \gen_i1[4].DDR_DataBusIn_IOL_B .LATCHIN="NONE_DDR";
// @42:69
  IOL_B \gen_i1[2].DDR_DataBusIn_IOL_B  (
	.PADDI(ioPSRAM_DATA_in[2]),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(clk_Global),
	.OUTCLK(clk_Global),
	.PADDO(un1_DDR_DataBusIn_IOL_B_1_3),
	.PADDT(un1_DDR_DataBusIn_IOL_B_4),
	.DI1(DDR_Data_In_Falling[2]),
	.DI0(DDR_Data_In_Rising[2])
);
defparam \gen_i1[2].DDR_DataBusIn_IOL_B .LATCHIN="NONE_DDR";
// @42:69
  IOL_B \gen_i1[7].DDR_DataBusIn_IOL_B  (
	.PADDI(ioPSRAM_DATA_in[7]),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(clk_Global),
	.OUTCLK(clk_Global),
	.PADDO(un1_DDR_DataBusIn_IOL_B_1_4),
	.PADDT(un1_DDR_DataBusIn_IOL_B_5),
	.DI1(DDR_Data_In_Falling[7]),
	.DI0(DDR_Data_In_Rising[7])
);
defparam \gen_i1[7].DDR_DataBusIn_IOL_B .LATCHIN="NONE_DDR";
// @42:69
  IOL_B \gen_i1[0].DDR_DataBusIn_IOL_B  (
	.PADDI(ioPSRAM_DATA_in[0]),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(clk_Global),
	.OUTCLK(clk_Global),
	.PADDO(un1_DDR_DataBusIn_IOL_B_1_5),
	.PADDT(un1_DDR_DataBusIn_IOL_B_6),
	.DI1(DDR_Data_In_Falling[0]),
	.DI0(DDR_Data_In_Rising[0])
);
defparam \gen_i1[0].DDR_DataBusIn_IOL_B .LATCHIN="NONE_DDR";
// @42:69
  IOL_B \gen_i1[3].DDR_DataBusIn_IOL_B  (
	.PADDI(ioPSRAM_DATA_in[3]),
	.DO1(GND),
	.DO0(GND),
	.CE(VCC),
	.IOLTO(VCC),
	.HOLD(GND),
	.INCLK(clk_Global),
	.OUTCLK(clk_Global),
	.PADDO(un1_DDR_DataBusIn_IOL_B_1_6),
	.PADDT(un1_DDR_DataBusIn_IOL_B_7),
	.DI1(DDR_Data_In_Falling[3]),
	.DI0(DDR_Data_In_Rising[3])
);
defparam \gen_i1[3].DDR_DataBusIn_IOL_B .LATCHIN="NONE_DDR";
// @42:45
  BB_B bb_b_DQS (
	.B(ioPSRAM_DQS),
	.I(GND),
	.T_N(oe_DQS_DM),
	.O(DQS_DM_In)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ZOctalRAMOperator */

module ZIRStore_Bottom (
  ioPSRAM_DATA_in,
  oPSRAM_CE_c,
  oPSRAM_RST_c,
  oPSRAM_DATA3,
  oe2pad3,
  oPSRAM_DATA6,
  oe2pad6,
  oPSRAM_DATA5,
  oe2pad5,
  oPSRAM_DATA4,
  oe2pad4,
  oPSRAM_DATA2,
  oe2pad2,
  oPSRAM_DATA7,
  oe2pad7,
  oPSRAM_DATA0,
  oe2pad0,
  oPSRAM_DATA1,
  oe2pad1,
  ioPSRAM_DQS,
  oDbgUART_TxD_c,
  rst_n_sync,
  oLED1_c,
  clk_Global_i_0,
  rst_n_sync_i,
  clk_Global
)
;
input [7:0] ioPSRAM_DATA_in ;
output oPSRAM_CE_c ;
output oPSRAM_RST_c ;
output oPSRAM_DATA3 ;
output oe2pad3 ;
output oPSRAM_DATA6 ;
output oe2pad6 ;
output oPSRAM_DATA5 ;
output oe2pad5 ;
output oPSRAM_DATA4 ;
output oe2pad4 ;
output oPSRAM_DATA2 ;
output oe2pad2 ;
output oPSRAM_DATA7 ;
output oe2pad7 ;
output oPSRAM_DATA0 ;
output oe2pad0 ;
output oPSRAM_DATA1 ;
output oe2pad1 ;
inout ioPSRAM_DQS /* synthesis syn_tristate = 1 */ ;
output oDbgUART_TxD_c ;
input rst_n_sync ;
output oLED1_c ;
input clk_Global_i_0 ;
input rst_n_sync_i ;
input clk_Global ;
wire oPSRAM_CE_c ;
wire oPSRAM_RST_c ;
wire oPSRAM_DATA3 ;
wire oe2pad3 ;
wire oPSRAM_DATA6 ;
wire oe2pad6 ;
wire oPSRAM_DATA5 ;
wire oe2pad5 ;
wire oPSRAM_DATA4 ;
wire oe2pad4 ;
wire oPSRAM_DATA2 ;
wire oe2pad2 ;
wire oPSRAM_DATA7 ;
wire oe2pad7 ;
wire oPSRAM_DATA0 ;
wire oe2pad0 ;
wire oPSRAM_DATA1 ;
wire oe2pad1 ;
wire ioPSRAM_DQS ;
wire oDbgUART_TxD_c ;
wire rst_n_sync ;
wire oLED1_c ;
wire clk_Global_i_0 ;
wire rst_n_sync_i ;
wire clk_Global ;
wire [2:0] CNT_Rising_fast;
wire [2:0] CNT_Rising_24_0_i_fast;
wire [0:0] CNT_Rising_24_0_i_rep1;
wire [9:0] CNT_Addr;
wire [9:0] CNT_Addr_lm;
wire [31:0] CNT_Delay;
wire [26:0] CNT_Delay_10;
wire [7:0] CNT_Rising;
wire [4:4] CNT_Rising_24;
wire [3:0] CNT_Rising_24_0_i;
wire [31:31] CNT_Delay_RNO_S0;
wire [1:0] CNT_Falling;
wire [1:0] CNT_Falling_7;
wire [7:7] CNT_Rising_RNO_S0;
wire [0:0] CNT_Rising_RNICMAE3;
wire [15:0] Temp_Data_Falling;
wire [15:0] EBR_Rd_Data;
wire [7:0] Dbg_UART_Tx_DR;
wire [7:0] Dbg_UART_Tx_DR_9;
wire [1:0] Op_Code;
wire [9:0] EBR_Rd_Addr;
wire [4:3] un1_CNT_Rising_32;
wire [2:2] un1_oIOMux_iv_i_a4_0;
wire [0:0] un1_oIOMux_iv_0_1;
wire [0:0] un1_oIOMux_iv_0_4;
wire [0:0] CNT_Falling_7_0_1;
wire [0:0] un1_oIOMux_iv_0_a4_3_0;
wire [0:0] un1_oIOMux_iv_0_0;
wire [8:0] CNT_Addr_cry;
wire [15:0] EBR_Wr_Data;
wire [2:0] EBR_Wr_Addr;
wire VCC ;
wire CNT_Rising_0_rep1 ;
wire N_12 ;
wire un1_CNT_Delay_1_cry_7_c_0_S0 ;
wire un1_CNT_Delay_1_cry_5_c_0_S1 ;
wire un1_CNT_Delay_1_cry_5_c_0_S0 ;
wire un1_CNT_Delay_1_cry_3_c_0_S1 ;
wire un1_CNT_Delay_1_cry_3_c_0_S0 ;
wire un1_CNT_Delay_1_cry_1_c_0_S1 ;
wire un1_CNT_Delay_1_cry_17_c_0_S0 ;
wire un1_CNT_Delay_1_cry_15_c_0_S1 ;
wire un1_CNT_Delay_1_cry_9_c_0_S0 ;
wire un1_CNT_Delay_1_cry_7_c_0_S1 ;
wire un1_CNT_Rising_32_cry_5_c_0_S0 ;
wire un1_CNT_Delay_1_cry_29_c_0_S1 ;
wire un1_CNT_Delay_1_cry_29_c_0_S0 ;
wire un1_CNT_Delay_1_cry_27_c_0_S1 ;
wire un1_CNT_Delay_1_cry_27_c_0_S0 ;
wire un1_CNT_Rising_32_cry_5_c_0_S1 ;
wire EBR_Rd_En ;
wire oLED1 ;
wire bypass_1st ;
wire bypass_1st_0_sqmuxa ;
wire Dbg_UART_Tx_En ;
wire Dbg_UART_Tx_En_0 ;
wire GND ;
wire upload_done ;
wire un1_CNT_Rising_27_0 ;
wire Dbg_UART_Tx_En_1_sqmuxa ;
wire Op_Code_scalar ;
wire Op_Code_0 ;
wire N_34 ;
wire N_95 ;
wire N_579 ;
wire un1_CNT_Delay_0_sqmuxa_i_0 ;
wire N_580 ;
wire N_589 ;
wire N_590 ;
wire N_591 ;
wire N_592 ;
wire N_593 ;
wire N_594 ;
wire N_597 ;
wire N_598 ;
wire N_599 ;
wire N_600 ;
wire N_601 ;
wire N_602 ;
wire N_603 ;
wire N_604 ;
wire N_605 ;
wire CNT_Delay32 ;
wire CNT_Addr19 ;
wire un1_CNT_Rising_32_cry_1_c_0_RNO ;
wire N_66 ;
wire un1_CNT_Rising_32_cry_0_c_0_RNO ;
wire CNT_Delay10_2_sf ;
wire CNT_Delay10_3_sf ;
wire CNT_Delay10_4_sf ;
wire CNT_Delay10_5_sf ;
wire CNT_Delay10_6_sf ;
wire CNT_Delay10_7_sf ;
wire CNT_Delay21_7_sf ;
wire CNT_Delay32_7_sf ;
wire N_30 ;
wire CNT_Delay10_1_sf ;
wire g0_3_0 ;
wire N_92 ;
wire g0_4_0_1_0 ;
wire upload_done_RNO_1 ;
wire upload_done_RNO_2 ;
wire upload_done_RNO_3 ;
wire un1_CNT_Rising_32_cry_1_c_0_S1 ;
wire un1_CNT_Rising_32_cry_1_c_0_S0 ;
wire un1_CNT_Rising_32_cry_0_c_0_S1 ;
wire g0_3 ;
wire g0_4_1 ;
wire N_59 ;
wire m4_e_2 ;
wire N_15_mux ;
wire N_36 ;
wire m3_e_0 ;
wire N_14_mux ;
wire N_35 ;
wire g0_7 ;
wire g0_1 ;
wire g0_8 ;
wire g0_5_0 ;
wire g0_4_0 ;
wire CNT_Delay21 ;
wire N_64 ;
wire g0_4_a3_3 ;
wire g0_4_a3_4_0 ;
wire CNT_Delay10 ;
wire N_4 ;
wire N_611 ;
wire g0_5 ;
wire g0_4 ;
wire Dbg_UART_Tx_Done ;
wire N_87 ;
wire N_94 ;
wire oLED1_e_1 ;
wire N_88 ;
wire Dbg_UART_Tx_En_0_sqmuxa_0_a4_out ;
wire N_84 ;
wire CNT_Addr19_6 ;
wire CNT_Addr19_5 ;
wire N_28 ;
wire CNT_Delay43_0_and ;
wire CNT_Delay43_1_and ;
wire CNT_Delay43_2_and ;
wire CNT_Delay43_5_and ;
wire CNT_Delay43_6_and ;
wire CNT_Delay32_0_and ;
wire CNT_Delay32_1_and ;
wire CNT_Delay32_2_and ;
wire CNT_Delay32_5_and ;
wire CNT_Delay32_6_and ;
wire CNT_Delay10_0_and ;
wire CNT_Delay10_2_and ;
wire CNT_Delay10_3_and ;
wire CNT_Delay10_4_and ;
wire CNT_Delay10_5_and ;
wire CNT_Delay10_6_and ;
wire CNT_Delay10_7_and ;
wire CNT_Delay43 ;
wire Op_Done ;
wire N_40 ;
wire CNT_Delay32_3_and ;
wire CNT_Delay32_4_and ;
wire CNT_Delay21_0_and ;
wire CNT_Delay10_1_and ;
wire N_85 ;
wire N_71 ;
wire N_65 ;
wire N_96 ;
wire N_38 ;
wire N_70 ;
wire N_58 ;
wire un1_CNT_Rising_16_0_i_0 ;
wire N_17 ;
wire un1_CNT_Rising_32_axb_7 ;
wire CNT_Delay43_6 ;
wire CNT_Delay43_7_c_0_S0 ;
wire CNT_Delay43_4 ;
wire CNT_Delay43_5_c_0_S0 ;
wire CNT_Delay43_5_c_0_S1 ;
wire CNT_Delay43_2 ;
wire CNT_Delay43_3_c_0_S0 ;
wire CNT_Delay43_3_c_0_S1 ;
wire CNT_Delay43_0 ;
wire CNT_Delay43_1_c_0_S0 ;
wire CNT_Delay43_1_c_0_S1 ;
wire CNT_Delay43_0_c_0_S1 ;
wire CNT_Delay32_6 ;
wire CNT_Delay32_7_c_0_S0 ;
wire CNT_Delay32_4 ;
wire CNT_Delay32_5_c_0_S0 ;
wire CNT_Delay32_5_c_0_S1 ;
wire CNT_Delay32_2 ;
wire CNT_Delay32_3_c_0_S0 ;
wire CNT_Delay32_3_c_0_S1 ;
wire CNT_Delay32_0 ;
wire CNT_Delay32_1_c_0_S0 ;
wire CNT_Delay32_1_c_0_S1 ;
wire CNT_Delay32_0_c_0_S1 ;
wire CNT_Delay21_6 ;
wire CNT_Delay21_7_c_0_S0 ;
wire CNT_Delay21_4 ;
wire CNT_Delay21_5_c_0_S0 ;
wire CNT_Delay21_5_c_0_S1 ;
wire CNT_Delay21_2 ;
wire CNT_Delay21_3_c_0_S0 ;
wire CNT_Delay21_3_c_0_S1 ;
wire CNT_Delay21_0 ;
wire CNT_Delay21_1_c_0_S0 ;
wire CNT_Delay21_1_c_0_S1 ;
wire CNT_Delay21_0_c_0_S1 ;
wire CNT_Delay10_6 ;
wire CNT_Delay10_7_c_0_S0 ;
wire CNT_Delay10_4 ;
wire CNT_Delay10_5_c_0_S0 ;
wire CNT_Delay10_5_c_0_S1 ;
wire CNT_Delay10_2 ;
wire CNT_Delay10_3_c_0_S0 ;
wire CNT_Delay10_3_c_0_S1 ;
wire CNT_Delay10_0 ;
wire CNT_Delay10_1_c_0_S0 ;
wire CNT_Delay10_1_c_0_S1 ;
wire CNT_Delay10_0_c_0_S1 ;
wire un1_CNT_Delay_1_cry_30 ;
wire un1_CNT_Delay_1_cry_28 ;
wire un1_CNT_Delay_1_cry_26 ;
wire un1_CNT_Delay_1_cry_24 ;
wire un1_CNT_Delay_1_cry_22 ;
wire un1_CNT_Delay_1_cry_20 ;
wire un1_CNT_Delay_1_cry_18 ;
wire un1_CNT_Delay_1_cry_16 ;
wire un1_CNT_Delay_1_cry_14 ;
wire un1_CNT_Delay_1_cry_12 ;
wire un1_CNT_Delay_1_cry_10 ;
wire un1_CNT_Delay_1_cry_8 ;
wire un1_CNT_Delay_1_cry_6 ;
wire un1_CNT_Delay_1_cry_4 ;
wire un1_CNT_Delay_1_cry_2 ;
wire un1_CNT_Delay_1_cry_0 ;
wire un1_CNT_Rising_32_cry_6 ;
wire un1_CNT_Rising_32_cry_4 ;
wire un1_CNT_Rising_32_cry_2 ;
wire un1_CNT_Rising_32_cry_0 ;
wire EBR_Wr_En ;
wire N_1 ;
wire N_2 ;
wire N_3 ;
wire N_5 ;
wire N_6 ;
wire N_7 ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_11 ;
wire N_13 ;
wire N_14 ;
wire N_15 ;
wire N_16 ;
wire N_18 ;
wire N_19 ;
wire N_20 ;
// @44:142
  FD1P3DZ \CNT_Rising_fast_Z[2]  (
	.Q(CNT_Rising_fast[2]),
	.D(CNT_Rising_24_0_i_fast[2]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Rising_fast_Z[1]  (
	.Q(CNT_Rising_fast[1]),
	.D(CNT_Rising_24_0_i_fast[1]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ CNT_Rising_0_rep1_Z (
	.Q(CNT_Rising_0_rep1),
	.D(CNT_Rising_24_0_i_rep1[0]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Rising_fast_Z[0]  (
	.Q(CNT_Rising_fast[0]),
	.D(CNT_Rising_24_0_i_fast[0]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Addr_Z[9]  (
	.Q(CNT_Addr[9]),
	.D(CNT_Addr_lm[9]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_12)
);
// @44:142
  FD1P3DZ \CNT_Addr_Z[8]  (
	.Q(CNT_Addr[8]),
	.D(CNT_Addr_lm[8]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_12)
);
// @44:142
  FD1P3DZ \CNT_Addr_Z[7]  (
	.Q(CNT_Addr[7]),
	.D(CNT_Addr_lm[7]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_12)
);
// @44:142
  FD1P3DZ \CNT_Addr_Z[6]  (
	.Q(CNT_Addr[6]),
	.D(CNT_Addr_lm[6]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_12)
);
// @44:142
  FD1P3DZ \CNT_Addr_Z[5]  (
	.Q(CNT_Addr[5]),
	.D(CNT_Addr_lm[5]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_12)
);
// @44:142
  FD1P3DZ \CNT_Addr_Z[4]  (
	.Q(CNT_Addr[4]),
	.D(CNT_Addr_lm[4]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_12)
);
// @44:142
  FD1P3DZ \CNT_Addr_Z[3]  (
	.Q(CNT_Addr[3]),
	.D(CNT_Addr_lm[3]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_12)
);
// @44:142
  FD1P3DZ \CNT_Addr_Z[2]  (
	.Q(CNT_Addr[2]),
	.D(CNT_Addr_lm[2]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_12)
);
// @44:142
  FD1P3DZ \CNT_Addr_Z[1]  (
	.Q(CNT_Addr[1]),
	.D(CNT_Addr_lm[1]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_12)
);
// @44:142
  FD1P3DZ \CNT_Addr_Z[0]  (
	.Q(CNT_Addr[0]),
	.D(CNT_Addr_lm[0]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(N_12)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[7]  (
	.Q(CNT_Delay[7]),
	.D(un1_CNT_Delay_1_cry_7_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[6]  (
	.Q(CNT_Delay[6]),
	.D(un1_CNT_Delay_1_cry_5_c_0_S1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[5]  (
	.Q(CNT_Delay[5]),
	.D(un1_CNT_Delay_1_cry_5_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[4]  (
	.Q(CNT_Delay[4]),
	.D(un1_CNT_Delay_1_cry_3_c_0_S1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[3]  (
	.Q(CNT_Delay[3]),
	.D(un1_CNT_Delay_1_cry_3_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[2]  (
	.Q(CNT_Delay[2]),
	.D(un1_CNT_Delay_1_cry_1_c_0_S1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[1]  (
	.Q(CNT_Delay[1]),
	.D(CNT_Delay_10[1]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[0]  (
	.Q(CNT_Delay[0]),
	.D(CNT_Delay_10[0]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[22]  (
	.Q(CNT_Delay[22]),
	.D(CNT_Delay_10[22]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[21]  (
	.Q(CNT_Delay[21]),
	.D(CNT_Delay_10[21]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[20]  (
	.Q(CNT_Delay[20]),
	.D(CNT_Delay_10[20]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[19]  (
	.Q(CNT_Delay[19]),
	.D(CNT_Delay_10[19]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[18]  (
	.Q(CNT_Delay[18]),
	.D(CNT_Delay_10[18]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[17]  (
	.Q(CNT_Delay[17]),
	.D(un1_CNT_Delay_1_cry_17_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[16]  (
	.Q(CNT_Delay[16]),
	.D(un1_CNT_Delay_1_cry_15_c_0_S1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[15]  (
	.Q(CNT_Delay[15]),
	.D(CNT_Delay_10[15]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[14]  (
	.Q(CNT_Delay[14]),
	.D(CNT_Delay_10[14]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[13]  (
	.Q(CNT_Delay[13]),
	.D(CNT_Delay_10[13]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[12]  (
	.Q(CNT_Delay[12]),
	.D(CNT_Delay_10[12]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[11]  (
	.Q(CNT_Delay[11]),
	.D(CNT_Delay_10[11]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[10]  (
	.Q(CNT_Delay[10]),
	.D(CNT_Delay_10[10]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[9]  (
	.Q(CNT_Delay[9]),
	.D(un1_CNT_Delay_1_cry_9_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[8]  (
	.Q(CNT_Delay[8]),
	.D(un1_CNT_Delay_1_cry_7_c_0_S1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Rising_Z[5]  (
	.Q(CNT_Rising[5]),
	.D(un1_CNT_Rising_32_cry_5_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Rising_Z[4]  (
	.Q(CNT_Rising[4]),
	.D(CNT_Rising_24[4]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Rising_Z[3]  (
	.Q(CNT_Rising[3]),
	.D(CNT_Rising_24_0_i[3]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Rising_Z[2]  (
	.Q(CNT_Rising[2]),
	.D(CNT_Rising_24_0_i[2]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Rising_Z[1]  (
	.Q(CNT_Rising[1]),
	.D(CNT_Rising_24_0_i[1]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Rising_Z[0]  (
	.Q(CNT_Rising[0]),
	.D(CNT_Rising_24_0_i[0]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[31]  (
	.Q(CNT_Delay[31]),
	.D(CNT_Delay_RNO_S0[31]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[30]  (
	.Q(CNT_Delay[30]),
	.D(un1_CNT_Delay_1_cry_29_c_0_S1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[29]  (
	.Q(CNT_Delay[29]),
	.D(un1_CNT_Delay_1_cry_29_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[28]  (
	.Q(CNT_Delay[28]),
	.D(un1_CNT_Delay_1_cry_27_c_0_S1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[27]  (
	.Q(CNT_Delay[27]),
	.D(un1_CNT_Delay_1_cry_27_c_0_S0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[26]  (
	.Q(CNT_Delay[26]),
	.D(CNT_Delay_10[26]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[25]  (
	.Q(CNT_Delay[25]),
	.D(CNT_Delay_10[25]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[24]  (
	.Q(CNT_Delay[24]),
	.D(CNT_Delay_10[24]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Delay_Z[23]  (
	.Q(CNT_Delay[23]),
	.D(CNT_Delay_10[23]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:226
  FD1P3DZ \CNT_Falling_Z[1]  (
	.Q(CNT_Falling[1]),
	.D(CNT_Falling_7[1]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:226
  FD1P3DZ \CNT_Falling_Z[0]  (
	.Q(CNT_Falling[0]),
	.D(CNT_Falling_7[0]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Rising_Z[7]  (
	.Q(CNT_Rising[7]),
	.D(CNT_Rising_RNO_S0[7]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \CNT_Rising_Z[6]  (
	.Q(CNT_Rising[6]),
	.D(un1_CNT_Rising_32_cry_5_c_0_S1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ EBR_Rd_En_Z (
	.Q(EBR_Rd_En),
	.D(VCC),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:226
  FD1P3DZ \Temp_Data_Falling_Z[15]  (
	.Q(Temp_Data_Falling[15]),
	.D(EBR_Rd_Data[15]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:226
  FD1P3DZ \Temp_Data_Falling_Z[14]  (
	.Q(Temp_Data_Falling[14]),
	.D(EBR_Rd_Data[14]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:226
  FD1P3DZ \Temp_Data_Falling_Z[13]  (
	.Q(Temp_Data_Falling[13]),
	.D(EBR_Rd_Data[13]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:226
  FD1P3DZ \Temp_Data_Falling_Z[12]  (
	.Q(Temp_Data_Falling[12]),
	.D(EBR_Rd_Data[12]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:226
  FD1P3DZ \Temp_Data_Falling_Z[11]  (
	.Q(Temp_Data_Falling[11]),
	.D(EBR_Rd_Data[11]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:226
  FD1P3DZ \Temp_Data_Falling_Z[10]  (
	.Q(Temp_Data_Falling[10]),
	.D(EBR_Rd_Data[10]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:226
  FD1P3DZ \Temp_Data_Falling_Z[9]  (
	.Q(Temp_Data_Falling[9]),
	.D(EBR_Rd_Data[9]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:226
  FD1P3DZ \Temp_Data_Falling_Z[8]  (
	.Q(Temp_Data_Falling[8]),
	.D(EBR_Rd_Data[8]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:226
  FD1P3DZ \Temp_Data_Falling_Z[7]  (
	.Q(Temp_Data_Falling[7]),
	.D(EBR_Rd_Data[7]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:226
  FD1P3DZ \Temp_Data_Falling_Z[6]  (
	.Q(Temp_Data_Falling[6]),
	.D(EBR_Rd_Data[6]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:226
  FD1P3DZ \Temp_Data_Falling_Z[5]  (
	.Q(Temp_Data_Falling[5]),
	.D(EBR_Rd_Data[5]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:226
  FD1P3DZ \Temp_Data_Falling_Z[4]  (
	.Q(Temp_Data_Falling[4]),
	.D(EBR_Rd_Data[4]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:226
  FD1P3DZ \Temp_Data_Falling_Z[3]  (
	.Q(Temp_Data_Falling[3]),
	.D(EBR_Rd_Data[3]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:226
  FD1P3DZ \Temp_Data_Falling_Z[2]  (
	.Q(Temp_Data_Falling[2]),
	.D(EBR_Rd_Data[2]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:226
  FD1P3DZ \Temp_Data_Falling_Z[1]  (
	.Q(Temp_Data_Falling[1]),
	.D(EBR_Rd_Data[1]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:226
  FD1P3DZ \Temp_Data_Falling_Z[0]  (
	.Q(Temp_Data_Falling[0]),
	.D(EBR_Rd_Data[0]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:142
  FD1P3DZ oLED1_Z (
	.Q(oLED1_c),
	.D(oLED1),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:226
  FD1P3DZ bypass_1st_Z (
	.Q(bypass_1st),
	.D(VCC),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(bypass_1st_0_sqmuxa)
);
// @44:226
  FD1P3DZ Dbg_UART_Tx_En_Z (
	.Q(Dbg_UART_Tx_En),
	.D(Dbg_UART_Tx_En_0),
	.CK(clk_Global_i_0),
	.CD(GND),
	.SP(VCC)
);
// @44:226
  FD1P3DZ upload_done_Z (
	.Q(upload_done),
	.D(CNT_Rising[2]),
	.CK(clk_Global_i_0),
	.CD(rst_n_sync_i),
	.SP(un1_CNT_Rising_27_0)
);
// @44:226
  FD1P3DZ \Dbg_UART_Tx_DR_Z[7]  (
	.Q(Dbg_UART_Tx_DR[7]),
	.D(Dbg_UART_Tx_DR_9[7]),
	.CK(clk_Global_i_0),
	.CD(GND),
	.SP(Dbg_UART_Tx_En_1_sqmuxa)
);
// @44:226
  FD1P3DZ \Dbg_UART_Tx_DR_Z[6]  (
	.Q(Dbg_UART_Tx_DR[6]),
	.D(Dbg_UART_Tx_DR_9[6]),
	.CK(clk_Global_i_0),
	.CD(GND),
	.SP(Dbg_UART_Tx_En_1_sqmuxa)
);
// @44:226
  FD1P3DZ \Dbg_UART_Tx_DR_Z[5]  (
	.Q(Dbg_UART_Tx_DR[5]),
	.D(Dbg_UART_Tx_DR_9[5]),
	.CK(clk_Global_i_0),
	.CD(GND),
	.SP(Dbg_UART_Tx_En_1_sqmuxa)
);
// @44:226
  FD1P3DZ \Dbg_UART_Tx_DR_Z[4]  (
	.Q(Dbg_UART_Tx_DR[4]),
	.D(Dbg_UART_Tx_DR_9[4]),
	.CK(clk_Global_i_0),
	.CD(GND),
	.SP(Dbg_UART_Tx_En_1_sqmuxa)
);
// @44:226
  FD1P3DZ \Dbg_UART_Tx_DR_Z[3]  (
	.Q(Dbg_UART_Tx_DR[3]),
	.D(Dbg_UART_Tx_DR_9[3]),
	.CK(clk_Global_i_0),
	.CD(GND),
	.SP(Dbg_UART_Tx_En_1_sqmuxa)
);
// @44:226
  FD1P3DZ \Dbg_UART_Tx_DR_Z[2]  (
	.Q(Dbg_UART_Tx_DR[2]),
	.D(Dbg_UART_Tx_DR_9[2]),
	.CK(clk_Global_i_0),
	.CD(GND),
	.SP(Dbg_UART_Tx_En_1_sqmuxa)
);
// @44:226
  FD1P3DZ \Dbg_UART_Tx_DR_Z[1]  (
	.Q(Dbg_UART_Tx_DR[1]),
	.D(Dbg_UART_Tx_DR_9[1]),
	.CK(clk_Global_i_0),
	.CD(GND),
	.SP(Dbg_UART_Tx_En_1_sqmuxa)
);
// @44:226
  FD1P3DZ \Dbg_UART_Tx_DR_Z[0]  (
	.Q(Dbg_UART_Tx_DR[0]),
	.D(Dbg_UART_Tx_DR_9[0]),
	.CK(clk_Global_i_0),
	.CD(GND),
	.SP(Dbg_UART_Tx_En_1_sqmuxa)
);
// @44:142
  FD1P3DZ \Op_Code_Z[1]  (
	.Q(Op_Code[1]),
	.D(Op_Code_scalar),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \Op_Code_Z[0]  (
	.Q(Op_Code[0]),
	.D(Op_Code_0),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(VCC)
);
// @44:142
  FD1P3DZ \EBR_Rd_Addr_Z[9]  (
	.Q(EBR_Rd_Addr[9]),
	.D(CNT_Addr[9]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:142
  FD1P3DZ \EBR_Rd_Addr_Z[8]  (
	.Q(EBR_Rd_Addr[8]),
	.D(CNT_Addr[8]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:142
  FD1P3DZ \EBR_Rd_Addr_Z[7]  (
	.Q(EBR_Rd_Addr[7]),
	.D(CNT_Addr[7]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:142
  FD1P3DZ \EBR_Rd_Addr_Z[6]  (
	.Q(EBR_Rd_Addr[6]),
	.D(CNT_Addr[6]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:142
  FD1P3DZ \EBR_Rd_Addr_Z[5]  (
	.Q(EBR_Rd_Addr[5]),
	.D(CNT_Addr[5]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:142
  FD1P3DZ \EBR_Rd_Addr_Z[4]  (
	.Q(EBR_Rd_Addr[4]),
	.D(CNT_Addr[4]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:142
  FD1P3DZ \EBR_Rd_Addr_Z[3]  (
	.Q(EBR_Rd_Addr[3]),
	.D(CNT_Addr[3]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:142
  FD1P3DZ \EBR_Rd_Addr_Z[2]  (
	.Q(EBR_Rd_Addr[2]),
	.D(CNT_Addr[2]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:142
  FD1P3DZ \EBR_Rd_Addr_Z[1]  (
	.Q(EBR_Rd_Addr[1]),
	.D(CNT_Addr[1]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
// @44:142
  FD1P3DZ \EBR_Rd_Addr_Z[0]  (
	.Q(EBR_Rd_Addr[0]),
	.D(CNT_Addr[0]),
	.CK(clk_Global),
	.CD(rst_n_sync_i),
	.SP(CNT_Rising_RNICMAE3[0])
);
  LUT4 \CNT_Delay_RNO[0]  (
	.A(N_34),
	.B(N_95),
	.C(N_579),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[0])
);
defparam \CNT_Delay_RNO[0] .INIT="0x0070";
  LUT4 \CNT_Delay_RNO[1]  (
	.A(N_34),
	.B(N_95),
	.C(N_580),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[1])
);
defparam \CNT_Delay_RNO[1] .INIT="0x0070";
  LUT4 \CNT_Delay_RNO[10]  (
	.A(N_34),
	.B(N_95),
	.C(N_589),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[10])
);
defparam \CNT_Delay_RNO[10] .INIT="0x0070";
  LUT4 \CNT_Delay_RNO[11]  (
	.A(N_34),
	.B(N_95),
	.C(N_590),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[11])
);
defparam \CNT_Delay_RNO[11] .INIT="0x0070";
  LUT4 \CNT_Delay_RNO[12]  (
	.A(N_34),
	.B(N_95),
	.C(N_591),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[12])
);
defparam \CNT_Delay_RNO[12] .INIT="0x0070";
  LUT4 \CNT_Delay_RNO[13]  (
	.A(N_34),
	.B(N_95),
	.C(N_592),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[13])
);
defparam \CNT_Delay_RNO[13] .INIT="0x0070";
  LUT4 \CNT_Delay_RNO[14]  (
	.A(N_34),
	.B(N_95),
	.C(N_593),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[14])
);
defparam \CNT_Delay_RNO[14] .INIT="0x0070";
  LUT4 \CNT_Delay_RNO[15]  (
	.A(N_34),
	.B(N_95),
	.C(N_594),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[15])
);
defparam \CNT_Delay_RNO[15] .INIT="0x0070";
  LUT4 \CNT_Delay_RNO[18]  (
	.A(N_34),
	.B(N_95),
	.C(N_597),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[18])
);
defparam \CNT_Delay_RNO[18] .INIT="0x0070";
  LUT4 \CNT_Delay_RNO[19]  (
	.A(N_34),
	.B(N_95),
	.C(N_598),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[19])
);
defparam \CNT_Delay_RNO[19] .INIT="0x0070";
  LUT4 \CNT_Delay_RNO[20]  (
	.A(N_34),
	.B(N_95),
	.C(N_599),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[20])
);
defparam \CNT_Delay_RNO[20] .INIT="0x0070";
  LUT4 \CNT_Delay_RNO[21]  (
	.A(N_34),
	.B(N_95),
	.C(N_600),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[21])
);
defparam \CNT_Delay_RNO[21] .INIT="0x0070";
  LUT4 \CNT_Delay_RNO[22]  (
	.A(N_34),
	.B(N_95),
	.C(N_601),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[22])
);
defparam \CNT_Delay_RNO[22] .INIT="0x0070";
  LUT4 \CNT_Delay_RNO[23]  (
	.A(N_34),
	.B(N_95),
	.C(N_602),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[23])
);
defparam \CNT_Delay_RNO[23] .INIT="0x0070";
  LUT4 \CNT_Delay_RNO[24]  (
	.A(N_34),
	.B(N_95),
	.C(N_603),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[24])
);
defparam \CNT_Delay_RNO[24] .INIT="0x0070";
  LUT4 \CNT_Delay_RNO[25]  (
	.A(N_34),
	.B(N_95),
	.C(N_604),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[25])
);
defparam \CNT_Delay_RNO[25] .INIT="0x0070";
  LUT4 \CNT_Delay_RNO[26]  (
	.A(N_34),
	.B(N_95),
	.C(N_605),
	.D(un1_CNT_Delay_0_sqmuxa_i_0),
	.Z(CNT_Delay_10[26])
);
defparam \CNT_Delay_RNO[26] .INIT="0x0070";
  LUT4 \CNT_Rising_RNO[3]  (
	.A(N_95),
	.B(CNT_Delay32),
	.C(CNT_Rising[1]),
	.D(un1_CNT_Rising_32[3]),
	.Z(CNT_Rising_24_0_i[3])
);
defparam \CNT_Rising_RNO[3] .INIT="0xFF08";
  LUT4 \CNT_Rising_RNO[4]  (
	.A(N_95),
	.B(CNT_Delay32),
	.C(CNT_Rising[1]),
	.D(un1_CNT_Rising_32[4]),
	.Z(CNT_Rising_24[4])
);
defparam \CNT_Rising_RNO[4] .INIT="0xF700";
  LUT4 un1_CNT_Rising_32_cry_1_c_0_RNO_cZ (
	.A(CNT_Rising[1]),
	.B(CNT_Addr19),
	.C(CNT_Rising[4]),
	.D(un1_oIOMux_iv_i_a4_0[2]),
	.Z(un1_CNT_Rising_32_cry_1_c_0_RNO)
);
defparam un1_CNT_Rising_32_cry_1_c_0_RNO_cZ.INIT="0xF300";
  LUT4 un1_CNT_Rising_32_cry_0_c_0_RNO_cZ (
	.A(CNT_Rising[0]),
	.B(N_66),
	.C(un1_oIOMux_iv_0_1[0]),
	.D(un1_oIOMux_iv_0_4[0]),
	.Z(un1_CNT_Rising_32_cry_0_c_0_RNO)
);
defparam un1_CNT_Rising_32_cry_0_c_0_RNO_cZ.INIT="0xFFFC";
  LUT4 CNT_Delay10_1_c_0_RNO_0 (
	.A(CNT_Delay[11]),
	.B(CNT_Delay[10]),
	.C(CNT_Delay[9]),
	.D(CNT_Delay[8]),
	.Z(CNT_Delay10_2_sf)
);
defparam CNT_Delay10_1_c_0_RNO_0.INIT="0x0001";
  LUT4 CNT_Delay10_3_c_0_RNO (
	.A(CNT_Delay[15]),
	.B(CNT_Delay[14]),
	.C(CNT_Delay[13]),
	.D(CNT_Delay[12]),
	.Z(CNT_Delay10_3_sf)
);
defparam CNT_Delay10_3_c_0_RNO.INIT="0x0001";
  LUT4 CNT_Delay10_3_c_0_RNO_0 (
	.A(CNT_Delay[19]),
	.B(CNT_Delay[18]),
	.C(CNT_Delay[17]),
	.D(CNT_Delay[16]),
	.Z(CNT_Delay10_4_sf)
);
defparam CNT_Delay10_3_c_0_RNO_0.INIT="0x0001";
  LUT4 CNT_Delay10_5_c_0_RNO (
	.A(CNT_Delay[23]),
	.B(CNT_Delay[22]),
	.C(CNT_Delay[21]),
	.D(CNT_Delay[20]),
	.Z(CNT_Delay10_5_sf)
);
defparam CNT_Delay10_5_c_0_RNO.INIT="0x0001";
  LUT4 CNT_Delay10_5_c_0_RNO_0 (
	.A(CNT_Delay[27]),
	.B(CNT_Delay[26]),
	.C(CNT_Delay[25]),
	.D(CNT_Delay[24]),
	.Z(CNT_Delay10_6_sf)
);
defparam CNT_Delay10_5_c_0_RNO_0.INIT="0x0001";
  LUT4 CNT_Delay10_7_c_0_RNO (
	.A(CNT_Delay[31]),
	.B(CNT_Delay[30]),
	.C(CNT_Delay[29]),
	.D(CNT_Delay[28]),
	.Z(CNT_Delay10_7_sf)
);
defparam CNT_Delay10_7_c_0_RNO.INIT="0x0001";
  LUT4 CNT_Delay21_7_c_0_RNO (
	.A(CNT_Delay[31]),
	.B(CNT_Delay[30]),
	.C(CNT_Delay[29]),
	.D(CNT_Delay[28]),
	.Z(CNT_Delay21_7_sf)
);
defparam CNT_Delay21_7_c_0_RNO.INIT="0x0001";
  LUT4 CNT_Delay32_7_c_0_RNO (
	.A(CNT_Delay[31]),
	.B(CNT_Delay[30]),
	.C(CNT_Delay[29]),
	.D(CNT_Delay[28]),
	.Z(CNT_Delay32_7_sf)
);
defparam CNT_Delay32_7_c_0_RNO.INIT="0x0001";
  LUT4 \CNT_Rising_RNICMAE3_cZ[0]  (
	.A(N_30),
	.B(CNT_Rising[2]),
	.C(CNT_Rising[1]),
	.D(CNT_Rising[0]),
	.Z(CNT_Rising_RNICMAE3[0])
);
defparam \CNT_Rising_RNICMAE3_cZ[0] .INIT="0x0040";
  LUT4 CNT_Delay10_1_c_0_RNO (
	.A(CNT_Delay[7]),
	.B(CNT_Delay[6]),
	.C(CNT_Delay[5]),
	.D(CNT_Delay[4]),
	.Z(CNT_Delay10_1_sf)
);
defparam CNT_Delay10_1_c_0_RNO.INIT="0x0001";
  LUT4 \CNT_Rising_RNI32BJ2[7]  (
	.A(CNT_Rising[2]),
	.B(CNT_Rising[3]),
	.C(CNT_Rising[7]),
	.D(g0_3_0),
	.Z(N_92)
);
defparam \CNT_Rising_RNI32BJ2[7] .INIT="0x0001";
  LUT4 upload_done_RNO (
	.A(CNT_Rising[3]),
	.B(g0_4_0_1_0),
	.C(upload_done_RNO_1),
	.D(upload_done_RNO_2),
	.Z(un1_CNT_Rising_27_0)
);
defparam upload_done_RNO.INIT="0x8C04";
  LUT4 upload_done_RNO_0 (
	.A(CNT_Rising[4]),
	.B(CNT_Rising[5]),
	.C(CNT_Rising[6]),
	.D(CNT_Rising[7]),
	.Z(g0_4_0_1_0)
);
defparam upload_done_RNO_0.INIT="0x0001";
  LUT4 upload_done_RNO_3_cZ (
	.A(CNT_Falling[0]),
	.B(CNT_Falling[1]),
	.C(bypass_1st),
	.D(GND),
	.Z(upload_done_RNO_3)
);
defparam upload_done_RNO_3_cZ.INIT="0x4F4F";
  LUT4 upload_done_RNO_1_cZ (
	.A(CNT_Rising_fast[0]),
	.B(CNT_Rising_fast[1]),
	.C(CNT_Rising_fast[2]),
	.D(upload_done_RNO_3),
	.Z(upload_done_RNO_1)
);
defparam upload_done_RNO_1_cZ.INIT="0x7FFF";
  LUT4 upload_done_RNO_2_cZ (
	.A(CNT_Rising[1]),
	.B(CNT_Rising[2]),
	.C(CNT_Rising_0_rep1),
	.D(GND),
	.Z(upload_done_RNO_2)
);
defparam upload_done_RNO_2_cZ.INIT="0x0101";
  LUT4 \CNT_Rising_fast_RNO[2]  (
	.A(N_95),
	.B(CNT_Delay32),
	.C(CNT_Rising[1]),
	.D(un1_CNT_Rising_32_cry_1_c_0_S1),
	.Z(CNT_Rising_24_0_i_fast[2])
);
defparam \CNT_Rising_fast_RNO[2] .INIT="0xFF08";
  LUT4 \CNT_Rising_fast_RNO[1]  (
	.A(N_95),
	.B(CNT_Delay32),
	.C(CNT_Rising_fast[1]),
	.D(un1_CNT_Rising_32_cry_1_c_0_S0),
	.Z(CNT_Rising_24_0_i_fast[1])
);
defparam \CNT_Rising_fast_RNO[1] .INIT="0xFF08";
  LUT4 CNT_Rising_0_rep1_RNO (
	.A(N_95),
	.B(CNT_Delay32),
	.C(CNT_Rising[1]),
	.D(un1_CNT_Rising_32_cry_0_c_0_S1),
	.Z(CNT_Rising_24_0_i_rep1[0])
);
defparam CNT_Rising_0_rep1_RNO.INIT="0xFF08";
  LUT4 \CNT_Rising_fast_RNO[0]  (
	.A(N_95),
	.B(CNT_Delay32),
	.C(CNT_Rising[1]),
	.D(un1_CNT_Rising_32_cry_0_c_0_S1),
	.Z(CNT_Rising_24_0_i_fast[0])
);
defparam \CNT_Rising_fast_RNO[0] .INIT="0xFF08";
  LUT4 CNT_Rising_0_rep1_RNI50V91 (
	.A(CNT_Rising[4]),
	.B(CNT_Rising[5]),
	.C(CNT_Rising[6]),
	.D(CNT_Rising_0_rep1),
	.Z(g0_3_0)
);
defparam CNT_Rising_0_rep1_RNI50V91.INIT="0xFEFF";
  LUT4 \CNT_Rising_RNIMOIR[7]  (
	.A(CNT_Rising[3]),
	.B(CNT_Rising[7]),
	.C(GND),
	.D(GND),
	.Z(g0_3)
);
defparam \CNT_Rising_RNIMOIR[7] .INIT="0x2222";
  LUT4 \CNT_Rising_RNIV35N1[4]  (
	.A(CNT_Rising[0]),
	.B(CNT_Rising[1]),
	.C(CNT_Rising[2]),
	.D(CNT_Rising[4]),
	.Z(g0_4_1)
);
defparam \CNT_Rising_RNIV35N1[4] .INIT="0x0001";
  LUT4 \CNT_Rising_RNICMAE3[5]  (
	.A(CNT_Rising[5]),
	.B(CNT_Rising[6]),
	.C(g0_3),
	.D(g0_4_1),
	.Z(N_59)
);
defparam \CNT_Rising_RNICMAE3[5] .INIT="0x1000";
  LUT4 bypass_1st_RNIE1N41 (
	.A(CNT_Rising[4]),
	.B(CNT_Rising[7]),
	.C(bypass_1st),
	.D(GND),
	.Z(m4_e_2)
);
defparam bypass_1st_RNIE1N41.INIT="0x1010";
  LUT4 \CNT_Rising_fast_RNIMNL91[2]  (
	.A(CNT_Rising[3]),
	.B(CNT_Rising_0_rep1),
	.C(CNT_Rising_fast[1]),
	.D(CNT_Rising_fast[2]),
	.Z(N_15_mux)
);
defparam \CNT_Rising_fast_RNIMNL91[2] .INIT="0x4000";
  LUT4 \CNT_Rising_RNIRIV93[5]  (
	.A(N_15_mux),
	.B(CNT_Rising[5]),
	.C(CNT_Rising[6]),
	.D(m4_e_2),
	.Z(N_36)
);
defparam \CNT_Rising_RNIRIV93[5] .INIT="0xFDFF";
  LUT4 \CNT_Falling_RNO_3[0]  (
	.A(CNT_Rising[6]),
	.B(CNT_Rising[7]),
	.C(GND),
	.D(GND),
	.Z(m3_e_0)
);
defparam \CNT_Falling_RNO_3[0] .INIT="0x1111";
  LUT4 \CNT_Falling_RNO_2[0]  (
	.A(CNT_Rising[3]),
	.B(CNT_Rising[4]),
	.C(CNT_Rising[5]),
	.D(CNT_Rising_0_rep1),
	.Z(N_14_mux)
);
defparam \CNT_Falling_RNO_2[0] .INIT="0x0100";
  LUT4 \CNT_Falling_RNO_0[0]  (
	.A(N_14_mux),
	.B(CNT_Rising[1]),
	.C(CNT_Rising[2]),
	.D(m3_e_0),
	.Z(N_35)
);
defparam \CNT_Falling_RNO_0[0] .INIT="0x7FFF";
  LUT4 \CNT_Rising_RNI7C5N1[5]  (
	.A(CNT_Rising[0]),
	.B(CNT_Rising[4]),
	.C(CNT_Rising[5]),
	.D(CNT_Rising[6]),
	.Z(g0_7)
);
defparam \CNT_Rising_RNI7C5N1[5] .INIT="0x0002";
  LUT4 bypass_1st_RNIN6B51 (
	.A(CNT_Falling[1]),
	.B(CNT_Rising[2]),
	.C(bypass_1st),
	.D(GND),
	.Z(g0_1)
);
defparam bypass_1st_RNIN6B51.INIT="0x4040";
  LUT4 bypass_1st_RNIALBV4 (
	.A(g0_1),
	.B(g0_7),
	.C(g0_8),
	.D(rst_n_sync),
	.Z(Dbg_UART_Tx_En_1_sqmuxa)
);
defparam bypass_1st_RNIALBV4.INIT="0x8000";
  LUT4 \CNT_Rising_RNI6B5N1[7]  (
	.A(CNT_Rising[0]),
	.B(CNT_Rising[3]),
	.C(CNT_Rising[4]),
	.D(CNT_Rising[7]),
	.Z(g0_5_0)
);
defparam \CNT_Rising_RNI6B5N1[7] .INIT="0x0008";
  LUT4 \CNT_Rising_RNI6B5N1[5]  (
	.A(CNT_Rising[1]),
	.B(CNT_Rising[2]),
	.C(CNT_Rising[5]),
	.D(CNT_Rising[6]),
	.Z(g0_4_0)
);
defparam \CNT_Rising_RNI6B5N1[5] .INIT="0x0001";
  LUT4 CNT_Delay21_7_c_0_RNINO1U3 (
	.A(CNT_Delay21),
	.B(g0_4_0),
	.C(g0_5_0),
	.D(GND),
	.Z(N_64)
);
defparam CNT_Delay21_7_c_0_RNINO1U3.INIT="0x4040";
  LUT4 \CNT_Rising_RNIBG5N1[5]  (
	.A(CNT_Rising[1]),
	.B(CNT_Rising[5]),
	.C(CNT_Rising[6]),
	.D(CNT_Rising[7]),
	.Z(g0_4_a3_3)
);
defparam \CNT_Rising_RNIBG5N1[5] .INIT="0x0001";
  LUT4 \CNT_Rising_RNIT4OI2[4]  (
	.A(CNT_Rising[2]),
	.B(CNT_Rising[4]),
	.C(g0_4_a3_3),
	.D(GND),
	.Z(g0_4_a3_4_0)
);
defparam \CNT_Rising_RNIT4OI2[4] .INIT="0x1010";
  LUT4 CNT_Delay10_7_c_0_RNI39SI1 (
	.A(CNT_Delay10),
	.B(CNT_Delay21),
	.C(CNT_Rising[0]),
	.D(CNT_Rising[3]),
	.Z(N_4)
);
defparam CNT_Delay10_7_c_0_RNI39SI1.INIT="0x3005";
  LUT4 CNT_Delay10_7_c_0_RNI8GQB8 (
	.A(N_4),
	.B(N_34),
	.C(N_95),
	.D(g0_4_a3_4_0),
	.Z(N_611)
);
defparam CNT_Delay10_7_c_0_RNI8GQB8.INIT="0xBA30";
  LUT4 bypass_1st_RNO_1 (
	.A(CNT_Rising[0]),
	.B(CNT_Rising[5]),
	.C(CNT_Rising[6]),
	.D(CNT_Rising[7]),
	.Z(g0_5)
);
defparam bypass_1st_RNO_1.INIT="0x0002";
  LUT4 bypass_1st_RNO_0 (
	.A(CNT_Rising[2]),
	.B(CNT_Rising[4]),
	.C(bypass_1st),
	.D(GND),
	.Z(g0_4)
);
defparam bypass_1st_RNO_0.INIT="0x0202";
  LUT4 bypass_1st_RNO (
	.A(CNT_Rising[1]),
	.B(CNT_Rising[3]),
	.C(g0_4),
	.D(g0_5),
	.Z(bypass_1st_0_sqmuxa)
);
defparam bypass_1st_RNO.INIT="0x2000";
  LUT4 \CNT_Falling_RNO[0]  (
	.A(N_35),
	.B(N_36),
	.C(CNT_Falling[0]),
	.D(CNT_Falling_7_0_1[0]),
	.Z(CNT_Falling_7[0])
);
defparam \CNT_Falling_RNO[0] .INIT="0xF3A0";
  LUT4 \CNT_Falling_RNO_1[0]  (
	.A(CNT_Falling[0]),
	.B(CNT_Falling[1]),
	.C(Dbg_UART_Tx_Done),
	.D(bypass_1st),
	.Z(CNT_Falling_7_0_1[0])
);
defparam \CNT_Falling_RNO_1[0] .INIT="0x12BA";
  LUT4 oLED1_RNO (
	.A(N_87),
	.B(N_94),
	.C(oLED1_e_1),
	.D(oLED1_c),
	.Z(oLED1)
);
defparam oLED1_RNO.INIT="0x77F8";
  LUT4 oLED1_RNO_0 (
	.A(N_88),
	.B(CNT_Rising[0]),
	.C(CNT_Rising[1]),
	.D(CNT_Rising[2]),
	.Z(oLED1_e_1)
);
defparam oLED1_RNO_0.INIT="0x0020";
  LUT4 Dbg_UART_Tx_En_RNO_0 (
	.A(CNT_Falling[1]),
	.B(rst_n_sync),
	.C(GND),
	.D(GND),
	.Z(Dbg_UART_Tx_En_0_sqmuxa_0_a4_out)
);
defparam Dbg_UART_Tx_En_RNO_0.INIT="0x4444";
  LUT4 \CNT_Rising_RNIFHIR[2]  (
	.A(CNT_Rising[1]),
	.B(CNT_Rising[2]),
	.C(GND),
	.D(GND),
	.Z(N_84)
);
defparam \CNT_Rising_RNIFHIR[2] .INIT="0x1111";
  LUT4 \Dbg_UART_Tx_DR_RNO[0]  (
	.A(CNT_Falling[0]),
	.B(Temp_Data_Falling[0]),
	.C(Temp_Data_Falling[8]),
	.D(GND),
	.Z(Dbg_UART_Tx_DR_9[0])
);
defparam \Dbg_UART_Tx_DR_RNO[0] .INIT="0xD8D8";
  LUT4 \Dbg_UART_Tx_DR_RNO[1]  (
	.A(CNT_Falling[0]),
	.B(Temp_Data_Falling[1]),
	.C(Temp_Data_Falling[9]),
	.D(GND),
	.Z(Dbg_UART_Tx_DR_9[1])
);
defparam \Dbg_UART_Tx_DR_RNO[1] .INIT="0xD8D8";
  LUT4 \Dbg_UART_Tx_DR_RNO[2]  (
	.A(CNT_Falling[0]),
	.B(Temp_Data_Falling[2]),
	.C(Temp_Data_Falling[10]),
	.D(GND),
	.Z(Dbg_UART_Tx_DR_9[2])
);
defparam \Dbg_UART_Tx_DR_RNO[2] .INIT="0xD8D8";
  LUT4 \Dbg_UART_Tx_DR_RNO[3]  (
	.A(CNT_Falling[0]),
	.B(Temp_Data_Falling[3]),
	.C(Temp_Data_Falling[11]),
	.D(GND),
	.Z(Dbg_UART_Tx_DR_9[3])
);
defparam \Dbg_UART_Tx_DR_RNO[3] .INIT="0xD8D8";
  LUT4 \Dbg_UART_Tx_DR_RNO[4]  (
	.A(CNT_Falling[0]),
	.B(Temp_Data_Falling[4]),
	.C(Temp_Data_Falling[12]),
	.D(GND),
	.Z(Dbg_UART_Tx_DR_9[4])
);
defparam \Dbg_UART_Tx_DR_RNO[4] .INIT="0xD8D8";
  LUT4 \Dbg_UART_Tx_DR_RNO[5]  (
	.A(CNT_Falling[0]),
	.B(Temp_Data_Falling[5]),
	.C(Temp_Data_Falling[13]),
	.D(GND),
	.Z(Dbg_UART_Tx_DR_9[5])
);
defparam \Dbg_UART_Tx_DR_RNO[5] .INIT="0xD8D8";
  LUT4 \Dbg_UART_Tx_DR_RNO[6]  (
	.A(CNT_Falling[0]),
	.B(Temp_Data_Falling[6]),
	.C(Temp_Data_Falling[14]),
	.D(GND),
	.Z(Dbg_UART_Tx_DR_9[6])
);
defparam \Dbg_UART_Tx_DR_RNO[6] .INIT="0xD8D8";
  LUT4 \Dbg_UART_Tx_DR_RNO[7]  (
	.A(CNT_Falling[0]),
	.B(Temp_Data_Falling[7]),
	.C(Temp_Data_Falling[15]),
	.D(GND),
	.Z(Dbg_UART_Tx_DR_9[7])
);
defparam \Dbg_UART_Tx_DR_RNO[7] .INIT="0xD8D8";
  LUT4 \CNT_Addr_RNI2H8M1[0]  (
	.A(CNT_Addr[0]),
	.B(CNT_Addr[2]),
	.C(CNT_Addr[3]),
	.D(CNT_Addr[9]),
	.Z(CNT_Addr19_6)
);
defparam \CNT_Addr_RNI2H8M1[0] .INIT="0x0040";
  LUT4 \CNT_Addr_RNIBQ8M1[4]  (
	.A(CNT_Addr[4]),
	.B(CNT_Addr[5]),
	.C(CNT_Addr[6]),
	.D(CNT_Addr[8]),
	.Z(CNT_Addr19_5)
);
defparam \CNT_Addr_RNIBQ8M1[4] .INIT="0x0008";
  LUT4 \CNT_Rising_RNI48C91[5]  (
	.A(CNT_Rising[5]),
	.B(CNT_Rising[6]),
	.C(CNT_Rising[7]),
	.D(GND),
	.Z(N_28)
);
defparam \CNT_Rising_RNI48C91[5] .INIT="0xFEFE";
  LUT4 CNT_Delay43_0_c_0_RNO (
	.A(CNT_Delay[10]),
	.B(CNT_Delay[11]),
	.C(CNT_Delay[13]),
	.D(CNT_Delay[14]),
	.Z(CNT_Delay43_0_and)
);
defparam CNT_Delay43_0_c_0_RNO.INIT="0x8000";
  LUT4 CNT_Delay43_1_c_0_RNO (
	.A(CNT_Delay[18]),
	.B(CNT_Delay[19]),
	.C(CNT_Delay[20]),
	.D(CNT_Delay[22]),
	.Z(CNT_Delay43_1_and)
);
defparam CNT_Delay43_1_c_0_RNO.INIT="0x8000";
  LUT4 CNT_Delay43_1_c_0_RNO_0 (
	.A(CNT_Delay[0]),
	.B(CNT_Delay[1]),
	.C(CNT_Delay[23]),
	.D(CNT_Delay[25]),
	.Z(CNT_Delay43_2_and)
);
defparam CNT_Delay43_1_c_0_RNO_0.INIT="0x1000";
  LUT4 CNT_Delay43_5_c_0_RNO (
	.A(CNT_Delay[12]),
	.B(CNT_Delay[15]),
	.C(CNT_Delay[16]),
	.D(CNT_Delay[17]),
	.Z(CNT_Delay43_5_and)
);
defparam CNT_Delay43_5_c_0_RNO.INIT="0x0001";
  LUT4 CNT_Delay43_5_c_0_RNO_0 (
	.A(CNT_Delay[21]),
	.B(CNT_Delay[24]),
	.C(CNT_Delay[26]),
	.D(CNT_Delay[27]),
	.Z(CNT_Delay43_6_and)
);
defparam CNT_Delay43_5_c_0_RNO_0.INIT="0x0001";
  LUT4 CNT_Delay32_0_c_0_RNO (
	.A(CNT_Delay[11]),
	.B(CNT_Delay[12]),
	.C(CNT_Delay[14]),
	.D(CNT_Delay[15]),
	.Z(CNT_Delay32_0_and)
);
defparam CNT_Delay32_0_c_0_RNO.INIT="0x8000";
  LUT4 CNT_Delay32_1_c_0_RNO (
	.A(CNT_Delay[19]),
	.B(CNT_Delay[20]),
	.C(CNT_Delay[21]),
	.D(CNT_Delay[23]),
	.Z(CNT_Delay32_1_and)
);
defparam CNT_Delay32_1_c_0_RNO.INIT="0x8000";
  LUT4 CNT_Delay32_1_c_0_RNO_0 (
	.A(CNT_Delay[0]),
	.B(CNT_Delay[1]),
	.C(CNT_Delay[24]),
	.D(CNT_Delay[26]),
	.Z(CNT_Delay32_2_and)
);
defparam CNT_Delay32_1_c_0_RNO_0.INIT="0x1000";
  LUT4 CNT_Delay32_5_c_0_RNO (
	.A(CNT_Delay[10]),
	.B(CNT_Delay[13]),
	.C(CNT_Delay[16]),
	.D(CNT_Delay[17]),
	.Z(CNT_Delay32_5_and)
);
defparam CNT_Delay32_5_c_0_RNO.INIT="0x0001";
  LUT4 CNT_Delay32_5_c_0_RNO_0 (
	.A(CNT_Delay[18]),
	.B(CNT_Delay[22]),
	.C(CNT_Delay[25]),
	.D(CNT_Delay[27]),
	.Z(CNT_Delay32_6_and)
);
defparam CNT_Delay32_5_c_0_RNO_0.INIT="0x0001";
  LUT4 CNT_Delay10_0_c_0_RNO (
	.A(CNT_Delay[0]),
	.B(CNT_Delay[1]),
	.C(CNT_Delay[2]),
	.D(CNT_Delay[3]),
	.Z(CNT_Delay10_0_and)
);
defparam CNT_Delay10_0_c_0_RNO.INIT="0x0008";
  LUT4 CNT_Delay21_1_c_0_RNO_0 (
	.A(CNT_Delay[8]),
	.B(CNT_Delay[9]),
	.C(CNT_Delay[10]),
	.D(CNT_Delay[11]),
	.Z(CNT_Delay10_2_and)
);
defparam CNT_Delay21_1_c_0_RNO_0.INIT="0x0001";
  LUT4 CNT_Delay21_3_c_0_RNO (
	.A(CNT_Delay[12]),
	.B(CNT_Delay[13]),
	.C(CNT_Delay[14]),
	.D(CNT_Delay[15]),
	.Z(CNT_Delay10_3_and)
);
defparam CNT_Delay21_3_c_0_RNO.INIT="0x0001";
  LUT4 CNT_Delay21_3_c_0_RNO_0 (
	.A(CNT_Delay[16]),
	.B(CNT_Delay[17]),
	.C(CNT_Delay[18]),
	.D(CNT_Delay[19]),
	.Z(CNT_Delay10_4_and)
);
defparam CNT_Delay21_3_c_0_RNO_0.INIT="0x0001";
  LUT4 CNT_Delay21_5_c_0_RNO (
	.A(CNT_Delay[20]),
	.B(CNT_Delay[21]),
	.C(CNT_Delay[22]),
	.D(CNT_Delay[23]),
	.Z(CNT_Delay10_5_and)
);
defparam CNT_Delay21_5_c_0_RNO.INIT="0x0001";
  LUT4 CNT_Delay21_5_c_0_RNO_0 (
	.A(CNT_Delay[24]),
	.B(CNT_Delay[25]),
	.C(CNT_Delay[26]),
	.D(CNT_Delay[27]),
	.Z(CNT_Delay10_6_and)
);
defparam CNT_Delay21_5_c_0_RNO_0.INIT="0x0001";
  LUT4 CNT_Delay43_7_c_0_RNO (
	.A(CNT_Delay[28]),
	.B(CNT_Delay[29]),
	.C(CNT_Delay[30]),
	.D(CNT_Delay[31]),
	.Z(CNT_Delay10_7_and)
);
defparam CNT_Delay43_7_c_0_RNO.INIT="0x0001";
  LUT4 \CNT_Rising_RNILOB91[0]  (
	.A(CNT_Rising[0]),
	.B(CNT_Rising[1]),
	.C(CNT_Rising[2]),
	.D(GND),
	.Z(N_94)
);
defparam \CNT_Rising_RNILOB91[0] .INIT="0x4040";
  LUT4 CNT_Delay43_7_c_0_RNI3KK51 (
	.A(CNT_Delay32),
	.B(CNT_Delay43),
	.C(CNT_Rising[1]),
	.D(GND),
	.Z(N_34)
);
defparam CNT_Delay43_7_c_0_RNI3KK51.INIT="0xCACA";
  LUT4 un1_CNT_Rising_32_cry_0_c_0_RNO_3 (
	.A(CNT_Delay10),
	.B(CNT_Rising[1]),
	.C(Op_Done),
	.D(GND),
	.Z(N_40)
);
defparam un1_CNT_Rising_32_cry_0_c_0_RNO_3.INIT="0xE2E2";
  LUT4 \CNT_Delay_RNIIRFI1[2]  (
	.A(CNT_Delay[2]),
	.B(CNT_Delay[3]),
	.C(CNT_Delay[4]),
	.D(CNT_Delay[5]),
	.Z(CNT_Delay32_3_and)
);
defparam \CNT_Delay_RNIIRFI1[2] .INIT="0x0001";
  LUT4 \CNT_Delay_RNI2CGI1[6]  (
	.A(CNT_Delay[6]),
	.B(CNT_Delay[7]),
	.C(CNT_Delay[8]),
	.D(CNT_Delay[9]),
	.Z(CNT_Delay32_4_and)
);
defparam \CNT_Delay_RNI2CGI1[6] .INIT="0x0001";
  LUT4 CNT_Delay21_0_c_0_RNO (
	.A(CNT_Delay[0]),
	.B(CNT_Delay[1]),
	.C(CNT_Delay[2]),
	.D(CNT_Delay[3]),
	.Z(CNT_Delay21_0_and)
);
defparam CNT_Delay21_0_c_0_RNO.INIT="0x0001";
  LUT4 CNT_Delay21_1_c_0_RNO (
	.A(CNT_Delay[4]),
	.B(CNT_Delay[5]),
	.C(CNT_Delay[6]),
	.D(CNT_Delay[7]),
	.Z(CNT_Delay10_1_and)
);
defparam CNT_Delay21_1_c_0_RNO.INIT="0x0001";
  LUT4 \CNT_Rising_RNIDI5N1[3]  (
	.A(N_28),
	.B(CNT_Rising[3]),
	.C(GND),
	.D(GND),
	.Z(N_85)
);
defparam \CNT_Rising_RNIDI5N1[3] .INIT="0x4444";
  LUT4 \CNT_Rising_RNINTU42[3]  (
	.A(N_28),
	.B(CNT_Rising[3]),
	.C(CNT_Rising[4]),
	.D(GND),
	.Z(N_30)
);
defparam \CNT_Rising_RNINTU42[3] .INIT="0xFEFE";
  LUT4 \CNT_Rising_RNI2BH03[0]  (
	.A(N_84),
	.B(N_85),
	.C(CNT_Rising[0]),
	.D(GND),
	.Z(un1_oIOMux_iv_i_a4_0[2])
);
defparam \CNT_Rising_RNI2BH03[0] .INIT="0x0808";
  LUT4 un1_CNT_Rising_32_cry_0_c_0_RNO_5 (
	.A(N_28),
	.B(CNT_Rising[0]),
	.C(CNT_Rising[2]),
	.D(CNT_Rising[3]),
	.Z(un1_oIOMux_iv_0_a4_3_0[0])
);
defparam un1_CNT_Rising_32_cry_0_c_0_RNO_5.INIT="0x0040";
  LUT4 \CNT_Addr_RNIVKL74[1]  (
	.A(CNT_Addr19_5),
	.B(CNT_Addr19_6),
	.C(CNT_Addr[1]),
	.D(CNT_Addr[7]),
	.Z(CNT_Addr19)
);
defparam \CNT_Addr_RNIVKL74[1] .INIT="0x0008";
  LUT4 \CNT_Rising_RNINTU42[4]  (
	.A(N_85),
	.B(CNT_Rising[4]),
	.C(GND),
	.D(GND),
	.Z(N_88)
);
defparam \CNT_Rising_RNINTU42[4] .INIT="0x2222";
  LUT4 \CNT_Rising_RNINTU42_0[3]  (
	.A(N_28),
	.B(CNT_Rising[3]),
	.C(CNT_Rising[4]),
	.D(GND),
	.Z(N_87)
);
defparam \CNT_Rising_RNINTU42_0[3] .INIT="0x1010";
  LUT4 un1_CNT_Rising_32_cry_0_c_0_RNO_8 (
	.A(N_87),
	.B(CNT_Delay43),
	.C(CNT_Rising[1]),
	.D(CNT_Rising[2]),
	.Z(N_71)
);
defparam un1_CNT_Rising_32_cry_0_c_0_RNO_8.INIT="0x8000";
  LUT4 un1_CNT_Rising_32_cry_0_c_0_RNO_0 (
	.A(N_30),
	.B(N_40),
	.C(CNT_Rising[0]),
	.D(GND),
	.Z(N_66)
);
defparam un1_CNT_Rising_32_cry_0_c_0_RNO_0.INIT="0x0404";
  LUT4 un1_CNT_Rising_32_cry_0_c_0_RNO_4 (
	.A(N_30),
	.B(CNT_Rising[1]),
	.C(CNT_Rising[2]),
	.D(upload_done),
	.Z(N_65)
);
defparam un1_CNT_Rising_32_cry_0_c_0_RNO_4.INIT="0x5010";
  LUT4 \CNT_Rising_RNI6FH03[4]  (
	.A(N_84),
	.B(N_88),
	.C(GND),
	.D(GND),
	.Z(N_96)
);
defparam \CNT_Rising_RNI6FH03[4] .INIT="0x8888";
  LUT4 \CNT_Rising_RNI5SEL4[0]  (
	.A(CNT_Addr19),
	.B(CNT_Rising[0]),
	.C(GND),
	.D(GND),
	.Z(N_38)
);
defparam \CNT_Rising_RNI5SEL4[0] .INIT="0xEEEE";
  LUT4 un1_CNT_Rising_32_cry_0_c_0_RNO_6 (
	.A(N_92),
	.B(Op_Done),
	.C(GND),
	.D(GND),
	.Z(N_70)
);
defparam un1_CNT_Rising_32_cry_0_c_0_RNO_6.INIT="0x8888";
  LUT4 \CNT_Rising_RNI5EH03[0]  (
	.A(N_87),
	.B(CNT_Rising[0]),
	.C(CNT_Rising[2]),
	.D(GND),
	.Z(N_95)
);
defparam \CNT_Rising_RNI5EH03[0] .INIT="0x8080";
  LUT4 CNT_Delay10_7_c_0_RNILBTL3 (
	.A(N_30),
	.B(N_84),
	.C(CNT_Delay10),
	.D(CNT_Rising[0]),
	.Z(N_58)
);
defparam CNT_Delay10_7_c_0_RNILBTL3.INIT="0x0040";
  LUT4 \CNT_Rising_RNI9HSJ5[2]  (
	.A(N_30),
	.B(N_92),
	.C(CNT_Rising[1]),
	.D(CNT_Rising[2]),
	.Z(un1_CNT_Rising_16_0_i_0)
);
defparam \CNT_Rising_RNI9HSJ5[2] .INIT="0xCCDC";
  LUT4 un1_CNT_Rising_32_cry_0_c_0_RNO_1 (
	.A(N_65),
	.B(CNT_Delay32),
	.C(CNT_Rising[1]),
	.D(un1_oIOMux_iv_0_a4_3_0[0]),
	.Z(un1_oIOMux_iv_0_1[0])
);
defparam un1_CNT_Rising_32_cry_0_c_0_RNO_1.INIT="0xAEAA";
  LUT4 un1_CNT_Rising_32_cry_0_c_0_RNO_7 (
	.A(N_28),
	.B(N_71),
	.C(N_94),
	.D(CNT_Rising[3]),
	.Z(un1_oIOMux_iv_0_0[0])
);
defparam un1_CNT_Rising_32_cry_0_c_0_RNO_7.INIT="0xCCDC";
  LUT4 \CNT_Falling_RNO[1]  (
	.A(N_36),
	.B(CNT_Falling[0]),
	.C(CNT_Falling[1]),
	.D(Dbg_UART_Tx_Done),
	.Z(CNT_Falling_7[1])
);
defparam \CNT_Falling_RNO[1] .INIT="0xA4A0";
  LUT4 \Op_Code_RNO[0]  (
	.A(CNT_Rising[0]),
	.B(Op_Code[0]),
	.C(Op_Done),
	.D(un1_CNT_Rising_16_0_i_0),
	.Z(Op_Code_0)
);
defparam \Op_Code_RNO[0] .INIT="0x0ACC";
  LUT4 \Op_Code_RNO[1]  (
	.A(CNT_Rising[1]),
	.B(Op_Code[1]),
	.C(Op_Done),
	.D(un1_CNT_Rising_16_0_i_0),
	.Z(Op_Code_scalar)
);
defparam \Op_Code_RNO[1] .INIT="0x0ACC";
  LUT4 Dbg_UART_Tx_En_RNO (
	.A(N_36),
	.B(Dbg_UART_Tx_Done),
	.C(Dbg_UART_Tx_En),
	.D(Dbg_UART_Tx_En_0_sqmuxa_0_a4_out),
	.Z(Dbg_UART_Tx_En_0)
);
defparam Dbg_UART_Tx_En_RNO.INIT="0xB1F0";
  LUT4 CNT_Delay21_7_c_0_RNIC4VJ7 (
	.A(N_58),
	.B(N_96),
	.C(CNT_Delay21),
	.D(CNT_Rising[0]),
	.Z(un1_CNT_Delay_0_sqmuxa_i_0)
);
defparam CNT_Delay21_7_c_0_RNIC4VJ7.INIT="0xEAAA";
  LUT4 \CNT_Rising_RNI242KB[4]  (
	.A(N_64),
	.B(CNT_Addr19),
	.C(CNT_Rising[4]),
	.D(un1_oIOMux_iv_i_a4_0[2]),
	.Z(N_17)
);
defparam \CNT_Rising_RNI242KB[4] .INIT="0xFBAA";
  LUT4 un1_CNT_Rising_32_cry_0_c_0_RNO_2 (
	.A(N_38),
	.B(N_70),
	.C(N_96),
	.D(un1_oIOMux_iv_0_0[0]),
	.Z(un1_oIOMux_iv_0_4[0])
);
defparam un1_CNT_Rising_32_cry_0_c_0_RNO_2.INIT="0xFFEC";
  LUT4 \CNT_Rising_RNO_0[7]  (
	.A(N_17),
	.B(CNT_Rising[7]),
	.C(GND),
	.D(GND),
	.Z(un1_CNT_Rising_32_axb_7)
);
defparam \CNT_Rising_RNO_0[7] .INIT="0x6666";
  LUT4 \CNT_Rising_RNO[2]  (
	.A(N_95),
	.B(CNT_Delay32),
	.C(CNT_Rising[1]),
	.D(un1_CNT_Rising_32_cry_1_c_0_S1),
	.Z(CNT_Rising_24_0_i[2])
);
defparam \CNT_Rising_RNO[2] .INIT="0xFF08";
  LUT4 \CNT_Rising_RNO[1]  (
	.A(N_95),
	.B(CNT_Delay32),
	.C(CNT_Rising[1]),
	.D(un1_CNT_Rising_32_cry_1_c_0_S0),
	.Z(CNT_Rising_24_0_i[1])
);
defparam \CNT_Rising_RNO[1] .INIT="0xFF08";
  LUT4 \CNT_Rising_RNO[0]  (
	.A(N_95),
	.B(CNT_Delay32),
	.C(CNT_Rising[1]),
	.D(un1_CNT_Rising_32_cry_0_c_0_S1),
	.Z(CNT_Rising_24_0_i[0])
);
defparam \CNT_Rising_RNO[0] .INIT="0xFF08";
// @44:214
  CCU2_B CNT_Delay43_7_c_0 (
	.CIN(CNT_Delay43_6),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT_Delay10_7_and),
	.C1(GND),
	.COUT(N_1),
	.S0(CNT_Delay43_7_c_0_S0),
	.S1(CNT_Delay43)
);
defparam CNT_Delay43_7_c_0.INIT0="0xC33C";
defparam CNT_Delay43_7_c_0.INIT1="0xC33C";
// @44:214
  CCU2_B CNT_Delay43_5_c_0 (
	.CIN(CNT_Delay43_4),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT_Delay43_5_and),
	.C1(CNT_Delay43_6_and),
	.COUT(CNT_Delay43_6),
	.S0(CNT_Delay43_5_c_0_S0),
	.S1(CNT_Delay43_5_c_0_S1)
);
defparam CNT_Delay43_5_c_0.INIT0="0xC33C";
defparam CNT_Delay43_5_c_0.INIT1="0xC33C";
// @44:214
  CCU2_B CNT_Delay43_3_c_0 (
	.CIN(CNT_Delay43_2),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT_Delay32_3_and),
	.C1(CNT_Delay32_4_and),
	.COUT(CNT_Delay43_4),
	.S0(CNT_Delay43_3_c_0_S0),
	.S1(CNT_Delay43_3_c_0_S1)
);
defparam CNT_Delay43_3_c_0.INIT0="0xC33C";
defparam CNT_Delay43_3_c_0.INIT1="0xC33C";
// @44:214
  CCU2_B CNT_Delay43_1_c_0 (
	.CIN(CNT_Delay43_0),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT_Delay43_1_and),
	.C1(CNT_Delay43_2_and),
	.COUT(CNT_Delay43_2),
	.S0(CNT_Delay43_1_c_0_S0),
	.S1(CNT_Delay43_1_c_0_S1)
);
defparam CNT_Delay43_1_c_0.INIT0="0xC33C";
defparam CNT_Delay43_1_c_0.INIT1="0xC33C";
// @44:214
  CCU2_B CNT_Delay43_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(GND),
	.C0(VCC),
	.C1(CNT_Delay43_0_and),
	.COUT(CNT_Delay43_0),
	.S0(N_2),
	.S1(CNT_Delay43_0_c_0_S1)
);
defparam CNT_Delay43_0_c_0.INIT0="0xC33C";
defparam CNT_Delay43_0_c_0.INIT1="0xC33C";
// @44:207
  CCU2_B CNT_Delay32_7_c_0 (
	.CIN(CNT_Delay32_6),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT_Delay32_7_sf),
	.C1(GND),
	.COUT(N_3),
	.S0(CNT_Delay32_7_c_0_S0),
	.S1(CNT_Delay32)
);
defparam CNT_Delay32_7_c_0.INIT0="0xC33C";
defparam CNT_Delay32_7_c_0.INIT1="0xC33C";
// @44:207
  CCU2_B CNT_Delay32_5_c_0 (
	.CIN(CNT_Delay32_4),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT_Delay32_5_and),
	.C1(CNT_Delay32_6_and),
	.COUT(CNT_Delay32_6),
	.S0(CNT_Delay32_5_c_0_S0),
	.S1(CNT_Delay32_5_c_0_S1)
);
defparam CNT_Delay32_5_c_0.INIT0="0xC33C";
defparam CNT_Delay32_5_c_0.INIT1="0xC33C";
// @44:207
  CCU2_B CNT_Delay32_3_c_0 (
	.CIN(CNT_Delay32_2),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT_Delay32_3_and),
	.C1(CNT_Delay32_4_and),
	.COUT(CNT_Delay32_4),
	.S0(CNT_Delay32_3_c_0_S0),
	.S1(CNT_Delay32_3_c_0_S1)
);
defparam CNT_Delay32_3_c_0.INIT0="0xC33C";
defparam CNT_Delay32_3_c_0.INIT1="0xC33C";
// @44:207
  CCU2_B CNT_Delay32_1_c_0 (
	.CIN(CNT_Delay32_0),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT_Delay32_1_and),
	.C1(CNT_Delay32_2_and),
	.COUT(CNT_Delay32_2),
	.S0(CNT_Delay32_1_c_0_S0),
	.S1(CNT_Delay32_1_c_0_S1)
);
defparam CNT_Delay32_1_c_0.INIT0="0xC33C";
defparam CNT_Delay32_1_c_0.INIT1="0xC33C";
// @44:207
  CCU2_B CNT_Delay32_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(GND),
	.C0(VCC),
	.C1(CNT_Delay32_0_and),
	.COUT(CNT_Delay32_0),
	.S0(N_5),
	.S1(CNT_Delay32_0_c_0_S1)
);
defparam CNT_Delay32_0_c_0.INIT0="0xC33C";
defparam CNT_Delay32_0_c_0.INIT1="0xC33C";
// @44:200
  CCU2_B CNT_Delay21_7_c_0 (
	.CIN(CNT_Delay21_6),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT_Delay21_7_sf),
	.C1(GND),
	.COUT(N_6),
	.S0(CNT_Delay21_7_c_0_S0),
	.S1(CNT_Delay21)
);
defparam CNT_Delay21_7_c_0.INIT0="0xC33C";
defparam CNT_Delay21_7_c_0.INIT1="0xC33C";
// @44:200
  CCU2_B CNT_Delay21_5_c_0 (
	.CIN(CNT_Delay21_4),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT_Delay10_5_and),
	.C1(CNT_Delay10_6_and),
	.COUT(CNT_Delay21_6),
	.S0(CNT_Delay21_5_c_0_S0),
	.S1(CNT_Delay21_5_c_0_S1)
);
defparam CNT_Delay21_5_c_0.INIT0="0xC33C";
defparam CNT_Delay21_5_c_0.INIT1="0xC33C";
// @44:200
  CCU2_B CNT_Delay21_3_c_0 (
	.CIN(CNT_Delay21_2),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT_Delay10_3_and),
	.C1(CNT_Delay10_4_and),
	.COUT(CNT_Delay21_4),
	.S0(CNT_Delay21_3_c_0_S0),
	.S1(CNT_Delay21_3_c_0_S1)
);
defparam CNT_Delay21_3_c_0.INIT0="0xC33C";
defparam CNT_Delay21_3_c_0.INIT1="0xC33C";
// @44:200
  CCU2_B CNT_Delay21_1_c_0 (
	.CIN(CNT_Delay21_0),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT_Delay10_1_and),
	.C1(CNT_Delay10_2_and),
	.COUT(CNT_Delay21_2),
	.S0(CNT_Delay21_1_c_0_S0),
	.S1(CNT_Delay21_1_c_0_S1)
);
defparam CNT_Delay21_1_c_0.INIT0="0xC33C";
defparam CNT_Delay21_1_c_0.INIT1="0xC33C";
// @44:200
  CCU2_B CNT_Delay21_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(GND),
	.C0(VCC),
	.C1(CNT_Delay21_0_and),
	.COUT(CNT_Delay21_0),
	.S0(N_7),
	.S1(CNT_Delay21_0_c_0_S1)
);
defparam CNT_Delay21_0_c_0.INIT0="0xC33C";
defparam CNT_Delay21_0_c_0.INIT1="0xC33C";
// @44:165
  CCU2_B CNT_Delay10_7_c_0 (
	.CIN(CNT_Delay10_6),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT_Delay10_7_sf),
	.C1(GND),
	.COUT(N_8),
	.S0(CNT_Delay10_7_c_0_S0),
	.S1(CNT_Delay10)
);
defparam CNT_Delay10_7_c_0.INIT0="0xC33C";
defparam CNT_Delay10_7_c_0.INIT1="0xC33C";
// @44:165
  CCU2_B CNT_Delay10_5_c_0 (
	.CIN(CNT_Delay10_4),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT_Delay10_5_sf),
	.C1(CNT_Delay10_6_sf),
	.COUT(CNT_Delay10_6),
	.S0(CNT_Delay10_5_c_0_S0),
	.S1(CNT_Delay10_5_c_0_S1)
);
defparam CNT_Delay10_5_c_0.INIT0="0xC33C";
defparam CNT_Delay10_5_c_0.INIT1="0xC33C";
// @44:165
  CCU2_B CNT_Delay10_3_c_0 (
	.CIN(CNT_Delay10_2),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT_Delay10_3_sf),
	.C1(CNT_Delay10_4_sf),
	.COUT(CNT_Delay10_4),
	.S0(CNT_Delay10_3_c_0_S0),
	.S1(CNT_Delay10_3_c_0_S1)
);
defparam CNT_Delay10_3_c_0.INIT0="0xC33C";
defparam CNT_Delay10_3_c_0.INIT1="0xC33C";
// @44:165
  CCU2_B CNT_Delay10_1_c_0 (
	.CIN(CNT_Delay10_0),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(CNT_Delay10_1_sf),
	.C1(CNT_Delay10_2_sf),
	.COUT(CNT_Delay10_2),
	.S0(CNT_Delay10_1_c_0_S0),
	.S1(CNT_Delay10_1_c_0_S1)
);
defparam CNT_Delay10_1_c_0.INIT0="0xC33C";
defparam CNT_Delay10_1_c_0.INIT1="0xC33C";
// @44:165
  CCU2_B CNT_Delay10_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(VCC),
	.B1(GND),
	.C0(VCC),
	.C1(CNT_Delay10_0_and),
	.COUT(CNT_Delay10_0),
	.S0(N_9),
	.S1(CNT_Delay10_0_c_0_S1)
);
defparam CNT_Delay10_0_c_0.INIT0="0xC33C";
defparam CNT_Delay10_0_c_0.INIT1="0xC33C";
  CCU2_B \CNT_Delay_RNO[31]  (
	.CIN(un1_CNT_Delay_1_cry_30),
	.A0(CNT_Delay[31]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_10),
	.S0(CNT_Delay_RNO_S0[31]),
	.S1(N_11)
);
defparam \CNT_Delay_RNO[31] .INIT0="0x55AA";
defparam \CNT_Delay_RNO[31] .INIT1="0xC33C";
// @44:166
  CCU2_B un1_CNT_Delay_1_cry_29_c_0 (
	.CIN(un1_CNT_Delay_1_cry_28),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Delay[29]),
	.B1(CNT_Delay[30]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Delay_1_cry_30),
	.S0(un1_CNT_Delay_1_cry_29_c_0_S0),
	.S1(un1_CNT_Delay_1_cry_29_c_0_S1)
);
defparam un1_CNT_Delay_1_cry_29_c_0.INIT0="0x9966";
defparam un1_CNT_Delay_1_cry_29_c_0.INIT1="0x9966";
// @44:166
  CCU2_B un1_CNT_Delay_1_cry_27_c_0 (
	.CIN(un1_CNT_Delay_1_cry_26),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Delay[27]),
	.B1(CNT_Delay[28]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Delay_1_cry_28),
	.S0(un1_CNT_Delay_1_cry_27_c_0_S0),
	.S1(un1_CNT_Delay_1_cry_27_c_0_S1)
);
defparam un1_CNT_Delay_1_cry_27_c_0.INIT0="0x9966";
defparam un1_CNT_Delay_1_cry_27_c_0.INIT1="0x9966";
// @44:166
  CCU2_B un1_CNT_Delay_1_cry_25_c_0 (
	.CIN(un1_CNT_Delay_1_cry_24),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Delay[25]),
	.B1(CNT_Delay[26]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Delay_1_cry_26),
	.S0(N_604),
	.S1(N_605)
);
defparam un1_CNT_Delay_1_cry_25_c_0.INIT0="0x9966";
defparam un1_CNT_Delay_1_cry_25_c_0.INIT1="0x9966";
// @44:166
  CCU2_B un1_CNT_Delay_1_cry_23_c_0 (
	.CIN(un1_CNT_Delay_1_cry_22),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Delay[23]),
	.B1(CNT_Delay[24]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Delay_1_cry_24),
	.S0(N_602),
	.S1(N_603)
);
defparam un1_CNT_Delay_1_cry_23_c_0.INIT0="0x9966";
defparam un1_CNT_Delay_1_cry_23_c_0.INIT1="0x9966";
// @44:166
  CCU2_B un1_CNT_Delay_1_cry_21_c_0 (
	.CIN(un1_CNT_Delay_1_cry_20),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Delay[21]),
	.B1(CNT_Delay[22]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Delay_1_cry_22),
	.S0(N_600),
	.S1(N_601)
);
defparam un1_CNT_Delay_1_cry_21_c_0.INIT0="0x9966";
defparam un1_CNT_Delay_1_cry_21_c_0.INIT1="0x9966";
// @44:166
  CCU2_B un1_CNT_Delay_1_cry_19_c_0 (
	.CIN(un1_CNT_Delay_1_cry_18),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Delay[19]),
	.B1(CNT_Delay[20]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Delay_1_cry_20),
	.S0(N_598),
	.S1(N_599)
);
defparam un1_CNT_Delay_1_cry_19_c_0.INIT0="0x9966";
defparam un1_CNT_Delay_1_cry_19_c_0.INIT1="0x9966";
// @44:166
  CCU2_B un1_CNT_Delay_1_cry_17_c_0 (
	.CIN(un1_CNT_Delay_1_cry_16),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Delay[17]),
	.B1(CNT_Delay[18]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Delay_1_cry_18),
	.S0(un1_CNT_Delay_1_cry_17_c_0_S0),
	.S1(N_597)
);
defparam un1_CNT_Delay_1_cry_17_c_0.INIT0="0x9966";
defparam un1_CNT_Delay_1_cry_17_c_0.INIT1="0x9966";
// @44:166
  CCU2_B un1_CNT_Delay_1_cry_15_c_0 (
	.CIN(un1_CNT_Delay_1_cry_14),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Delay[15]),
	.B1(CNT_Delay[16]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Delay_1_cry_16),
	.S0(N_594),
	.S1(un1_CNT_Delay_1_cry_15_c_0_S1)
);
defparam un1_CNT_Delay_1_cry_15_c_0.INIT0="0x9966";
defparam un1_CNT_Delay_1_cry_15_c_0.INIT1="0x9966";
// @44:166
  CCU2_B un1_CNT_Delay_1_cry_13_c_0 (
	.CIN(un1_CNT_Delay_1_cry_12),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Delay[13]),
	.B1(CNT_Delay[14]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Delay_1_cry_14),
	.S0(N_592),
	.S1(N_593)
);
defparam un1_CNT_Delay_1_cry_13_c_0.INIT0="0x9966";
defparam un1_CNT_Delay_1_cry_13_c_0.INIT1="0x9966";
// @44:166
  CCU2_B un1_CNT_Delay_1_cry_11_c_0 (
	.CIN(un1_CNT_Delay_1_cry_10),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Delay[11]),
	.B1(CNT_Delay[12]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Delay_1_cry_12),
	.S0(N_590),
	.S1(N_591)
);
defparam un1_CNT_Delay_1_cry_11_c_0.INIT0="0x9966";
defparam un1_CNT_Delay_1_cry_11_c_0.INIT1="0x9966";
// @44:166
  CCU2_B un1_CNT_Delay_1_cry_9_c_0 (
	.CIN(un1_CNT_Delay_1_cry_8),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Delay[9]),
	.B1(CNT_Delay[10]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Delay_1_cry_10),
	.S0(un1_CNT_Delay_1_cry_9_c_0_S0),
	.S1(N_589)
);
defparam un1_CNT_Delay_1_cry_9_c_0.INIT0="0x9966";
defparam un1_CNT_Delay_1_cry_9_c_0.INIT1="0x9966";
// @44:166
  CCU2_B un1_CNT_Delay_1_cry_7_c_0 (
	.CIN(un1_CNT_Delay_1_cry_6),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Delay[7]),
	.B1(CNT_Delay[8]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Delay_1_cry_8),
	.S0(un1_CNT_Delay_1_cry_7_c_0_S0),
	.S1(un1_CNT_Delay_1_cry_7_c_0_S1)
);
defparam un1_CNT_Delay_1_cry_7_c_0.INIT0="0x9966";
defparam un1_CNT_Delay_1_cry_7_c_0.INIT1="0x9966";
// @44:166
  CCU2_B un1_CNT_Delay_1_cry_5_c_0 (
	.CIN(un1_CNT_Delay_1_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Delay[5]),
	.B1(CNT_Delay[6]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Delay_1_cry_6),
	.S0(un1_CNT_Delay_1_cry_5_c_0_S0),
	.S1(un1_CNT_Delay_1_cry_5_c_0_S1)
);
defparam un1_CNT_Delay_1_cry_5_c_0.INIT0="0x9966";
defparam un1_CNT_Delay_1_cry_5_c_0.INIT1="0x9966";
// @44:166
  CCU2_B un1_CNT_Delay_1_cry_3_c_0 (
	.CIN(un1_CNT_Delay_1_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Delay[3]),
	.B1(CNT_Delay[4]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Delay_1_cry_4),
	.S0(un1_CNT_Delay_1_cry_3_c_0_S0),
	.S1(un1_CNT_Delay_1_cry_3_c_0_S1)
);
defparam un1_CNT_Delay_1_cry_3_c_0.INIT0="0x9966";
defparam un1_CNT_Delay_1_cry_3_c_0.INIT1="0x9966";
// @44:166
  CCU2_B un1_CNT_Delay_1_cry_1_c_0 (
	.CIN(un1_CNT_Delay_1_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(CNT_Delay[1]),
	.B1(CNT_Delay[2]),
	.C0(GND),
	.C1(GND),
	.COUT(un1_CNT_Delay_1_cry_2),
	.S0(N_580),
	.S1(un1_CNT_Delay_1_cry_1_c_0_S1)
);
defparam un1_CNT_Delay_1_cry_1_c_0.INIT0="0x9966";
defparam un1_CNT_Delay_1_cry_1_c_0.INIT1="0x9966";
// @44:166
  CCU2_B un1_CNT_Delay_1_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(N_611),
	.B1(CNT_Delay[0]),
	.C0(N_611),
	.C1(GND),
	.COUT(un1_CNT_Delay_1_cry_0),
	.S0(N_13),
	.S1(N_579)
);
defparam un1_CNT_Delay_1_cry_0_c_0.INIT0="0xC33C";
defparam un1_CNT_Delay_1_cry_0_c_0.INIT1="0x9966";
  CCU2_B \CNT_Rising_RNO[7]  (
	.CIN(un1_CNT_Rising_32_cry_6),
	.A0(un1_CNT_Rising_32_axb_7),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(GND),
	.C1(GND),
	.COUT(N_14),
	.S0(CNT_Rising_RNO_S0[7]),
	.S1(N_15)
);
defparam \CNT_Rising_RNO[7] .INIT0="0x55AA";
defparam \CNT_Rising_RNO[7] .INIT1="0xC33C";
// @44:156
  CCU2_B un1_CNT_Rising_32_cry_5_c_0 (
	.CIN(un1_CNT_Rising_32_cry_4),
	.A0(GND),
	.A1(GND),
	.B0(N_17),
	.B1(N_17),
	.C0(CNT_Rising[5]),
	.C1(CNT_Rising[6]),
	.COUT(un1_CNT_Rising_32_cry_6),
	.S0(un1_CNT_Rising_32_cry_5_c_0_S0),
	.S1(un1_CNT_Rising_32_cry_5_c_0_S1)
);
defparam un1_CNT_Rising_32_cry_5_c_0.INIT0="0xC33C";
defparam un1_CNT_Rising_32_cry_5_c_0.INIT1="0xC33C";
// @44:156
  CCU2_B un1_CNT_Rising_32_cry_3_c_0 (
	.CIN(un1_CNT_Rising_32_cry_2),
	.A0(GND),
	.A1(GND),
	.B0(N_17),
	.B1(N_17),
	.C0(CNT_Rising[3]),
	.C1(CNT_Rising[4]),
	.COUT(un1_CNT_Rising_32_cry_4),
	.S0(un1_CNT_Rising_32[3]),
	.S1(un1_CNT_Rising_32[4])
);
defparam un1_CNT_Rising_32_cry_3_c_0.INIT0="0xC33C";
defparam un1_CNT_Rising_32_cry_3_c_0.INIT1="0xC33C";
// @44:156
  CCU2_B un1_CNT_Rising_32_cry_1_c_0 (
	.CIN(un1_CNT_Rising_32_cry_0),
	.A0(GND),
	.A1(GND),
	.B0(un1_CNT_Rising_32_cry_1_c_0_RNO),
	.B1(N_17),
	.C0(CNT_Rising[1]),
	.C1(CNT_Rising[2]),
	.COUT(un1_CNT_Rising_32_cry_2),
	.S0(un1_CNT_Rising_32_cry_1_c_0_S0),
	.S1(un1_CNT_Rising_32_cry_1_c_0_S1)
);
defparam un1_CNT_Rising_32_cry_1_c_0.INIT0="0xC33C";
defparam un1_CNT_Rising_32_cry_1_c_0.INIT1="0xC33C";
// @44:156
  CCU2_B un1_CNT_Rising_32_cry_0_c_0 (
	.CIN(),
	.A0(GND),
	.A1(GND),
	.B0(GND),
	.B1(un1_CNT_Rising_32_cry_0_c_0_RNO),
	.C0(GND),
	.C1(CNT_Rising[0]),
	.COUT(un1_CNT_Rising_32_cry_0),
	.S0(N_16),
	.S1(un1_CNT_Rising_32_cry_0_c_0_S1)
);
defparam un1_CNT_Rising_32_cry_0_c_0.INIT0="0xC33C";
defparam un1_CNT_Rising_32_cry_0_c_0.INIT1="0xC33C";
  CCU2_B \CNT_Addr_RNO[9]  (
	.CIN(CNT_Addr_cry[8]),
	.A0(CNT_Addr[9]),
	.A1(GND),
	.B0(GND),
	.B1(GND),
	.C0(N_38),
	.C1(GND),
	.COUT(N_18),
	.S0(CNT_Addr_lm[9]),
	.S1(N_19)
);
defparam \CNT_Addr_RNO[9] .INIT0="0x050A";
defparam \CNT_Addr_RNO[9] .INIT1="0xC33C";
// @44:142
  CCU2_B \CNT_Addr_cry_c_0[7]  (
	.CIN(CNT_Addr_cry[6]),
	.A0(N_38),
	.A1(N_38),
	.B0(CNT_Addr[7]),
	.B1(CNT_Addr[8]),
	.C0(GND),
	.C1(GND),
	.COUT(CNT_Addr_cry[8]),
	.S0(CNT_Addr_lm[7]),
	.S1(CNT_Addr_lm[8])
);
defparam \CNT_Addr_cry_c_0[7] .INIT0="0x1144";
defparam \CNT_Addr_cry_c_0[7] .INIT1="0x1144";
// @44:142
  CCU2_B \CNT_Addr_cry_c_0[5]  (
	.CIN(CNT_Addr_cry[4]),
	.A0(N_38),
	.A1(N_38),
	.B0(CNT_Addr[5]),
	.B1(CNT_Addr[6]),
	.C0(GND),
	.C1(GND),
	.COUT(CNT_Addr_cry[6]),
	.S0(CNT_Addr_lm[5]),
	.S1(CNT_Addr_lm[6])
);
defparam \CNT_Addr_cry_c_0[5] .INIT0="0x1144";
defparam \CNT_Addr_cry_c_0[5] .INIT1="0x1144";
// @44:142
  CCU2_B \CNT_Addr_cry_c_0[3]  (
	.CIN(CNT_Addr_cry[2]),
	.A0(N_38),
	.A1(N_38),
	.B0(CNT_Addr[3]),
	.B1(CNT_Addr[4]),
	.C0(GND),
	.C1(GND),
	.COUT(CNT_Addr_cry[4]),
	.S0(CNT_Addr_lm[3]),
	.S1(CNT_Addr_lm[4])
);
defparam \CNT_Addr_cry_c_0[3] .INIT0="0x1144";
defparam \CNT_Addr_cry_c_0[3] .INIT1="0x1144";
// @44:142
  CCU2_B \CNT_Addr_cry_c_0[1]  (
	.CIN(CNT_Addr_cry[0]),
	.A0(N_38),
	.A1(N_38),
	.B0(CNT_Addr[1]),
	.B1(CNT_Addr[2]),
	.C0(GND),
	.C1(GND),
	.COUT(CNT_Addr_cry[2]),
	.S0(CNT_Addr_lm[1]),
	.S1(CNT_Addr_lm[2])
);
defparam \CNT_Addr_cry_c_0[1] .INIT0="0x1144";
defparam \CNT_Addr_cry_c_0[1] .INIT1="0x1144";
// @44:142
  CCU2_B \CNT_Addr_cry_c_0[0]  (
	.CIN(),
	.A0(GND),
	.A1(N_38),
	.B0(VCC),
	.B1(CNT_Addr[0]),
	.C0(VCC),
	.C1(GND),
	.COUT(CNT_Addr_cry[0]),
	.S0(N_20),
	.S1(CNT_Addr_lm[0])
);
defparam \CNT_Addr_cry_c_0[0] .INIT0="0xC33C";
defparam \CNT_Addr_cry_c_0[0] .INIT1="0x1144";
// @44:58
  ZUART_Tx_24s ic_DBG_UART_Tx (
	.Dbg_UART_Tx_DR(Dbg_UART_Tx_DR[7:0]),
	.CNT_Rising_0(CNT_Rising[1]),
	.CNT_Rising_2(CNT_Rising[3]),
	.CNT_Rising_6(CNT_Rising[7]),
	.g0_8(g0_8),
	.Dbg_UART_Tx_En(Dbg_UART_Tx_En),
	.oDbgUART_TxD_c(oDbgUART_TxD_c),
	.Dbg_UART_Tx_Done(Dbg_UART_Tx_Done),
	.rst_n_sync_i(rst_n_sync_i),
	.clk_Global(clk_Global)
);
// @44:80
  ZRAM_DP ic_RAM_DP (
	.EBR_Wr_Data(EBR_Wr_Data[15:0]),
	.EBR_Rd_Data(EBR_Rd_Data[15:0]),
	.EBR_Rd_Addr(EBR_Rd_Addr[9:0]),
	.EBR_Wr_Addr(EBR_Wr_Addr[2:0]),
	.clk_Global(clk_Global),
	.EBR_Rd_En(EBR_Rd_En),
	.EBR_Wr_En(EBR_Wr_En)
);
  ZOctalRAMOperator ic_OctalRAM (
	.ioPSRAM_DATA_in(ioPSRAM_DATA_in[7:0]),
	.CNT_Rising_0(CNT_Rising[1]),
	.Op_Code(Op_Code[1:0]),
	.EBR_Wr_Data(EBR_Wr_Data[15:0]),
	.EBR_Wr_Addr(EBR_Wr_Addr[2:0]),
	.ioPSRAM_DQS(ioPSRAM_DQS),
	.oe2pad1(oe2pad1),
	.oPSRAM_DATA1(oPSRAM_DATA1),
	.oe2pad0(oe2pad0),
	.oPSRAM_DATA0(oPSRAM_DATA0),
	.oe2pad7(oe2pad7),
	.oPSRAM_DATA7(oPSRAM_DATA7),
	.oe2pad2(oe2pad2),
	.oPSRAM_DATA2(oPSRAM_DATA2),
	.oe2pad4(oe2pad4),
	.oPSRAM_DATA4(oPSRAM_DATA4),
	.oe2pad5(oe2pad5),
	.oPSRAM_DATA5(oPSRAM_DATA5),
	.oe2pad6(oe2pad6),
	.oPSRAM_DATA6(oPSRAM_DATA6),
	.oe2pad3(oe2pad3),
	.oPSRAM_DATA3(oPSRAM_DATA3),
	.N_12(N_12),
	.N_92(N_92),
	.N_59(N_59),
	.EBR_Wr_En(EBR_Wr_En),
	.Op_Done(Op_Done),
	.oPSRAM_RST_c(oPSRAM_RST_c),
	.oPSRAM_CE_c(oPSRAM_CE_c),
	.rst_n_sync_i(rst_n_sync_i),
	.clk_Global(clk_Global)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ZIRStore_Bottom */

(* RGB_TO_GPIO="oLED1, oLED2" *)module ZIRStore_Top (
  oLED1,
  oLED2,
  oIOMux,
  oIR_UART_TxD,
  iIR_UART_RxD,
  oPSRAM_RST,
  oPSRAM_CE,
  oPSRAM_CLK,
  ioPSRAM_DQS,
  ioPSRAM_DATA,
  oDbgUART_TxD,
  oTestSignal
)
;
output oLED1 ;
output oLED2 ;
output oIOMux ;
output oIR_UART_TxD ;
input iIR_UART_RxD ;
output oPSRAM_RST ;
output oPSRAM_CE ;
output oPSRAM_CLK ;
inout ioPSRAM_DQS /* synthesis syn_tristate = 1 */ ;
inout [7:0] ioPSRAM_DATA /* synthesis syn_tristate = 1 */ ;
output oDbgUART_TxD ;
output oTestSignal ;
wire oLED1 ;
wire oLED2 ;
wire oIOMux ;
wire oIR_UART_TxD ;
wire iIR_UART_RxD ;
wire oPSRAM_RST ;
wire oPSRAM_CE ;
wire oPSRAM_CLK ;
wire ioPSRAM_DQS ;
wire oDbgUART_TxD ;
wire oTestSignal ;
wire [7:0] ioPSRAM_DATA_in;
wire clk_48MHz ;
wire GND ;
wire clk_Global ;
wire rst_n_sync ;
wire VCC ;
wire oPSRAM_DATA0 ;
wire oe2pad0 ;
wire oPSRAM_DATA1 ;
wire oe2pad1 ;
wire oPSRAM_DATA2 ;
wire oe2pad2 ;
wire oPSRAM_DATA3 ;
wire oe2pad3 ;
wire oPSRAM_DATA4 ;
wire oe2pad4 ;
wire oPSRAM_DATA5 ;
wire oe2pad5 ;
wire oPSRAM_DATA6 ;
wire oe2pad6 ;
wire oPSRAM_DATA7 ;
wire oe2pad7 ;
wire oLED1_c ;
wire oPSRAM_RST_c ;
wire oPSRAM_CE_c ;
wire oDbgUART_TxD_c ;
wire oTestSignal_c ;
wire rst_n_i ;
wire rst_n_sync_i ;
wire clk_Global_i_0 ;
  INV clk_Global_keep_RNIEK1C (
	.Z(clk_Global_i_0),
	.A(clk_Global)
);
// @36:26
  BB_B \ioPSRAM_DATA_iobuf[0]  (
	.B(ioPSRAM_DATA[0]),
	.I(oPSRAM_DATA0),
	.T_N(oe2pad0),
	.O(ioPSRAM_DATA_in[0])
);
// @36:26
  BB_B \ioPSRAM_DATA_iobuf[1]  (
	.B(ioPSRAM_DATA[1]),
	.I(oPSRAM_DATA1),
	.T_N(oe2pad1),
	.O(ioPSRAM_DATA_in[1])
);
// @36:26
  BB_B \ioPSRAM_DATA_iobuf[2]  (
	.B(ioPSRAM_DATA[2]),
	.I(oPSRAM_DATA2),
	.T_N(oe2pad2),
	.O(ioPSRAM_DATA_in[2])
);
// @36:26
  BB_B \ioPSRAM_DATA_iobuf[3]  (
	.B(ioPSRAM_DATA[3]),
	.I(oPSRAM_DATA3),
	.T_N(oe2pad3),
	.O(ioPSRAM_DATA_in[3])
);
// @36:26
  BB_B \ioPSRAM_DATA_iobuf[4]  (
	.B(ioPSRAM_DATA[4]),
	.I(oPSRAM_DATA4),
	.T_N(oe2pad4),
	.O(ioPSRAM_DATA_in[4])
);
// @36:26
  BB_B \ioPSRAM_DATA_iobuf[5]  (
	.B(ioPSRAM_DATA[5]),
	.I(oPSRAM_DATA5),
	.T_N(oe2pad5),
	.O(ioPSRAM_DATA_in[5])
);
// @36:26
  BB_B \ioPSRAM_DATA_iobuf[6]  (
	.B(ioPSRAM_DATA[6]),
	.I(oPSRAM_DATA6),
	.T_N(oe2pad6),
	.O(ioPSRAM_DATA_in[6])
);
// @36:26
  BB_B \ioPSRAM_DATA_iobuf[7]  (
	.B(ioPSRAM_DATA[7]),
	.I(oPSRAM_DATA7),
	.T_N(oe2pad7),
	.O(ioPSRAM_DATA_in[7])
);
// @36:6
  OB oLED1_obuf (
	.I(oLED1_c),
	.O(oLED1)
);
// @36:7
  OB oLED2_obuf (
	.I(GND),
	.O(oLED2)
);
// @36:12
  OB oIOMux_obuf (
	.I(VCC),
	.O(oIOMux)
);
// @36:14
  OB oIR_UART_TxD_obuf (
	.I(VCC),
	.O(oIR_UART_TxD)
);
// @36:18
  OB oPSRAM_RST_obuf (
	.I(oPSRAM_RST_c),
	.O(oPSRAM_RST)
);
// @36:19
  OB oPSRAM_CE_obuf (
	.I(oPSRAM_CE_c),
	.O(oPSRAM_CE)
);
// @36:20
  OB oPSRAM_CLK_obuf (
	.I(oTestSignal_c),
	.O(oPSRAM_CLK)
);
// @36:29
  OB oDbgUART_TxD_obuf (
	.I(oDbgUART_TxD_c),
	.O(oDbgUART_TxD)
);
// @36:30
  OB oTestSignal_obuf (
	.I(oTestSignal_c),
	.O(oTestSignal)
);
// @36:53
(* ROUTE_THROUGH_FABRIC=0 *)  HSOSC my_HSOSC (
	.CLKHFPU(VCC),
	.CLKHFEN(VCC),
	.CLKHF(clk_48MHz)
);
defparam my_HSOSC.CLKHF_DIV="0b00";
// @36:73
  ZPLL ic_PLL (
	.rst_n_i(rst_n_i),
	.clk_48MHz(clk_48MHz),
	.oTestSignal_c(oTestSignal_c),
	.clk_Global_i(clk_Global)
);
// @36:90
  ZSyncReset ic_SyncRst (
	.rst_n_sync_i(rst_n_sync_i),
	.rst_n_i(rst_n_i),
	.clk_Global(clk_Global),
	.rst_n_sync(rst_n_sync)
);
  ZIRStore_Bottom ic_Bottom (
	.ioPSRAM_DATA_in(ioPSRAM_DATA_in[7:0]),
	.oPSRAM_CE_c(oPSRAM_CE_c),
	.oPSRAM_RST_c(oPSRAM_RST_c),
	.oPSRAM_DATA3(oPSRAM_DATA3),
	.oe2pad3(oe2pad3),
	.oPSRAM_DATA6(oPSRAM_DATA6),
	.oe2pad6(oe2pad6),
	.oPSRAM_DATA5(oPSRAM_DATA5),
	.oe2pad5(oe2pad5),
	.oPSRAM_DATA4(oPSRAM_DATA4),
	.oe2pad4(oe2pad4),
	.oPSRAM_DATA2(oPSRAM_DATA2),
	.oe2pad2(oe2pad2),
	.oPSRAM_DATA7(oPSRAM_DATA7),
	.oe2pad7(oe2pad7),
	.oPSRAM_DATA0(oPSRAM_DATA0),
	.oe2pad0(oe2pad0),
	.oPSRAM_DATA1(oPSRAM_DATA1),
	.oe2pad1(oe2pad1),
	.ioPSRAM_DQS(ioPSRAM_DQS),
	.oDbgUART_TxD_c(oDbgUART_TxD_c),
	.rst_n_sync(rst_n_sync),
	.oLED1_c(oLED1_c),
	.clk_Global_i_0(clk_Global_i_0),
	.rst_n_sync_i(rst_n_sync_i),
	.clk_Global(clk_Global)
);
  VLO GND_cZ (
	.Z(GND)
);
  VHI VCC_cZ (
	.Z(VCC)
);
endmodule /* ZIRStore_Top */

