strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f159bd8e4d0>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f159bdfdc50>",
		fillcolor=linen,
		label="21:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"20:BL" -> "21:CS"	[cond="[]",
		lineno=None];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f159bde6150>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f159bde6950>",
		fillcolor=turquoise,
		label="25:BL
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f159bde6ad0>]",
		style=filled,
		typ=Block];
	"24:IF" -> "25:BL"	[cond="['in']",
		label=in,
		lineno=24];
	"29:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f159bde6290>",
		fillcolor=turquoise,
		label="29:BL
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f159bde6550>]",
		style=filled,
		typ=Block];
	"24:IF" -> "29:BL"	[cond="['in']",
		label="!(in)",
		lineno=24];
	"34:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f159c0a0f50>",
		fillcolor=turquoise,
		label="34:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"35:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f159c046150>",
		fillcolor=springgreen,
		label="35:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"34:BL" -> "35:IF"	[cond="[]",
		lineno=None];
	"40:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f159bc983d0>",
		fillcolor=turquoise,
		label="40:BL
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f159bc98c90>]",
		style=filled,
		typ=Block];
	"35:IF" -> "40:BL"	[cond="['in']",
		label="!(in)",
		lineno=35];
	"36:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f159c0a0890>",
		fillcolor=turquoise,
		label="36:BL
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f159c0a0fd0>]",
		style=filled,
		typ=Block];
	"35:IF" -> "36:BL"	[cond="['in']",
		label=in,
		lineno=35];
	"Leaf_13:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_13:AL"];
	"40:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f159bdf1450>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'present_state', 'in']"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f159bde34d0>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"25:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"29:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f159bdfd610>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:BL" -> "24:IF"	[cond="[]",
		lineno=None];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f159bd8e290>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f159d5ff450>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CA" -> "23:BL"	[cond="[]",
		lineno=None];
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f159bd96810>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="12:AS
out = present_state;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_13:AL" -> "13:AL";
	"Leaf_13:AL" -> "12:AS";
	"21:CS" -> "22:CA"	[cond="['present_state']",
		label=present_state,
		lineno=21];
	"33:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f159c15ee50>",
		fillcolor=lightcyan,
		label="33:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"21:CS" -> "33:CA"	[cond="['present_state']",
		label=present_state,
		lineno=21];
	"33:CA" -> "34:BL"	[cond="[]",
		lineno=None];
	"15:IF" -> "20:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f159bde3890>",
		fillcolor=turquoise,
		label="16:BL
present_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f159bd8e550>]",
		style=filled,
		typ=Block];
	"15:IF" -> "16:BL"	[cond="['reset']",
		label=reset,
		lineno=15];
	"36:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
}
