-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Wed Apr 12 20:06:55 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity matvec is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (31 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	V_address0 : out std_logic_vector (31 downto 0);
	V_ce0 : out std_logic;
	V_we0 : out std_logic;
	V_dout0 : out std_logic_vector (31 downto 0);
	V_din0 : in std_logic_vector (31 downto 0);
	V_address1 : out std_logic_vector (31 downto 0);
	V_ce1 : out std_logic;
	V_we1 : out std_logic;
	V_dout1 : out std_logic_vector (31 downto 0);
	V_din1 : in std_logic_vector (31 downto 0);
	M_address0 : out std_logic_vector (31 downto 0);
	M_ce0 : out std_logic;
	M_we0 : out std_logic;
	M_dout0 : out std_logic_vector (31 downto 0);
	M_din0 : in std_logic_vector (31 downto 0);
	M_address1 : out std_logic_vector (31 downto 0);
	M_ce1 : out std_logic;
	M_we1 : out std_logic;
	M_dout1 : out std_logic_vector (31 downto 0);
	M_din1 : in std_logic_vector (31 downto 0);
	Out_address0 : out std_logic_vector (31 downto 0);
	Out_ce0 : out std_logic;
	Out_we0 : out std_logic;
	Out_dout0 : out std_logic_vector (31 downto 0);
	Out_din0 : in std_logic_vector (31 downto 0);
	Out_address1 : out std_logic_vector (31 downto 0);
	Out_ce1 : out std_logic;
	Out_we1 : out std_logic;
	Out_dout1 : out std_logic_vector (31 downto 0);
	Out_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of matvec is 

	signal brCst_block1_clk : std_logic;
	signal brCst_block1_rst : std_logic;
	signal brCst_block1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block1_pValidArray_0 : std_logic;
	signal brCst_block1_readyArray_0 : std_logic;
	signal brCst_block1_nReadyArray_0 : std_logic;
	signal brCst_block1_validArray_0 : std_logic;
	signal brCst_block1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_0_pValidArray_0 : std_logic;
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_0_clk : std_logic;
	signal branch_0_rst : std_logic;
	signal branch_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_0_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_0_pValidArray_0 : std_logic;
	signal branch_0_pValidArray_1 : std_logic;
	signal branch_0_readyArray_0 : std_logic;
	signal branch_0_readyArray_1 : std_logic;
	signal branch_0_nReadyArray_0 : std_logic;
	signal branch_0_validArray_0 : std_logic;
	signal branch_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_0_nReadyArray_1 : std_logic;
	signal branch_0_validArray_1 : std_logic;
	signal branch_0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_12_clk : std_logic;
	signal forkC_12_rst : std_logic;
	signal forkC_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_12_pValidArray_0 : std_logic;
	signal forkC_12_readyArray_0 : std_logic;
	signal forkC_12_nReadyArray_0 : std_logic;
	signal forkC_12_validArray_0 : std_logic;
	signal forkC_12_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_12_nReadyArray_1 : std_logic;
	signal forkC_12_validArray_1 : std_logic;
	signal forkC_12_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_12_nReadyArray_2 : std_logic;
	signal forkC_12_validArray_2 : std_logic;
	signal forkC_12_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_9_clk : std_logic;
	signal branchC_9_rst : std_logic;
	signal branchC_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_9_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_9_pValidArray_0 : std_logic;
	signal branchC_9_pValidArray_1 : std_logic;
	signal branchC_9_readyArray_0 : std_logic;
	signal branchC_9_readyArray_1 : std_logic;
	signal branchC_9_nReadyArray_0 : std_logic;
	signal branchC_9_validArray_0 : std_logic;
	signal branchC_9_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_9_nReadyArray_1 : std_logic;
	signal branchC_9_validArray_1 : std_logic;
	signal branchC_9_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_13_clk : std_logic;
	signal fork_13_rst : std_logic;
	signal fork_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_13_pValidArray_0 : std_logic;
	signal fork_13_readyArray_0 : std_logic;
	signal fork_13_nReadyArray_0 : std_logic;
	signal fork_13_validArray_0 : std_logic;
	signal fork_13_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_13_nReadyArray_1 : std_logic;
	signal fork_13_validArray_1 : std_logic;
	signal fork_13_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_7_clk : std_logic;
	signal Buffer_7_rst : std_logic;
	signal Buffer_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_7_pValidArray_0 : std_logic;
	signal Buffer_7_readyArray_0 : std_logic;
	signal Buffer_7_nReadyArray_0 : std_logic;
	signal Buffer_7_validArray_0 : std_logic;
	signal Buffer_7_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_11_clk : std_logic;
	signal Buffer_11_rst : std_logic;
	signal Buffer_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_11_pValidArray_0 : std_logic;
	signal Buffer_11_readyArray_0 : std_logic;
	signal Buffer_11_nReadyArray_0 : std_logic;
	signal Buffer_11_validArray_0 : std_logic;
	signal Buffer_11_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_1_clk : std_logic;
	signal phi_1_rst : std_logic;
	signal phi_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_1_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_1_dataInArray_2 : std_logic_vector(4 downto 0);
	signal phi_1_pValidArray_0 : std_logic;
	signal phi_1_pValidArray_1 : std_logic;
	signal phi_1_pValidArray_2 : std_logic;
	signal phi_1_readyArray_0 : std_logic;
	signal phi_1_readyArray_1 : std_logic;
	signal phi_1_readyArray_2 : std_logic;
	signal phi_1_nReadyArray_0 : std_logic;
	signal phi_1_validArray_0 : std_logic;
	signal phi_1_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal brCst_block2_clk : std_logic;
	signal brCst_block2_rst : std_logic;
	signal brCst_block2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block2_pValidArray_0 : std_logic;
	signal brCst_block2_readyArray_0 : std_logic;
	signal brCst_block2_nReadyArray_0 : std_logic;
	signal brCst_block2_validArray_0 : std_logic;
	signal brCst_block2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_1_pValidArray_0 : std_logic;
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_2_pValidArray_0 : std_logic;
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_1_clk : std_logic;
	signal branch_1_rst : std_logic;
	signal branch_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_1_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_1_pValidArray_0 : std_logic;
	signal branch_1_pValidArray_1 : std_logic;
	signal branch_1_readyArray_0 : std_logic;
	signal branch_1_readyArray_1 : std_logic;
	signal branch_1_nReadyArray_0 : std_logic;
	signal branch_1_validArray_0 : std_logic;
	signal branch_1_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_1_nReadyArray_1 : std_logic;
	signal branch_1_validArray_1 : std_logic;
	signal branch_1_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_2_clk : std_logic;
	signal branch_2_rst : std_logic;
	signal branch_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_2_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_2_pValidArray_0 : std_logic;
	signal branch_2_pValidArray_1 : std_logic;
	signal branch_2_readyArray_0 : std_logic;
	signal branch_2_readyArray_1 : std_logic;
	signal branch_2_nReadyArray_0 : std_logic;
	signal branch_2_validArray_0 : std_logic;
	signal branch_2_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_2_nReadyArray_1 : std_logic;
	signal branch_2_validArray_1 : std_logic;
	signal branch_2_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_3_clk : std_logic;
	signal branch_3_rst : std_logic;
	signal branch_3_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_3_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_3_pValidArray_0 : std_logic;
	signal branch_3_pValidArray_1 : std_logic;
	signal branch_3_readyArray_0 : std_logic;
	signal branch_3_readyArray_1 : std_logic;
	signal branch_3_nReadyArray_0 : std_logic;
	signal branch_3_validArray_0 : std_logic;
	signal branch_3_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_3_nReadyArray_1 : std_logic;
	signal branch_3_validArray_1 : std_logic;
	signal branch_3_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_8_clk : std_logic;
	signal fork_8_rst : std_logic;
	signal fork_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_8_pValidArray_0 : std_logic;
	signal fork_8_readyArray_0 : std_logic;
	signal fork_8_nReadyArray_0 : std_logic;
	signal fork_8_validArray_0 : std_logic;
	signal fork_8_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_8_nReadyArray_1 : std_logic;
	signal fork_8_validArray_1 : std_logic;
	signal fork_8_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_8_nReadyArray_2 : std_logic;
	signal fork_8_validArray_2 : std_logic;
	signal fork_8_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_8_nReadyArray_3 : std_logic;
	signal fork_8_validArray_3 : std_logic;
	signal fork_8_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal phiC_4_clk : std_logic;
	signal phiC_4_rst : std_logic;
	signal phiC_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_4_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_4_pValidArray_0 : std_logic;
	signal phiC_4_pValidArray_1 : std_logic;
	signal phiC_4_readyArray_0 : std_logic;
	signal phiC_4_readyArray_1 : std_logic;
	signal phiC_4_nReadyArray_0 : std_logic;
	signal phiC_4_validArray_0 : std_logic;
	signal phiC_4_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_4_nReadyArray_1 : std_logic;
	signal phiC_4_validArray_1 : std_logic;
	signal phiC_4_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_14_clk : std_logic;
	signal forkC_14_rst : std_logic;
	signal forkC_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_14_pValidArray_0 : std_logic;
	signal forkC_14_readyArray_0 : std_logic;
	signal forkC_14_nReadyArray_0 : std_logic;
	signal forkC_14_validArray_0 : std_logic;
	signal forkC_14_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_14_nReadyArray_1 : std_logic;
	signal forkC_14_validArray_1 : std_logic;
	signal forkC_14_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_14_nReadyArray_2 : std_logic;
	signal forkC_14_validArray_2 : std_logic;
	signal forkC_14_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_14_nReadyArray_3 : std_logic;
	signal forkC_14_validArray_3 : std_logic;
	signal forkC_14_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal branchC_10_clk : std_logic;
	signal branchC_10_rst : std_logic;
	signal branchC_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_10_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_10_pValidArray_0 : std_logic;
	signal branchC_10_pValidArray_1 : std_logic;
	signal branchC_10_readyArray_0 : std_logic;
	signal branchC_10_readyArray_1 : std_logic;
	signal branchC_10_nReadyArray_0 : std_logic;
	signal branchC_10_validArray_0 : std_logic;
	signal branchC_10_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_10_nReadyArray_1 : std_logic;
	signal branchC_10_validArray_1 : std_logic;
	signal branchC_10_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_1_clk : std_logic;
	signal Buffer_1_rst : std_logic;
	signal Buffer_1_dataInArray_0 : std_logic_vector(4 downto 0);
	signal Buffer_1_pValidArray_0 : std_logic;
	signal Buffer_1_readyArray_0 : std_logic;
	signal Buffer_1_nReadyArray_0 : std_logic;
	signal Buffer_1_validArray_0 : std_logic;
	signal Buffer_1_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal Buffer_12_clk : std_logic;
	signal Buffer_12_rst : std_logic;
	signal Buffer_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_12_pValidArray_0 : std_logic;
	signal Buffer_12_readyArray_0 : std_logic;
	signal Buffer_12_nReadyArray_0 : std_logic;
	signal Buffer_12_validArray_0 : std_logic;
	signal Buffer_12_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_3_clk : std_logic;
	signal phi_3_rst : std_logic;
	signal phi_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_3_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_3_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_3_pValidArray_0 : std_logic;
	signal phi_3_pValidArray_1 : std_logic;
	signal phi_3_pValidArray_2 : std_logic;
	signal phi_3_readyArray_0 : std_logic;
	signal phi_3_readyArray_1 : std_logic;
	signal phi_3_readyArray_2 : std_logic;
	signal phi_3_nReadyArray_0 : std_logic;
	signal phi_3_validArray_0 : std_logic;
	signal phi_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_4_clk : std_logic;
	signal phi_4_rst : std_logic;
	signal phi_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_4_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_4_dataInArray_2 : std_logic_vector(4 downto 0);
	signal phi_4_pValidArray_0 : std_logic;
	signal phi_4_pValidArray_1 : std_logic;
	signal phi_4_pValidArray_2 : std_logic;
	signal phi_4_readyArray_0 : std_logic;
	signal phi_4_readyArray_1 : std_logic;
	signal phi_4_readyArray_2 : std_logic;
	signal phi_4_nReadyArray_0 : std_logic;
	signal phi_4_validArray_0 : std_logic;
	signal phi_4_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal load_7_clk : std_logic;
	signal load_7_rst : std_logic;
	signal load_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_7_dataInArray_1 : std_logic_vector(4 downto 0);
	signal load_7_pValidArray_0 : std_logic;
	signal load_7_pValidArray_1 : std_logic;
	signal load_7_readyArray_0 : std_logic;
	signal load_7_readyArray_1 : std_logic;
	signal load_7_nReadyArray_0 : std_logic;
	signal load_7_validArray_0 : std_logic;
	signal load_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_7_nReadyArray_1 : std_logic;
	signal load_7_validArray_1 : std_logic;
	signal load_7_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal zext_8_clk : std_logic;
	signal zext_8_rst : std_logic;
	signal zext_8_dataInArray_0 : std_logic_vector(4 downto 0);
	signal zext_8_pValidArray_0 : std_logic;
	signal zext_8_readyArray_0 : std_logic;
	signal zext_8_nReadyArray_0 : std_logic;
	signal zext_8_validArray_0 : std_logic;
	signal zext_8_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal zext_9_clk : std_logic;
	signal zext_9_rst : std_logic;
	signal zext_9_dataInArray_0 : std_logic_vector(4 downto 0);
	signal zext_9_pValidArray_0 : std_logic;
	signal zext_9_readyArray_0 : std_logic;
	signal zext_9_nReadyArray_0 : std_logic;
	signal zext_9_validArray_0 : std_logic;
	signal zext_9_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal getelementptr_10_clk : std_logic;
	signal getelementptr_10_rst : std_logic;
	signal getelementptr_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_10_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_10_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_10_pValidArray_0 : std_logic;
	signal getelementptr_10_pValidArray_1 : std_logic;
	signal getelementptr_10_pValidArray_2 : std_logic;
	signal getelementptr_10_readyArray_0 : std_logic;
	signal getelementptr_10_readyArray_1 : std_logic;
	signal getelementptr_10_readyArray_2 : std_logic;
	signal getelementptr_10_nReadyArray_0 : std_logic;
	signal getelementptr_10_validArray_0 : std_logic;
	signal getelementptr_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_11_clk : std_logic;
	signal load_11_rst : std_logic;
	signal load_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_11_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_11_pValidArray_0 : std_logic;
	signal load_11_pValidArray_1 : std_logic;
	signal load_11_readyArray_0 : std_logic;
	signal load_11_readyArray_1 : std_logic;
	signal load_11_nReadyArray_0 : std_logic;
	signal load_11_validArray_0 : std_logic;
	signal load_11_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_11_nReadyArray_1 : std_logic;
	signal load_11_validArray_1 : std_logic;
	signal load_11_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal mul_12_clk : std_logic;
	signal mul_12_rst : std_logic;
	signal mul_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_12_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_12_pValidArray_0 : std_logic;
	signal mul_12_pValidArray_1 : std_logic;
	signal mul_12_readyArray_0 : std_logic;
	signal mul_12_readyArray_1 : std_logic;
	signal mul_12_nReadyArray_0 : std_logic;
	signal mul_12_validArray_0 : std_logic;
	signal mul_12_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_13_clk : std_logic;
	signal add_13_rst : std_logic;
	signal add_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_13_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_13_pValidArray_0 : std_logic;
	signal add_13_pValidArray_1 : std_logic;
	signal add_13_readyArray_0 : std_logic;
	signal add_13_readyArray_1 : std_logic;
	signal add_13_nReadyArray_0 : std_logic;
	signal add_13_validArray_0 : std_logic;
	signal add_13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_3_pValidArray_0 : std_logic;
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_14_clk : std_logic;
	signal add_14_rst : std_logic;
	signal add_14_dataInArray_0 : std_logic_vector(4 downto 0);
	signal add_14_dataInArray_1 : std_logic_vector(4 downto 0);
	signal add_14_pValidArray_0 : std_logic;
	signal add_14_pValidArray_1 : std_logic;
	signal add_14_readyArray_0 : std_logic;
	signal add_14_readyArray_1 : std_logic;
	signal add_14_nReadyArray_0 : std_logic;
	signal add_14_validArray_0 : std_logic;
	signal add_14_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(4 downto 0);
	signal cst_4_pValidArray_0 : std_logic;
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal icmp_15_clk : std_logic;
	signal icmp_15_rst : std_logic;
	signal icmp_15_dataInArray_0 : std_logic_vector(4 downto 0);
	signal icmp_15_dataInArray_1 : std_logic_vector(4 downto 0);
	signal icmp_15_pValidArray_0 : std_logic;
	signal icmp_15_pValidArray_1 : std_logic;
	signal icmp_15_readyArray_0 : std_logic;
	signal icmp_15_readyArray_1 : std_logic;
	signal icmp_15_nReadyArray_0 : std_logic;
	signal icmp_15_validArray_0 : std_logic;
	signal icmp_15_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_7_clk : std_logic;
	signal cst_7_rst : std_logic;
	signal cst_7_dataInArray_0 : std_logic_vector(4 downto 0);
	signal cst_7_pValidArray_0 : std_logic;
	signal cst_7_readyArray_0 : std_logic;
	signal cst_7_nReadyArray_0 : std_logic;
	signal cst_7_validArray_0 : std_logic;
	signal cst_7_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal phi_n2_clk : std_logic;
	signal phi_n2_rst : std_logic;
	signal phi_n2_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n2_dataInArray_1 : std_logic_vector(4 downto 0);
	signal phi_n2_pValidArray_0 : std_logic;
	signal phi_n2_pValidArray_1 : std_logic;
	signal phi_n2_readyArray_0 : std_logic;
	signal phi_n2_readyArray_1 : std_logic;
	signal phi_n2_nReadyArray_0 : std_logic;
	signal phi_n2_validArray_0 : std_logic;
	signal phi_n2_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_0_pValidArray_0 : std_logic;
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_dataOutArray_1 : std_logic_vector(4 downto 0);
	signal fork_0_nReadyArray_2 : std_logic;
	signal fork_0_validArray_2 : std_logic;
	signal fork_0_dataOutArray_2 : std_logic_vector(4 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_2_pValidArray_0 : std_logic;
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_6_clk : std_logic;
	signal fork_6_rst : std_logic;
	signal fork_6_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_6_pValidArray_0 : std_logic;
	signal fork_6_readyArray_0 : std_logic;
	signal fork_6_nReadyArray_0 : std_logic;
	signal fork_6_validArray_0 : std_logic;
	signal fork_6_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_6_nReadyArray_1 : std_logic;
	signal fork_6_validArray_1 : std_logic;
	signal fork_6_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_4_clk : std_logic;
	signal branch_4_rst : std_logic;
	signal branch_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_4_pValidArray_0 : std_logic;
	signal branch_4_pValidArray_1 : std_logic;
	signal branch_4_readyArray_0 : std_logic;
	signal branch_4_readyArray_1 : std_logic;
	signal branch_4_nReadyArray_0 : std_logic;
	signal branch_4_validArray_0 : std_logic;
	signal branch_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_nReadyArray_1 : std_logic;
	signal branch_4_validArray_1 : std_logic;
	signal branch_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_5_clk : std_logic;
	signal branch_5_rst : std_logic;
	signal branch_5_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_5_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_5_pValidArray_0 : std_logic;
	signal branch_5_pValidArray_1 : std_logic;
	signal branch_5_readyArray_0 : std_logic;
	signal branch_5_readyArray_1 : std_logic;
	signal branch_5_nReadyArray_0 : std_logic;
	signal branch_5_validArray_0 : std_logic;
	signal branch_5_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_5_nReadyArray_1 : std_logic;
	signal branch_5_validArray_1 : std_logic;
	signal branch_5_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_6_clk : std_logic;
	signal branch_6_rst : std_logic;
	signal branch_6_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_6_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_6_pValidArray_0 : std_logic;
	signal branch_6_pValidArray_1 : std_logic;
	signal branch_6_readyArray_0 : std_logic;
	signal branch_6_readyArray_1 : std_logic;
	signal branch_6_nReadyArray_0 : std_logic;
	signal branch_6_validArray_0 : std_logic;
	signal branch_6_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_6_nReadyArray_1 : std_logic;
	signal branch_6_validArray_1 : std_logic;
	signal branch_6_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_9_clk : std_logic;
	signal fork_9_rst : std_logic;
	signal fork_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_9_pValidArray_0 : std_logic;
	signal fork_9_readyArray_0 : std_logic;
	signal fork_9_nReadyArray_0 : std_logic;
	signal fork_9_validArray_0 : std_logic;
	signal fork_9_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_9_nReadyArray_1 : std_logic;
	signal fork_9_validArray_1 : std_logic;
	signal fork_9_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_9_nReadyArray_2 : std_logic;
	signal fork_9_validArray_2 : std_logic;
	signal fork_9_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_9_nReadyArray_3 : std_logic;
	signal fork_9_validArray_3 : std_logic;
	signal fork_9_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal phiC_5_clk : std_logic;
	signal phiC_5_rst : std_logic;
	signal phiC_5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_5_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_5_pValidArray_0 : std_logic;
	signal phiC_5_pValidArray_1 : std_logic;
	signal phiC_5_readyArray_0 : std_logic;
	signal phiC_5_readyArray_1 : std_logic;
	signal phiC_5_nReadyArray_0 : std_logic;
	signal phiC_5_validArray_0 : std_logic;
	signal phiC_5_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_5_nReadyArray_1 : std_logic;
	signal phiC_5_validArray_1 : std_logic;
	signal phiC_5_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_11_clk : std_logic;
	signal branchC_11_rst : std_logic;
	signal branchC_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_11_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_11_pValidArray_0 : std_logic;
	signal branchC_11_pValidArray_1 : std_logic;
	signal branchC_11_readyArray_0 : std_logic;
	signal branchC_11_readyArray_1 : std_logic;
	signal branchC_11_nReadyArray_0 : std_logic;
	signal branchC_11_validArray_0 : std_logic;
	signal branchC_11_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_11_nReadyArray_1 : std_logic;
	signal branchC_11_validArray_1 : std_logic;
	signal branchC_11_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_0_clk : std_logic;
	signal source_0_rst : std_logic;
	signal source_0_nReadyArray_0 : std_logic;
	signal source_0_validArray_0 : std_logic;
	signal source_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_1_clk : std_logic;
	signal source_1_rst : std_logic;
	signal source_1_nReadyArray_0 : std_logic;
	signal source_1_validArray_0 : std_logic;
	signal source_1_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal source_4_clk : std_logic;
	signal source_4_rst : std_logic;
	signal source_4_nReadyArray_0 : std_logic;
	signal source_4_validArray_0 : std_logic;
	signal source_4_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal fork_19_clk : std_logic;
	signal fork_19_rst : std_logic;
	signal fork_19_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_19_pValidArray_0 : std_logic;
	signal fork_19_readyArray_0 : std_logic;
	signal fork_19_nReadyArray_0 : std_logic;
	signal fork_19_validArray_0 : std_logic;
	signal fork_19_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_19_nReadyArray_1 : std_logic;
	signal fork_19_validArray_1 : std_logic;
	signal fork_19_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal Buffer_2_clk : std_logic;
	signal Buffer_2_rst : std_logic;
	signal Buffer_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_2_pValidArray_0 : std_logic;
	signal Buffer_2_readyArray_0 : std_logic;
	signal Buffer_2_nReadyArray_0 : std_logic;
	signal Buffer_2_validArray_0 : std_logic;
	signal Buffer_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_3_clk : std_logic;
	signal Buffer_3_rst : std_logic;
	signal Buffer_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_3_pValidArray_0 : std_logic;
	signal Buffer_3_readyArray_0 : std_logic;
	signal Buffer_3_nReadyArray_0 : std_logic;
	signal Buffer_3_validArray_0 : std_logic;
	signal Buffer_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_4_clk : std_logic;
	signal Buffer_4_rst : std_logic;
	signal Buffer_4_dataInArray_0 : std_logic_vector(4 downto 0);
	signal Buffer_4_pValidArray_0 : std_logic;
	signal Buffer_4_readyArray_0 : std_logic;
	signal Buffer_4_nReadyArray_0 : std_logic;
	signal Buffer_4_validArray_0 : std_logic;
	signal Buffer_4_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal Buffer_6_clk : std_logic;
	signal Buffer_6_rst : std_logic;
	signal Buffer_6_dataInArray_0 : std_logic_vector(4 downto 0);
	signal Buffer_6_pValidArray_0 : std_logic;
	signal Buffer_6_readyArray_0 : std_logic;
	signal Buffer_6_nReadyArray_0 : std_logic;
	signal Buffer_6_validArray_0 : std_logic;
	signal Buffer_6_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal Buffer_8_clk : std_logic;
	signal Buffer_8_rst : std_logic;
	signal Buffer_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_8_pValidArray_0 : std_logic;
	signal Buffer_8_readyArray_0 : std_logic;
	signal Buffer_8_nReadyArray_0 : std_logic;
	signal Buffer_8_validArray_0 : std_logic;
	signal Buffer_8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_13_clk : std_logic;
	signal Buffer_13_rst : std_logic;
	signal Buffer_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_13_pValidArray_0 : std_logic;
	signal Buffer_13_readyArray_0 : std_logic;
	signal Buffer_13_nReadyArray_0 : std_logic;
	signal Buffer_13_validArray_0 : std_logic;
	signal Buffer_13_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_15_clk : std_logic;
	signal Buffer_15_rst : std_logic;
	signal Buffer_15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_15_pValidArray_0 : std_logic;
	signal Buffer_15_readyArray_0 : std_logic;
	signal Buffer_15_nReadyArray_0 : std_logic;
	signal Buffer_15_validArray_0 : std_logic;
	signal Buffer_15_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal store_0_clk : std_logic;
	signal store_0_rst : std_logic;
	signal store_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_0_dataInArray_1 : std_logic_vector(4 downto 0);
	signal store_0_pValidArray_0 : std_logic;
	signal store_0_pValidArray_1 : std_logic;
	signal store_0_readyArray_0 : std_logic;
	signal store_0_readyArray_1 : std_logic;
	signal store_0_nReadyArray_0 : std_logic;
	signal store_0_validArray_0 : std_logic;
	signal store_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_0_nReadyArray_1 : std_logic;
	signal store_0_validArray_1 : std_logic;
	signal store_0_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal cst_5_clk : std_logic;
	signal cst_5_rst : std_logic;
	signal cst_5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_5_pValidArray_0 : std_logic;
	signal cst_5_readyArray_0 : std_logic;
	signal cst_5_nReadyArray_0 : std_logic;
	signal cst_5_validArray_0 : std_logic;
	signal cst_5_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_19_clk : std_logic;
	signal add_19_rst : std_logic;
	signal add_19_dataInArray_0 : std_logic_vector(4 downto 0);
	signal add_19_dataInArray_1 : std_logic_vector(4 downto 0);
	signal add_19_pValidArray_0 : std_logic;
	signal add_19_pValidArray_1 : std_logic;
	signal add_19_readyArray_0 : std_logic;
	signal add_19_readyArray_1 : std_logic;
	signal add_19_nReadyArray_0 : std_logic;
	signal add_19_validArray_0 : std_logic;
	signal add_19_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal cst_6_clk : std_logic;
	signal cst_6_rst : std_logic;
	signal cst_6_dataInArray_0 : std_logic_vector(4 downto 0);
	signal cst_6_pValidArray_0 : std_logic;
	signal cst_6_readyArray_0 : std_logic;
	signal cst_6_nReadyArray_0 : std_logic;
	signal cst_6_validArray_0 : std_logic;
	signal cst_6_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal icmp_20_clk : std_logic;
	signal icmp_20_rst : std_logic;
	signal icmp_20_dataInArray_0 : std_logic_vector(4 downto 0);
	signal icmp_20_dataInArray_1 : std_logic_vector(4 downto 0);
	signal icmp_20_pValidArray_0 : std_logic;
	signal icmp_20_pValidArray_1 : std_logic;
	signal icmp_20_readyArray_0 : std_logic;
	signal icmp_20_readyArray_1 : std_logic;
	signal icmp_20_nReadyArray_0 : std_logic;
	signal icmp_20_validArray_0 : std_logic;
	signal icmp_20_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n0_clk : std_logic;
	signal phi_n0_rst : std_logic;
	signal phi_n0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n0_pValidArray_0 : std_logic;
	signal phi_n0_readyArray_0 : std_logic;
	signal phi_n0_nReadyArray_0 : std_logic;
	signal phi_n0_validArray_0 : std_logic;
	signal phi_n0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n1_clk : std_logic;
	signal phi_n1_rst : std_logic;
	signal phi_n1_dataInArray_0 : std_logic_vector(4 downto 0);
	signal phi_n1_pValidArray_0 : std_logic;
	signal phi_n1_readyArray_0 : std_logic;
	signal phi_n1_nReadyArray_0 : std_logic;
	signal phi_n1_validArray_0 : std_logic;
	signal phi_n1_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal fork_3_clk : std_logic;
	signal fork_3_rst : std_logic;
	signal fork_3_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_3_pValidArray_0 : std_logic;
	signal fork_3_readyArray_0 : std_logic;
	signal fork_3_nReadyArray_0 : std_logic;
	signal fork_3_validArray_0 : std_logic;
	signal fork_3_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_3_nReadyArray_1 : std_logic;
	signal fork_3_validArray_1 : std_logic;
	signal fork_3_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal fork_4_clk : std_logic;
	signal fork_4_rst : std_logic;
	signal fork_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_pValidArray_0 : std_logic;
	signal fork_4_readyArray_0 : std_logic;
	signal fork_4_nReadyArray_0 : std_logic;
	signal fork_4_validArray_0 : std_logic;
	signal fork_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_nReadyArray_1 : std_logic;
	signal fork_4_validArray_1 : std_logic;
	signal fork_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_5_clk : std_logic;
	signal fork_5_rst : std_logic;
	signal fork_5_dataInArray_0 : std_logic_vector(4 downto 0);
	signal fork_5_pValidArray_0 : std_logic;
	signal fork_5_readyArray_0 : std_logic;
	signal fork_5_nReadyArray_0 : std_logic;
	signal fork_5_validArray_0 : std_logic;
	signal fork_5_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal fork_5_nReadyArray_1 : std_logic;
	signal fork_5_validArray_1 : std_logic;
	signal fork_5_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_7_clk : std_logic;
	signal branch_7_rst : std_logic;
	signal branch_7_dataInArray_0 : std_logic_vector(4 downto 0);
	signal branch_7_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_7_pValidArray_0 : std_logic;
	signal branch_7_pValidArray_1 : std_logic;
	signal branch_7_readyArray_0 : std_logic;
	signal branch_7_readyArray_1 : std_logic;
	signal branch_7_nReadyArray_0 : std_logic;
	signal branch_7_validArray_0 : std_logic;
	signal branch_7_dataOutArray_0 : std_logic_vector(4 downto 0);
	signal branch_7_nReadyArray_1 : std_logic;
	signal branch_7_validArray_1 : std_logic;
	signal branch_7_dataOutArray_1 : std_logic_vector(4 downto 0);

	signal branch_8_clk : std_logic;
	signal branch_8_rst : std_logic;
	signal branch_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_8_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_8_pValidArray_0 : std_logic;
	signal branch_8_pValidArray_1 : std_logic;
	signal branch_8_readyArray_0 : std_logic;
	signal branch_8_readyArray_1 : std_logic;
	signal branch_8_nReadyArray_0 : std_logic;
	signal branch_8_validArray_0 : std_logic;
	signal branch_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_8_nReadyArray_1 : std_logic;
	signal branch_8_validArray_1 : std_logic;
	signal branch_8_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_10_clk : std_logic;
	signal fork_10_rst : std_logic;
	signal fork_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_10_pValidArray_0 : std_logic;
	signal fork_10_readyArray_0 : std_logic;
	signal fork_10_nReadyArray_0 : std_logic;
	signal fork_10_validArray_0 : std_logic;
	signal fork_10_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_10_nReadyArray_1 : std_logic;
	signal fork_10_validArray_1 : std_logic;
	signal fork_10_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_10_nReadyArray_2 : std_logic;
	signal fork_10_validArray_2 : std_logic;
	signal fork_10_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal cst_8_clk : std_logic;
	signal cst_8_rst : std_logic;
	signal cst_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_8_pValidArray_0 : std_logic;
	signal cst_8_readyArray_0 : std_logic;
	signal cst_8_nReadyArray_0 : std_logic;
	signal cst_8_validArray_0 : std_logic;
	signal cst_8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_6_clk : std_logic;
	signal phiC_6_rst : std_logic;
	signal phiC_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_6_pValidArray_0 : std_logic;
	signal phiC_6_readyArray_0 : std_logic;
	signal phiC_6_nReadyArray_0 : std_logic;
	signal phiC_6_validArray_0 : std_logic;
	signal phiC_6_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_16_clk : std_logic;
	signal forkC_16_rst : std_logic;
	signal forkC_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_16_pValidArray_0 : std_logic;
	signal forkC_16_readyArray_0 : std_logic;
	signal forkC_16_nReadyArray_0 : std_logic;
	signal forkC_16_validArray_0 : std_logic;
	signal forkC_16_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_1 : std_logic;
	signal forkC_16_validArray_1 : std_logic;
	signal forkC_16_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_12_clk : std_logic;
	signal branchC_12_rst : std_logic;
	signal branchC_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_12_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_12_pValidArray_0 : std_logic;
	signal branchC_12_pValidArray_1 : std_logic;
	signal branchC_12_readyArray_0 : std_logic;
	signal branchC_12_readyArray_1 : std_logic;
	signal branchC_12_nReadyArray_0 : std_logic;
	signal branchC_12_validArray_0 : std_logic;
	signal branchC_12_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_12_nReadyArray_1 : std_logic;
	signal branchC_12_validArray_1 : std_logic;
	signal branchC_12_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_2_clk : std_logic;
	signal source_2_rst : std_logic;
	signal source_2_nReadyArray_0 : std_logic;
	signal source_2_validArray_0 : std_logic;
	signal source_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_3_clk : std_logic;
	signal source_3_rst : std_logic;
	signal source_3_nReadyArray_0 : std_logic;
	signal source_3_validArray_0 : std_logic;
	signal source_3_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal Buffer_5_clk : std_logic;
	signal Buffer_5_rst : std_logic;
	signal Buffer_5_dataInArray_0 : std_logic_vector(4 downto 0);
	signal Buffer_5_pValidArray_0 : std_logic;
	signal Buffer_5_readyArray_0 : std_logic;
	signal Buffer_5_nReadyArray_0 : std_logic;
	signal Buffer_5_validArray_0 : std_logic;
	signal Buffer_5_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal Buffer_9_clk : std_logic;
	signal Buffer_9_rst : std_logic;
	signal Buffer_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_9_pValidArray_0 : std_logic;
	signal Buffer_9_readyArray_0 : std_logic;
	signal Buffer_9_nReadyArray_0 : std_logic;
	signal Buffer_9_validArray_0 : std_logic;
	signal Buffer_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_10_clk : std_logic;
	signal Buffer_10_rst : std_logic;
	signal Buffer_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_10_pValidArray_0 : std_logic;
	signal Buffer_10_readyArray_0 : std_logic;
	signal Buffer_10_nReadyArray_0 : std_logic;
	signal Buffer_10_validArray_0 : std_logic;
	signal Buffer_10_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_14_clk : std_logic;
	signal Buffer_14_rst : std_logic;
	signal Buffer_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_14_pValidArray_0 : std_logic;
	signal Buffer_14_readyArray_0 : std_logic;
	signal Buffer_14_nReadyArray_0 : std_logic;
	signal Buffer_14_validArray_0 : std_logic;
	signal Buffer_14_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ret_0_pValidArray_0 : std_logic;
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n3_clk : std_logic;
	signal phi_n3_rst : std_logic;
	signal phi_n3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n3_pValidArray_0 : std_logic;
	signal phi_n3_readyArray_0 : std_logic;
	signal phi_n3_nReadyArray_0 : std_logic;
	signal phi_n3_validArray_0 : std_logic;
	signal phi_n3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phiC_7_clk : std_logic;
	signal phiC_7_rst : std_logic;
	signal phiC_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_7_pValidArray_0 : std_logic;
	signal phiC_7_readyArray_0 : std_logic;
	signal phiC_7_nReadyArray_0 : std_logic;
	signal phiC_7_validArray_0 : std_logic;
	signal phiC_7_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal MC_V_clk : std_logic;
	signal MC_V_rst : std_logic;
	signal MC_V_dataInArray_0 : std_logic_vector(4 downto 0);
	signal MC_V_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_V_dataInArray_2 : std_logic_vector(4 downto 0);
	signal MC_V_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_V_pValidArray_0 : std_logic;
	signal MC_V_pValidArray_1 : std_logic;
	signal MC_V_pValidArray_2 : std_logic;
	signal MC_V_pValidArray_3 : std_logic;
	signal MC_V_readyArray_0 : std_logic;
	signal MC_V_readyArray_1 : std_logic;
	signal MC_V_readyArray_2 : std_logic;
	signal MC_V_readyArray_3 : std_logic;
	signal MC_V_nReadyArray_0 : std_logic;
	signal MC_V_validArray_0 : std_logic;
	signal MC_V_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_V_nReadyArray_1 : std_logic;
	signal MC_V_validArray_1 : std_logic;
	signal MC_V_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_V_we0_ce0 : std_logic;

	signal MC_M_clk : std_logic;
	signal MC_M_rst : std_logic;
	signal MC_M_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_M_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_M_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_M_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_M_pValidArray_0 : std_logic;
	signal MC_M_pValidArray_1 : std_logic;
	signal MC_M_pValidArray_2 : std_logic;
	signal MC_M_pValidArray_3 : std_logic;
	signal MC_M_readyArray_0 : std_logic;
	signal MC_M_readyArray_1 : std_logic;
	signal MC_M_readyArray_2 : std_logic;
	signal MC_M_readyArray_3 : std_logic;
	signal MC_M_nReadyArray_0 : std_logic;
	signal MC_M_validArray_0 : std_logic;
	signal MC_M_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_M_nReadyArray_1 : std_logic;
	signal MC_M_validArray_1 : std_logic;
	signal MC_M_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_M_we0_ce0 : std_logic;

	signal MC_Out_clk : std_logic;
	signal MC_Out_rst : std_logic;
	signal MC_Out_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_Out_dataInArray_1 : std_logic_vector(4 downto 0);
	signal MC_Out_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_Out_dataInArray_3 : std_logic_vector(4 downto 0);
	signal MC_Out_pValidArray_0 : std_logic;
	signal MC_Out_pValidArray_1 : std_logic;
	signal MC_Out_pValidArray_2 : std_logic;
	signal MC_Out_pValidArray_3 : std_logic;
	signal MC_Out_readyArray_0 : std_logic;
	signal MC_Out_readyArray_1 : std_logic;
	signal MC_Out_readyArray_2 : std_logic;
	signal MC_Out_readyArray_3 : std_logic;
	signal MC_Out_nReadyArray_0 : std_logic;
	signal MC_Out_validArray_0 : std_logic;
	signal MC_Out_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal MC_Out_nReadyArray_1 : std_logic;
	signal MC_Out_validArray_1 : std_logic;
	signal MC_Out_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal MC_Out_we0_ce0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_2 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_3 : std_logic_vector(31 downto 0);
	signal end_0_pValidArray_0 : std_logic;
	signal end_0_pValidArray_1 : std_logic;
	signal end_0_pValidArray_2 : std_logic;
	signal end_0_pValidArray_3 : std_logic;
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_readyArray_2 : std_logic;
	signal end_0_readyArray_3 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

	signal sink_0_clk : std_logic;
	signal sink_0_rst : std_logic;
	signal sink_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_0_pValidArray_0 : std_logic;
	signal sink_0_readyArray_0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_1_pValidArray_0 : std_logic;
	signal sink_1_readyArray_0 : std_logic;

	signal sink_2_clk : std_logic;
	signal sink_2_rst : std_logic;
	signal sink_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_2_pValidArray_0 : std_logic;
	signal sink_2_readyArray_0 : std_logic;

	signal sink_3_clk : std_logic;
	signal sink_3_rst : std_logic;
	signal sink_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_3_pValidArray_0 : std_logic;
	signal sink_3_readyArray_0 : std_logic;

	signal sink_4_clk : std_logic;
	signal sink_4_rst : std_logic;
	signal sink_4_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sink_4_pValidArray_0 : std_logic;
	signal sink_4_readyArray_0 : std_logic;

	signal sink_5_clk : std_logic;
	signal sink_5_rst : std_logic;
	signal sink_5_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sink_5_pValidArray_0 : std_logic;
	signal sink_5_readyArray_0 : std_logic;

	signal sink_6_clk : std_logic;
	signal sink_6_rst : std_logic;
	signal sink_6_dataInArray_0 : std_logic_vector(4 downto 0);
	signal sink_6_pValidArray_0 : std_logic;
	signal sink_6_readyArray_0 : std_logic;

	signal sink_7_clk : std_logic;
	signal sink_7_rst : std_logic;
	signal sink_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_7_pValidArray_0 : std_logic;
	signal sink_7_readyArray_0 : std_logic;

	signal sink_8_clk : std_logic;
	signal sink_8_rst : std_logic;
	signal sink_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_8_pValidArray_0 : std_logic;
	signal sink_8_readyArray_0 : std_logic;

	signal sink_9_clk : std_logic;
	signal sink_9_rst : std_logic;
	signal sink_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_9_pValidArray_0 : std_logic;
	signal sink_9_readyArray_0 : std_logic;

begin


	brCst_block1_clk <= clk;
	brCst_block1_rst <= rst;
	fork_13_pValidArray_0 <= brCst_block1_validArray_0;
	brCst_block1_nReadyArray_0 <= fork_13_readyArray_0;
	fork_13_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block1_dataOutArray_0),fork_13_dataInArray_0'length));

	cst_0_clk <= clk;
	cst_0_rst <= rst;
	branch_0_pValidArray_0 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= branch_0_readyArray_0;
	branch_0_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_0_dataOutArray_0),branch_0_dataInArray_0'length));

	branch_0_clk <= clk;
	branch_0_rst <= rst;
	Buffer_7_pValidArray_0 <= branch_0_validArray_0;
	branch_0_nReadyArray_0 <= Buffer_7_readyArray_0;
	Buffer_7_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_0),Buffer_7_dataInArray_0'length));
	sink_1_pValidArray_0 <= branch_0_validArray_1;
	branch_0_nReadyArray_1 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_1),sink_1_dataInArray_0'length));

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_12_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_12_readyArray_0;
	forkC_12_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),forkC_12_dataInArray_0'length));

	forkC_12_clk <= clk;
	forkC_12_rst <= rst;
	cst_0_pValidArray_0 <= forkC_12_validArray_0;
	forkC_12_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "0";
	branchC_9_pValidArray_0 <= forkC_12_validArray_1;
	forkC_12_nReadyArray_1 <= branchC_9_readyArray_0;
	branchC_9_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_12_dataOutArray_1),branchC_9_dataInArray_0'length));
	brCst_block1_pValidArray_0 <= forkC_12_validArray_2;
	forkC_12_nReadyArray_2 <= brCst_block1_readyArray_0;
	brCst_block1_dataInArray_0 <= "1";

	branchC_9_clk <= clk;
	branchC_9_rst <= rst;
	Buffer_11_pValidArray_0 <= branchC_9_validArray_0;
	branchC_9_nReadyArray_0 <= Buffer_11_readyArray_0;
	Buffer_11_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_9_dataOutArray_0),Buffer_11_dataInArray_0'length));
	sink_8_pValidArray_0 <= branchC_9_validArray_1;
	branchC_9_nReadyArray_1 <= sink_8_readyArray_0;
	sink_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_9_dataOutArray_1),sink_8_dataInArray_0'length));

	fork_13_clk <= clk;
	fork_13_rst <= rst;
	branch_0_pValidArray_1 <= fork_13_validArray_0;
	fork_13_nReadyArray_0 <= branch_0_readyArray_1;
	branch_0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_0),branch_0_dataInArray_1'length));
	branchC_9_pValidArray_1 <= fork_13_validArray_1;
	fork_13_nReadyArray_1 <= branchC_9_readyArray_1;
	branchC_9_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_1),branchC_9_dataInArray_1'length));

	Buffer_7_clk <= clk;
	Buffer_7_rst <= rst;
	phi_1_pValidArray_1 <= Buffer_7_validArray_0;
	Buffer_7_nReadyArray_0 <= phi_1_readyArray_1;
	phi_1_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_7_dataOutArray_0),phi_1_dataInArray_1'length));

	Buffer_11_clk <= clk;
	Buffer_11_rst <= rst;
	phiC_4_pValidArray_0 <= Buffer_11_validArray_0;
	Buffer_11_nReadyArray_0 <= phiC_4_readyArray_0;
	phiC_4_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_11_dataOutArray_0),phiC_4_dataInArray_0'length));

	phi_1_clk <= clk;
	phi_1_rst <= rst;
	Buffer_1_pValidArray_0 <= phi_1_validArray_0;
	phi_1_nReadyArray_0 <= Buffer_1_readyArray_0;
	Buffer_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_1_dataOutArray_0),Buffer_1_dataInArray_0'length));

	brCst_block2_clk <= clk;
	brCst_block2_rst <= rst;
	fork_8_pValidArray_0 <= brCst_block2_validArray_0;
	brCst_block2_nReadyArray_0 <= fork_8_readyArray_0;
	fork_8_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block2_dataOutArray_0),fork_8_dataInArray_0'length));

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	branch_1_pValidArray_0 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= branch_1_readyArray_0;
	branch_1_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_1_dataOutArray_0),branch_1_dataInArray_0'length));

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	branch_2_pValidArray_0 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= branch_2_readyArray_0;
	branch_2_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_2_dataOutArray_0),branch_2_dataInArray_0'length));

	branch_1_clk <= clk;
	branch_1_rst <= rst;
	phi_3_pValidArray_1 <= branch_1_validArray_0;
	branch_1_nReadyArray_0 <= phi_3_readyArray_1;
	phi_3_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_0),phi_3_dataInArray_1'length));
	sink_2_pValidArray_0 <= branch_1_validArray_1;
	branch_1_nReadyArray_1 <= sink_2_readyArray_0;
	sink_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_1),sink_2_dataInArray_0'length));

	branch_2_clk <= clk;
	branch_2_rst <= rst;
	phi_4_pValidArray_1 <= branch_2_validArray_0;
	branch_2_nReadyArray_0 <= phi_4_readyArray_1;
	phi_4_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_0),phi_4_dataInArray_1'length));
	sink_3_pValidArray_0 <= branch_2_validArray_1;
	branch_2_nReadyArray_1 <= sink_3_readyArray_0;
	sink_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_1),sink_3_dataInArray_0'length));

	branch_3_clk <= clk;
	branch_3_rst <= rst;
	phi_n2_pValidArray_0 <= branch_3_validArray_0;
	branch_3_nReadyArray_0 <= phi_n2_readyArray_0;
	phi_n2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_0),phi_n2_dataInArray_0'length));
	sink_4_pValidArray_0 <= branch_3_validArray_1;
	branch_3_nReadyArray_1 <= sink_4_readyArray_0;
	sink_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_1),sink_4_dataInArray_0'length));

	fork_8_clk <= clk;
	fork_8_rst <= rst;
	branch_3_pValidArray_1 <= fork_8_validArray_0;
	fork_8_nReadyArray_0 <= branch_3_readyArray_1;
	branch_3_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_0),branch_3_dataInArray_1'length));
	branch_2_pValidArray_1 <= fork_8_validArray_1;
	fork_8_nReadyArray_1 <= branch_2_readyArray_1;
	branch_2_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_1),branch_2_dataInArray_1'length));
	branch_1_pValidArray_1 <= fork_8_validArray_2;
	fork_8_nReadyArray_2 <= branch_1_readyArray_1;
	branch_1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_2),branch_1_dataInArray_1'length));
	branchC_10_pValidArray_1 <= fork_8_validArray_3;
	fork_8_nReadyArray_3 <= branchC_10_readyArray_1;
	branchC_10_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_3),branchC_10_dataInArray_1'length));

	phiC_4_clk <= clk;
	phiC_4_rst <= rst;
	Buffer_12_pValidArray_0 <= phiC_4_validArray_0;
	phiC_4_nReadyArray_0 <= Buffer_12_readyArray_0;
	Buffer_12_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_4_dataOutArray_0),Buffer_12_dataInArray_0'length));
	phi_1_pValidArray_0 <= phiC_4_validArray_1;
	phiC_4_nReadyArray_1 <= phi_1_readyArray_0;
	phi_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_4_dataOutArray_1),phi_1_dataInArray_0'length));

	forkC_14_clk <= clk;
	forkC_14_rst <= rst;
	cst_1_pValidArray_0 <= forkC_14_validArray_0;
	forkC_14_nReadyArray_0 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "0";
	cst_2_pValidArray_0 <= forkC_14_validArray_1;
	forkC_14_nReadyArray_1 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "0";
	branchC_10_pValidArray_0 <= forkC_14_validArray_2;
	forkC_14_nReadyArray_2 <= branchC_10_readyArray_0;
	branchC_10_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_14_dataOutArray_2),branchC_10_dataInArray_0'length));
	brCst_block2_pValidArray_0 <= forkC_14_validArray_3;
	forkC_14_nReadyArray_3 <= brCst_block2_readyArray_0;
	brCst_block2_dataInArray_0 <= "1";

	branchC_10_clk <= clk;
	branchC_10_rst <= rst;
	phiC_5_pValidArray_0 <= branchC_10_validArray_0;
	branchC_10_nReadyArray_0 <= phiC_5_readyArray_0;
	phiC_5_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_10_dataOutArray_0),phiC_5_dataInArray_0'length));
	sink_9_pValidArray_0 <= branchC_10_validArray_1;
	branchC_10_nReadyArray_1 <= sink_9_readyArray_0;
	sink_9_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_10_dataOutArray_1),sink_9_dataInArray_0'length));

	Buffer_1_clk <= clk;
	Buffer_1_rst <= rst;
	branch_3_pValidArray_0 <= Buffer_1_validArray_0;
	Buffer_1_nReadyArray_0 <= branch_3_readyArray_0;
	branch_3_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_1_dataOutArray_0),branch_3_dataInArray_0'length));

	Buffer_12_clk <= clk;
	Buffer_12_rst <= rst;
	forkC_14_pValidArray_0 <= Buffer_12_validArray_0;
	Buffer_12_nReadyArray_0 <= forkC_14_readyArray_0;
	forkC_14_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_12_dataOutArray_0),forkC_14_dataInArray_0'length));

	phi_3_clk <= clk;
	phi_3_rst <= rst;
	Buffer_2_pValidArray_0 <= phi_3_validArray_0;
	phi_3_nReadyArray_0 <= Buffer_2_readyArray_0;
	Buffer_2_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_3_dataOutArray_0),Buffer_2_dataInArray_0'length));

	phi_4_clk <= clk;
	phi_4_rst <= rst;
	fork_0_pValidArray_0 <= phi_4_validArray_0;
	phi_4_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_4_dataOutArray_0),fork_0_dataInArray_0'length));

	load_7_clk <= clk;
	load_7_rst <= rst;
	mul_12_pValidArray_0 <= load_7_validArray_0;
	load_7_nReadyArray_0 <= mul_12_readyArray_0;
	mul_12_dataInArray_0 <= std_logic_vector (resize(unsigned(load_7_dataOutArray_0),mul_12_dataInArray_0'length));
	MC_V_pValidArray_0 <= load_7_validArray_1;
	load_7_nReadyArray_1 <= MC_V_readyArray_0;
	MC_V_dataInArray_0 <= std_logic_vector (resize(unsigned(load_7_dataOutArray_1),MC_V_dataInArray_0'length));

	zext_8_clk <= clk;
	zext_8_rst <= rst;
	getelementptr_10_pValidArray_0 <= zext_8_validArray_0;
	zext_8_nReadyArray_0 <= getelementptr_10_readyArray_0;
	getelementptr_10_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_8_dataOutArray_0),getelementptr_10_dataInArray_0'length));

	zext_9_clk <= clk;
	zext_9_rst <= rst;
	getelementptr_10_pValidArray_1 <= zext_9_validArray_0;
	zext_9_nReadyArray_0 <= getelementptr_10_readyArray_1;
	getelementptr_10_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_9_dataOutArray_0),getelementptr_10_dataInArray_1'length));

	getelementptr_10_clk <= clk;
	getelementptr_10_rst <= rst;
	load_11_pValidArray_1 <= getelementptr_10_validArray_0;
	getelementptr_10_nReadyArray_0 <= load_11_readyArray_1;
	load_11_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_10_dataOutArray_0),load_11_dataInArray_1'length));

	load_11_clk <= clk;
	load_11_rst <= rst;
	mul_12_pValidArray_1 <= load_11_validArray_0;
	load_11_nReadyArray_0 <= mul_12_readyArray_1;
	mul_12_dataInArray_1 <= std_logic_vector (resize(unsigned(load_11_dataOutArray_0),mul_12_dataInArray_1'length));
	MC_M_pValidArray_0 <= load_11_validArray_1;
	load_11_nReadyArray_1 <= MC_M_readyArray_0;
	MC_M_dataInArray_0 <= std_logic_vector (resize(unsigned(load_11_dataOutArray_1),MC_M_dataInArray_0'length));

	mul_12_clk <= clk;
	mul_12_rst <= rst;
	add_13_pValidArray_1 <= mul_12_validArray_0;
	mul_12_nReadyArray_0 <= add_13_readyArray_1;
	add_13_dataInArray_1 <= std_logic_vector (resize(unsigned(mul_12_dataOutArray_0),add_13_dataInArray_1'length));

	add_13_clk <= clk;
	add_13_rst <= rst;
	branch_4_pValidArray_0 <= add_13_validArray_0;
	add_13_nReadyArray_0 <= branch_4_readyArray_0;
	branch_4_dataInArray_0 <= std_logic_vector (resize(unsigned(add_13_dataOutArray_0),branch_4_dataInArray_0'length));

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	add_14_pValidArray_1 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= add_14_readyArray_1;
	add_14_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_3_dataOutArray_0),add_14_dataInArray_1'length));

	add_14_clk <= clk;
	add_14_rst <= rst;
	fork_2_pValidArray_0 <= add_14_validArray_0;
	add_14_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= std_logic_vector (resize(unsigned(add_14_dataOutArray_0),fork_2_dataInArray_0'length));

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	icmp_15_pValidArray_1 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= icmp_15_readyArray_1;
	icmp_15_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_4_dataOutArray_0),icmp_15_dataInArray_1'length));

	icmp_15_clk <= clk;
	icmp_15_rst <= rst;
	Buffer_3_pValidArray_0 <= icmp_15_validArray_0;
	icmp_15_nReadyArray_0 <= Buffer_3_readyArray_0;
	Buffer_3_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_15_dataOutArray_0),Buffer_3_dataInArray_0'length));

	cst_7_clk <= clk;
	cst_7_rst <= rst;
	getelementptr_10_pValidArray_2 <= cst_7_validArray_0;
	cst_7_nReadyArray_0 <= getelementptr_10_readyArray_2;
	getelementptr_10_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_7_dataOutArray_0),getelementptr_10_dataInArray_2'length));

	phi_n2_clk <= clk;
	phi_n2_rst <= rst;
	fork_6_pValidArray_0 <= phi_n2_validArray_0;
	phi_n2_nReadyArray_0 <= fork_6_readyArray_0;
	fork_6_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n2_dataOutArray_0),fork_6_dataInArray_0'length));

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	zext_9_pValidArray_0 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= zext_9_readyArray_0;
	zext_9_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_0),zext_9_dataInArray_0'length));
	add_14_pValidArray_0 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= add_14_readyArray_0;
	add_14_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_1),add_14_dataInArray_0'length));
	load_7_pValidArray_1 <= fork_0_validArray_2;
	fork_0_nReadyArray_2 <= load_7_readyArray_1;
	load_7_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_2),load_7_dataInArray_1'length));

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	icmp_15_pValidArray_0 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= icmp_15_readyArray_0;
	icmp_15_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_0),icmp_15_dataInArray_0'length));
	Buffer_4_pValidArray_0 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= Buffer_4_readyArray_0;
	Buffer_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_1),Buffer_4_dataInArray_0'length));

	fork_6_clk <= clk;
	fork_6_rst <= rst;
	zext_8_pValidArray_0 <= fork_6_validArray_0;
	fork_6_nReadyArray_0 <= zext_8_readyArray_0;
	zext_8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_0),zext_8_dataInArray_0'length));
	Buffer_6_pValidArray_0 <= fork_6_validArray_1;
	fork_6_nReadyArray_1 <= Buffer_6_readyArray_0;
	Buffer_6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_1),Buffer_6_dataInArray_0'length));

	branch_4_clk <= clk;
	branch_4_rst <= rst;
	phi_3_pValidArray_2 <= branch_4_validArray_0;
	branch_4_nReadyArray_0 <= phi_3_readyArray_2;
	phi_3_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_0),phi_3_dataInArray_2'length));
	phi_n0_pValidArray_0 <= branch_4_validArray_1;
	branch_4_nReadyArray_1 <= phi_n0_readyArray_0;
	phi_n0_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_1),phi_n0_dataInArray_0'length));

	branch_5_clk <= clk;
	branch_5_rst <= rst;
	phi_4_pValidArray_2 <= branch_5_validArray_0;
	branch_5_nReadyArray_0 <= phi_4_readyArray_2;
	phi_4_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_0),phi_4_dataInArray_2'length));
	sink_5_pValidArray_0 <= branch_5_validArray_1;
	branch_5_nReadyArray_1 <= sink_5_readyArray_0;
	sink_5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_1),sink_5_dataInArray_0'length));

	branch_6_clk <= clk;
	branch_6_rst <= rst;
	phi_n2_pValidArray_1 <= branch_6_validArray_0;
	branch_6_nReadyArray_0 <= phi_n2_readyArray_1;
	phi_n2_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_0),phi_n2_dataInArray_1'length));
	phi_n1_pValidArray_0 <= branch_6_validArray_1;
	branch_6_nReadyArray_1 <= phi_n1_readyArray_0;
	phi_n1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_1),phi_n1_dataInArray_0'length));

	fork_9_clk <= clk;
	fork_9_rst <= rst;
	branch_6_pValidArray_1 <= fork_9_validArray_0;
	fork_9_nReadyArray_0 <= branch_6_readyArray_1;
	branch_6_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_0),branch_6_dataInArray_1'length));
	branch_5_pValidArray_1 <= fork_9_validArray_1;
	fork_9_nReadyArray_1 <= branch_5_readyArray_1;
	branch_5_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_1),branch_5_dataInArray_1'length));
	Buffer_8_pValidArray_0 <= fork_9_validArray_2;
	fork_9_nReadyArray_2 <= Buffer_8_readyArray_0;
	Buffer_8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_2),Buffer_8_dataInArray_0'length));
	branchC_11_pValidArray_1 <= fork_9_validArray_3;
	fork_9_nReadyArray_3 <= branchC_11_readyArray_1;
	branchC_11_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_3),branchC_11_dataInArray_1'length));

	phiC_5_clk <= clk;
	phiC_5_rst <= rst;
	Buffer_13_pValidArray_0 <= phiC_5_validArray_0;
	phiC_5_nReadyArray_0 <= Buffer_13_readyArray_0;
	Buffer_13_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_5_dataOutArray_0),Buffer_13_dataInArray_0'length));
	fork_19_pValidArray_0 <= phiC_5_validArray_1;
	phiC_5_nReadyArray_1 <= fork_19_readyArray_0;
	fork_19_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_5_dataOutArray_1),fork_19_dataInArray_0'length));

	branchC_11_clk <= clk;
	branchC_11_rst <= rst;
	phiC_5_pValidArray_1 <= branchC_11_validArray_0;
	branchC_11_nReadyArray_0 <= phiC_5_readyArray_1;
	phiC_5_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_11_dataOutArray_0),phiC_5_dataInArray_1'length));
	phiC_6_pValidArray_0 <= branchC_11_validArray_1;
	branchC_11_nReadyArray_1 <= phiC_6_readyArray_0;
	phiC_6_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_11_dataOutArray_1),phiC_6_dataInArray_0'length));

	source_0_clk <= clk;
	source_0_rst <= rst;
	cst_3_pValidArray_0 <= source_0_validArray_0;
	source_0_nReadyArray_0 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "1";

	source_1_clk <= clk;
	source_1_rst <= rst;
	cst_4_pValidArray_0 <= source_1_validArray_0;
	source_1_nReadyArray_0 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "11110";

	source_4_clk <= clk;
	source_4_rst <= rst;
	cst_7_pValidArray_0 <= source_4_validArray_0;
	source_4_nReadyArray_0 <= cst_7_readyArray_0;
	cst_7_dataInArray_0 <= "11110";

	fork_19_clk <= clk;
	fork_19_rst <= rst;
	Buffer_15_pValidArray_0 <= fork_19_validArray_0;
	fork_19_nReadyArray_0 <= Buffer_15_readyArray_0;
	Buffer_15_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_19_dataOutArray_0),Buffer_15_dataInArray_0'length));
	phi_4_pValidArray_0 <= fork_19_validArray_1;
	fork_19_nReadyArray_1 <= phi_4_readyArray_0;
	phi_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_19_dataOutArray_1),phi_4_dataInArray_0'length));

	Buffer_2_clk <= clk;
	Buffer_2_rst <= rst;
	add_13_pValidArray_0 <= Buffer_2_validArray_0;
	Buffer_2_nReadyArray_0 <= add_13_readyArray_0;
	add_13_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_2_dataOutArray_0),add_13_dataInArray_0'length));

	Buffer_3_clk <= clk;
	Buffer_3_rst <= rst;
	fork_9_pValidArray_0 <= Buffer_3_validArray_0;
	Buffer_3_nReadyArray_0 <= fork_9_readyArray_0;
	fork_9_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_3_dataOutArray_0),fork_9_dataInArray_0'length));

	Buffer_4_clk <= clk;
	Buffer_4_rst <= rst;
	branch_5_pValidArray_0 <= Buffer_4_validArray_0;
	Buffer_4_nReadyArray_0 <= branch_5_readyArray_0;
	branch_5_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_4_dataOutArray_0),branch_5_dataInArray_0'length));

	Buffer_6_clk <= clk;
	Buffer_6_rst <= rst;
	branch_6_pValidArray_0 <= Buffer_6_validArray_0;
	Buffer_6_nReadyArray_0 <= branch_6_readyArray_0;
	branch_6_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_6_dataOutArray_0),branch_6_dataInArray_0'length));

	Buffer_8_clk <= clk;
	Buffer_8_rst <= rst;
	branch_4_pValidArray_1 <= Buffer_8_validArray_0;
	Buffer_8_nReadyArray_0 <= branch_4_readyArray_1;
	branch_4_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_8_dataOutArray_0),branch_4_dataInArray_1'length));

	Buffer_13_clk <= clk;
	Buffer_13_rst <= rst;
	branchC_11_pValidArray_0 <= Buffer_13_validArray_0;
	Buffer_13_nReadyArray_0 <= branchC_11_readyArray_0;
	branchC_11_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_13_dataOutArray_0),branchC_11_dataInArray_0'length));

	Buffer_15_clk <= clk;
	Buffer_15_rst <= rst;
	phi_3_pValidArray_0 <= Buffer_15_validArray_0;
	Buffer_15_nReadyArray_0 <= phi_3_readyArray_0;
	phi_3_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_15_dataOutArray_0),phi_3_dataInArray_0'length));

	store_0_clk <= clk;
	store_0_rst <= rst;
	MC_Out_pValidArray_2 <= store_0_validArray_0;
	store_0_nReadyArray_0 <= MC_Out_readyArray_2;
	MC_Out_dataInArray_2 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_0),MC_Out_dataInArray_2'length));
	MC_Out_pValidArray_1 <= store_0_validArray_1;
	store_0_nReadyArray_1 <= MC_Out_readyArray_1;
	MC_Out_dataInArray_1 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_1),MC_Out_dataInArray_1'length));

	cst_5_clk <= clk;
	cst_5_rst <= rst;
	add_19_pValidArray_1 <= cst_5_validArray_0;
	cst_5_nReadyArray_0 <= add_19_readyArray_1;
	add_19_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_5_dataOutArray_0),add_19_dataInArray_1'length));

	add_19_clk <= clk;
	add_19_rst <= rst;
	fork_3_pValidArray_0 <= add_19_validArray_0;
	add_19_nReadyArray_0 <= fork_3_readyArray_0;
	fork_3_dataInArray_0 <= std_logic_vector (resize(unsigned(add_19_dataOutArray_0),fork_3_dataInArray_0'length));

	cst_6_clk <= clk;
	cst_6_rst <= rst;
	icmp_20_pValidArray_1 <= cst_6_validArray_0;
	cst_6_nReadyArray_0 <= icmp_20_readyArray_1;
	icmp_20_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_6_dataOutArray_0),icmp_20_dataInArray_1'length));

	icmp_20_clk <= clk;
	icmp_20_rst <= rst;
	fork_10_pValidArray_0 <= icmp_20_validArray_0;
	icmp_20_nReadyArray_0 <= fork_10_readyArray_0;
	fork_10_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_20_dataOutArray_0),fork_10_dataInArray_0'length));

	phi_n0_clk <= clk;
	phi_n0_rst <= rst;
	fork_4_pValidArray_0 <= phi_n0_validArray_0;
	phi_n0_nReadyArray_0 <= fork_4_readyArray_0;
	fork_4_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n0_dataOutArray_0),fork_4_dataInArray_0'length));

	phi_n1_clk <= clk;
	phi_n1_rst <= rst;
	fork_5_pValidArray_0 <= phi_n1_validArray_0;
	phi_n1_nReadyArray_0 <= fork_5_readyArray_0;
	fork_5_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n1_dataOutArray_0),fork_5_dataInArray_0'length));

	fork_3_clk <= clk;
	fork_3_rst <= rst;
	icmp_20_pValidArray_0 <= fork_3_validArray_0;
	fork_3_nReadyArray_0 <= icmp_20_readyArray_0;
	icmp_20_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_0),icmp_20_dataInArray_0'length));
	branch_7_pValidArray_0 <= fork_3_validArray_1;
	fork_3_nReadyArray_1 <= branch_7_readyArray_0;
	branch_7_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_1),branch_7_dataInArray_0'length));

	fork_4_clk <= clk;
	fork_4_rst <= rst;
	store_0_pValidArray_0 <= fork_4_validArray_0;
	fork_4_nReadyArray_0 <= store_0_readyArray_0;
	store_0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_0),store_0_dataInArray_0'length));
	branch_8_pValidArray_0 <= fork_4_validArray_1;
	fork_4_nReadyArray_1 <= branch_8_readyArray_0;
	branch_8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_1),branch_8_dataInArray_0'length));

	fork_5_clk <= clk;
	fork_5_rst <= rst;
	Buffer_5_pValidArray_0 <= fork_5_validArray_0;
	fork_5_nReadyArray_0 <= Buffer_5_readyArray_0;
	Buffer_5_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_0),Buffer_5_dataInArray_0'length));
	add_19_pValidArray_0 <= fork_5_validArray_1;
	fork_5_nReadyArray_1 <= add_19_readyArray_0;
	add_19_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_1),add_19_dataInArray_0'length));

	branch_7_clk <= clk;
	branch_7_rst <= rst;
	phi_1_pValidArray_2 <= branch_7_validArray_0;
	branch_7_nReadyArray_0 <= phi_1_readyArray_2;
	phi_1_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_0),phi_1_dataInArray_2'length));
	sink_6_pValidArray_0 <= branch_7_validArray_1;
	branch_7_nReadyArray_1 <= sink_6_readyArray_0;
	sink_6_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_1),sink_6_dataInArray_0'length));

	branch_8_clk <= clk;
	branch_8_rst <= rst;
	sink_7_pValidArray_0 <= branch_8_validArray_0;
	branch_8_nReadyArray_0 <= sink_7_readyArray_0;
	sink_7_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_8_dataOutArray_0),sink_7_dataInArray_0'length));
	Buffer_9_pValidArray_0 <= branch_8_validArray_1;
	branch_8_nReadyArray_1 <= Buffer_9_readyArray_0;
	Buffer_9_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_8_dataOutArray_1),Buffer_9_dataInArray_0'length));

	fork_10_clk <= clk;
	fork_10_rst <= rst;
	Buffer_10_pValidArray_0 <= fork_10_validArray_0;
	fork_10_nReadyArray_0 <= Buffer_10_readyArray_0;
	Buffer_10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_0),Buffer_10_dataInArray_0'length));
	branch_7_pValidArray_1 <= fork_10_validArray_1;
	fork_10_nReadyArray_1 <= branch_7_readyArray_1;
	branch_7_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_1),branch_7_dataInArray_1'length));
	branchC_12_pValidArray_1 <= fork_10_validArray_2;
	fork_10_nReadyArray_2 <= branchC_12_readyArray_1;
	branchC_12_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_2),branchC_12_dataInArray_1'length));

	cst_8_clk <= clk;
	cst_8_rst <= rst;
	MC_Out_pValidArray_0 <= cst_8_validArray_0;
	cst_8_nReadyArray_0 <= MC_Out_readyArray_0;
	MC_Out_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_8_dataOutArray_0),MC_Out_dataInArray_0'length));

	phiC_6_clk <= clk;
	phiC_6_rst <= rst;
	forkC_16_pValidArray_0 <= phiC_6_validArray_0;
	phiC_6_nReadyArray_0 <= forkC_16_readyArray_0;
	forkC_16_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_6_dataOutArray_0),forkC_16_dataInArray_0'length));

	forkC_16_clk <= clk;
	forkC_16_rst <= rst;
	cst_8_pValidArray_0 <= forkC_16_validArray_0;
	forkC_16_nReadyArray_0 <= cst_8_readyArray_0;
	cst_8_dataInArray_0 <= "1";
	branchC_12_pValidArray_0 <= forkC_16_validArray_1;
	forkC_16_nReadyArray_1 <= branchC_12_readyArray_0;
	branchC_12_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_16_dataOutArray_1),branchC_12_dataInArray_0'length));

	branchC_12_clk <= clk;
	branchC_12_rst <= rst;
	phiC_4_pValidArray_1 <= branchC_12_validArray_0;
	branchC_12_nReadyArray_0 <= phiC_4_readyArray_1;
	phiC_4_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_12_dataOutArray_0),phiC_4_dataInArray_1'length));
	Buffer_14_pValidArray_0 <= branchC_12_validArray_1;
	branchC_12_nReadyArray_1 <= Buffer_14_readyArray_0;
	Buffer_14_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_12_dataOutArray_1),Buffer_14_dataInArray_0'length));

	source_2_clk <= clk;
	source_2_rst <= rst;
	cst_5_pValidArray_0 <= source_2_validArray_0;
	source_2_nReadyArray_0 <= cst_5_readyArray_0;
	cst_5_dataInArray_0 <= "1";

	source_3_clk <= clk;
	source_3_rst <= rst;
	cst_6_pValidArray_0 <= source_3_validArray_0;
	source_3_nReadyArray_0 <= cst_6_readyArray_0;
	cst_6_dataInArray_0 <= "11110";

	Buffer_5_clk <= clk;
	Buffer_5_rst <= rst;
	store_0_pValidArray_1 <= Buffer_5_validArray_0;
	Buffer_5_nReadyArray_0 <= store_0_readyArray_1;
	store_0_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_5_dataOutArray_0),store_0_dataInArray_1'length));

	Buffer_9_clk <= clk;
	Buffer_9_rst <= rst;
	phi_n3_pValidArray_0 <= Buffer_9_validArray_0;
	Buffer_9_nReadyArray_0 <= phi_n3_readyArray_0;
	phi_n3_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_9_dataOutArray_0),phi_n3_dataInArray_0'length));

	Buffer_10_clk <= clk;
	Buffer_10_rst <= rst;
	branch_8_pValidArray_1 <= Buffer_10_validArray_0;
	Buffer_10_nReadyArray_0 <= branch_8_readyArray_1;
	branch_8_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_10_dataOutArray_0),branch_8_dataInArray_1'length));

	Buffer_14_clk <= clk;
	Buffer_14_rst <= rst;
	phiC_7_pValidArray_0 <= Buffer_14_validArray_0;
	Buffer_14_nReadyArray_0 <= phiC_7_readyArray_0;
	phiC_7_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_14_dataOutArray_0),phiC_7_dataInArray_0'length));

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_3 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_3;
	end_0_dataInArray_3 <= std_logic_vector (resize(unsigned(ret_0_dataOutArray_0),end_0_dataInArray_3'length));

	phi_n3_clk <= clk;
	phi_n3_rst <= rst;
	ret_0_pValidArray_0 <= phi_n3_validArray_0;
	phi_n3_nReadyArray_0 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n3_dataOutArray_0),ret_0_dataInArray_0'length));

	phiC_7_clk <= clk;
	phiC_7_rst <= rst;
	sink_0_pValidArray_0 <= phiC_7_validArray_0;
	phiC_7_nReadyArray_0 <= sink_0_readyArray_0;
	sink_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_7_dataOutArray_0),sink_0_dataInArray_0'length));

	MC_V_clk <= clk;
	MC_V_rst <= rst;
	V_ce0 <= MC_V_we0_ce0;
	V_we0 <= MC_V_we0_ce0;
	load_7_pValidArray_0 <= MC_V_validArray_0;
	MC_V_nReadyArray_0 <= load_7_readyArray_0;
	load_7_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_V_dataOutArray_0),load_7_dataInArray_0'length));
	end_0_pValidArray_0 <= MC_V_validArray_1;
	MC_V_nReadyArray_1 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_V_dataOutArray_1),end_0_dataInArray_0'length));

	MC_M_clk <= clk;
	MC_M_rst <= rst;
	M_ce0 <= MC_M_we0_ce0;
	M_we0 <= MC_M_we0_ce0;
	load_11_pValidArray_0 <= MC_M_validArray_0;
	MC_M_nReadyArray_0 <= load_11_readyArray_0;
	load_11_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_M_dataOutArray_0),load_11_dataInArray_0'length));
	end_0_pValidArray_1 <= MC_M_validArray_1;
	MC_M_nReadyArray_1 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= std_logic_vector (resize(unsigned(MC_M_dataOutArray_1),end_0_dataInArray_1'length));

	MC_Out_clk <= clk;
	MC_Out_rst <= rst;
	Out_ce0 <= MC_Out_we0_ce0;
	Out_we0 <= MC_Out_we0_ce0;
	end_0_pValidArray_2 <= MC_Out_validArray_0;
	MC_Out_nReadyArray_0 <= end_0_readyArray_2;
	end_0_dataInArray_2 <= std_logic_vector (resize(unsigned(MC_Out_dataOutArray_0),end_0_dataInArray_2'length));

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

	sink_0_clk <= clk;
	sink_0_rst <= rst;

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	sink_2_clk <= clk;
	sink_2_rst <= rst;

	sink_3_clk <= clk;
	sink_3_rst <= rst;

	sink_4_clk <= clk;
	sink_4_rst <= rst;

	sink_5_clk <= clk;
	sink_5_rst <= rst;

	sink_6_clk <= clk;
	sink_6_rst <= rst;

	sink_7_clk <= clk;
	sink_7_rst <= rst;

	sink_8_clk <= clk;
	sink_8_rst <= rst;

	sink_9_clk <= clk;
	sink_9_rst <= rst;

brCst_block1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block1_clk,
	rst => brCst_block1_rst,
	dataInArray(0) => brCst_block1_dataInArray_0,
	pValidArray(0) => brCst_block1_pValidArray_0,
	readyArray(0) => brCst_block1_readyArray_0,
	nReadyArray(0) => brCst_block1_nReadyArray_0,
	validArray(0) => brCst_block1_validArray_0,
	dataOutArray(0) => brCst_block1_dataOutArray_0
);

cst_0: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0
);

branch_0: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_0_clk,
	rst => branch_0_rst,
	dataInArray(0) => branch_0_dataInArray_0,
	Condition(0) => branch_0_dataInArray_1,
	pValidArray(0) => branch_0_pValidArray_0,
	pValidArray(1) => branch_0_pValidArray_1,
	readyArray(0) => branch_0_readyArray_0,
	readyArray(1) => branch_0_readyArray_1,
	nReadyArray(0) => branch_0_nReadyArray_0,
	nReadyArray(1) => branch_0_nReadyArray_1,
	validArray(0) => branch_0_validArray_0,
	validArray(1) => branch_0_validArray_1,
	dataOutArray(0) => branch_0_dataOutArray_0,
	dataOutArray(1) => branch_0_dataOutArray_1
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

forkC_12: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_12_clk,
	rst => forkC_12_rst,
	dataInArray(0) => forkC_12_dataInArray_0,
	pValidArray(0) => forkC_12_pValidArray_0,
	readyArray(0) => forkC_12_readyArray_0,
	nReadyArray(0) => forkC_12_nReadyArray_0,
	nReadyArray(1) => forkC_12_nReadyArray_1,
	nReadyArray(2) => forkC_12_nReadyArray_2,
	validArray(0) => forkC_12_validArray_0,
	validArray(1) => forkC_12_validArray_1,
	validArray(2) => forkC_12_validArray_2,
	dataOutArray(0) => forkC_12_dataOutArray_0,
	dataOutArray(1) => forkC_12_dataOutArray_1,
	dataOutArray(2) => forkC_12_dataOutArray_2
);

branchC_9: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_9_clk,
	rst => branchC_9_rst,
	dataInArray(0) => branchC_9_dataInArray_0,
	Condition(0) => branchC_9_dataInArray_1,
	pValidArray(0) => branchC_9_pValidArray_0,
	pValidArray(1) => branchC_9_pValidArray_1,
	readyArray(0) => branchC_9_readyArray_0,
	readyArray(1) => branchC_9_readyArray_1,
	nReadyArray(0) => branchC_9_nReadyArray_0,
	nReadyArray(1) => branchC_9_nReadyArray_1,
	validArray(0) => branchC_9_validArray_0,
	validArray(1) => branchC_9_validArray_1,
	dataOutArray(0) => branchC_9_dataOutArray_0,
	dataOutArray(1) => branchC_9_dataOutArray_1
);

fork_13: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_13_clk,
	rst => fork_13_rst,
	dataInArray(0) => fork_13_dataInArray_0,
	pValidArray(0) => fork_13_pValidArray_0,
	readyArray(0) => fork_13_readyArray_0,
	nReadyArray(0) => fork_13_nReadyArray_0,
	nReadyArray(1) => fork_13_nReadyArray_1,
	validArray(0) => fork_13_validArray_0,
	validArray(1) => fork_13_validArray_1,
	dataOutArray(0) => fork_13_dataOutArray_0,
	dataOutArray(1) => fork_13_dataOutArray_1
);

Buffer_7: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_7_clk,
	rst => Buffer_7_rst,
	dataInArray(0) => Buffer_7_dataInArray_0,
	pValidArray(0) => Buffer_7_pValidArray_0,
	readyArray(0) => Buffer_7_readyArray_0,
	nReadyArray(0) => Buffer_7_nReadyArray_0,
	validArray(0) => Buffer_7_validArray_0,
	dataOutArray(0) => Buffer_7_dataOutArray_0
);

Buffer_11: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_11_clk,
	rst => Buffer_11_rst,
	dataInArray(0) => Buffer_11_dataInArray_0,
	pValidArray(0) => Buffer_11_pValidArray_0,
	readyArray(0) => Buffer_11_readyArray_0,
	nReadyArray(0) => Buffer_11_nReadyArray_0,
	validArray(0) => Buffer_11_validArray_0,
	dataOutArray(0) => Buffer_11_dataOutArray_0
);

phi_1: entity work.Mux(arch) generic map (3,1,5,5,1)
port map (
	clk => phi_1_clk,
	rst => phi_1_rst,
	Condition(0) => phi_1_dataInArray_0,
	dataInArray(0) => phi_1_dataInArray_1,
	dataInArray(1) => phi_1_dataInArray_2,
	pValidArray(0) => phi_1_pValidArray_0,
	pValidArray(1) => phi_1_pValidArray_1,
	pValidArray(2) => phi_1_pValidArray_2,
	readyArray(0) => phi_1_readyArray_0,
	readyArray(1) => phi_1_readyArray_1,
	readyArray(2) => phi_1_readyArray_2,
	nReadyArray(0) => phi_1_nReadyArray_0,
	validArray(0) => phi_1_validArray_0,
	dataOutArray(0) => phi_1_dataOutArray_0
);

brCst_block2: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block2_clk,
	rst => brCst_block2_rst,
	dataInArray(0) => brCst_block2_dataInArray_0,
	pValidArray(0) => brCst_block2_pValidArray_0,
	readyArray(0) => brCst_block2_readyArray_0,
	nReadyArray(0) => brCst_block2_nReadyArray_0,
	validArray(0) => brCst_block2_validArray_0,
	dataOutArray(0) => brCst_block2_dataOutArray_0
);

cst_1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0
);

branch_1: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_1_clk,
	rst => branch_1_rst,
	dataInArray(0) => branch_1_dataInArray_0,
	Condition(0) => branch_1_dataInArray_1,
	pValidArray(0) => branch_1_pValidArray_0,
	pValidArray(1) => branch_1_pValidArray_1,
	readyArray(0) => branch_1_readyArray_0,
	readyArray(1) => branch_1_readyArray_1,
	nReadyArray(0) => branch_1_nReadyArray_0,
	nReadyArray(1) => branch_1_nReadyArray_1,
	validArray(0) => branch_1_validArray_0,
	validArray(1) => branch_1_validArray_1,
	dataOutArray(0) => branch_1_dataOutArray_0,
	dataOutArray(1) => branch_1_dataOutArray_1
);

branch_2: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_2_clk,
	rst => branch_2_rst,
	dataInArray(0) => branch_2_dataInArray_0,
	Condition(0) => branch_2_dataInArray_1,
	pValidArray(0) => branch_2_pValidArray_0,
	pValidArray(1) => branch_2_pValidArray_1,
	readyArray(0) => branch_2_readyArray_0,
	readyArray(1) => branch_2_readyArray_1,
	nReadyArray(0) => branch_2_nReadyArray_0,
	nReadyArray(1) => branch_2_nReadyArray_1,
	validArray(0) => branch_2_validArray_0,
	validArray(1) => branch_2_validArray_1,
	dataOutArray(0) => branch_2_dataOutArray_0,
	dataOutArray(1) => branch_2_dataOutArray_1
);

branch_3: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_3_clk,
	rst => branch_3_rst,
	dataInArray(0) => branch_3_dataInArray_0,
	Condition(0) => branch_3_dataInArray_1,
	pValidArray(0) => branch_3_pValidArray_0,
	pValidArray(1) => branch_3_pValidArray_1,
	readyArray(0) => branch_3_readyArray_0,
	readyArray(1) => branch_3_readyArray_1,
	nReadyArray(0) => branch_3_nReadyArray_0,
	nReadyArray(1) => branch_3_nReadyArray_1,
	validArray(0) => branch_3_validArray_0,
	validArray(1) => branch_3_validArray_1,
	dataOutArray(0) => branch_3_dataOutArray_0,
	dataOutArray(1) => branch_3_dataOutArray_1
);

fork_8: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_8_clk,
	rst => fork_8_rst,
	dataInArray(0) => fork_8_dataInArray_0,
	pValidArray(0) => fork_8_pValidArray_0,
	readyArray(0) => fork_8_readyArray_0,
	nReadyArray(0) => fork_8_nReadyArray_0,
	nReadyArray(1) => fork_8_nReadyArray_1,
	nReadyArray(2) => fork_8_nReadyArray_2,
	nReadyArray(3) => fork_8_nReadyArray_3,
	validArray(0) => fork_8_validArray_0,
	validArray(1) => fork_8_validArray_1,
	validArray(2) => fork_8_validArray_2,
	validArray(3) => fork_8_validArray_3,
	dataOutArray(0) => fork_8_dataOutArray_0,
	dataOutArray(1) => fork_8_dataOutArray_1,
	dataOutArray(2) => fork_8_dataOutArray_2,
	dataOutArray(3) => fork_8_dataOutArray_3
);

phiC_4: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_4_clk,
	rst => phiC_4_rst,
	dataInArray(0) => phiC_4_dataInArray_0,
	dataInArray(1) => phiC_4_dataInArray_1,
	pValidArray(0) => phiC_4_pValidArray_0,
	pValidArray(1) => phiC_4_pValidArray_1,
	readyArray(0) => phiC_4_readyArray_0,
	readyArray(1) => phiC_4_readyArray_1,
	nReadyArray(0) => phiC_4_nReadyArray_0,
	nReadyArray(1) => phiC_4_nReadyArray_1,
	validArray(0) => phiC_4_validArray_0,
	validArray(1) => phiC_4_validArray_1,
	dataOutArray(0) => phiC_4_dataOutArray_0,
	Condition(0) => phiC_4_dataOutArray_1
);

forkC_14: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => forkC_14_clk,
	rst => forkC_14_rst,
	dataInArray(0) => forkC_14_dataInArray_0,
	pValidArray(0) => forkC_14_pValidArray_0,
	readyArray(0) => forkC_14_readyArray_0,
	nReadyArray(0) => forkC_14_nReadyArray_0,
	nReadyArray(1) => forkC_14_nReadyArray_1,
	nReadyArray(2) => forkC_14_nReadyArray_2,
	nReadyArray(3) => forkC_14_nReadyArray_3,
	validArray(0) => forkC_14_validArray_0,
	validArray(1) => forkC_14_validArray_1,
	validArray(2) => forkC_14_validArray_2,
	validArray(3) => forkC_14_validArray_3,
	dataOutArray(0) => forkC_14_dataOutArray_0,
	dataOutArray(1) => forkC_14_dataOutArray_1,
	dataOutArray(2) => forkC_14_dataOutArray_2,
	dataOutArray(3) => forkC_14_dataOutArray_3
);

branchC_10: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_10_clk,
	rst => branchC_10_rst,
	dataInArray(0) => branchC_10_dataInArray_0,
	Condition(0) => branchC_10_dataInArray_1,
	pValidArray(0) => branchC_10_pValidArray_0,
	pValidArray(1) => branchC_10_pValidArray_1,
	readyArray(0) => branchC_10_readyArray_0,
	readyArray(1) => branchC_10_readyArray_1,
	nReadyArray(0) => branchC_10_nReadyArray_0,
	nReadyArray(1) => branchC_10_nReadyArray_1,
	validArray(0) => branchC_10_validArray_0,
	validArray(1) => branchC_10_validArray_1,
	dataOutArray(0) => branchC_10_dataOutArray_0,
	dataOutArray(1) => branchC_10_dataOutArray_1
);

Buffer_1: entity work.elasticBuffer(arch) generic map (1,1,5,5)
port map (
	clk => Buffer_1_clk,
	rst => Buffer_1_rst,
	dataInArray(0) => Buffer_1_dataInArray_0,
	pValidArray(0) => Buffer_1_pValidArray_0,
	readyArray(0) => Buffer_1_readyArray_0,
	nReadyArray(0) => Buffer_1_nReadyArray_0,
	validArray(0) => Buffer_1_validArray_0,
	dataOutArray(0) => Buffer_1_dataOutArray_0
);

Buffer_12: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_12_clk,
	rst => Buffer_12_rst,
	dataInArray(0) => Buffer_12_dataInArray_0,
	pValidArray(0) => Buffer_12_pValidArray_0,
	readyArray(0) => Buffer_12_readyArray_0,
	nReadyArray(0) => Buffer_12_nReadyArray_0,
	validArray(0) => Buffer_12_validArray_0,
	dataOutArray(0) => Buffer_12_dataOutArray_0
);

phi_3: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_3_clk,
	rst => phi_3_rst,
	Condition(0) => phi_3_dataInArray_0,
	dataInArray(0) => phi_3_dataInArray_1,
	dataInArray(1) => phi_3_dataInArray_2,
	pValidArray(0) => phi_3_pValidArray_0,
	pValidArray(1) => phi_3_pValidArray_1,
	pValidArray(2) => phi_3_pValidArray_2,
	readyArray(0) => phi_3_readyArray_0,
	readyArray(1) => phi_3_readyArray_1,
	readyArray(2) => phi_3_readyArray_2,
	nReadyArray(0) => phi_3_nReadyArray_0,
	validArray(0) => phi_3_validArray_0,
	dataOutArray(0) => phi_3_dataOutArray_0
);

phi_4: entity work.Mux(arch) generic map (3,1,5,5,1)
port map (
	clk => phi_4_clk,
	rst => phi_4_rst,
	Condition(0) => phi_4_dataInArray_0,
	dataInArray(0) => phi_4_dataInArray_1,
	dataInArray(1) => phi_4_dataInArray_2,
	pValidArray(0) => phi_4_pValidArray_0,
	pValidArray(1) => phi_4_pValidArray_1,
	pValidArray(2) => phi_4_pValidArray_2,
	readyArray(0) => phi_4_readyArray_0,
	readyArray(1) => phi_4_readyArray_1,
	readyArray(2) => phi_4_readyArray_2,
	nReadyArray(0) => phi_4_nReadyArray_0,
	validArray(0) => phi_4_validArray_0,
	dataOutArray(0) => phi_4_dataOutArray_0
);

load_7: entity work.mc_load_op(arch) generic map (2,2,5,32)
port map (
	clk => load_7_clk,
	rst => load_7_rst,
	dataInArray(0) => load_7_dataInArray_0,
	input_addr => load_7_dataInArray_1,
	pValidArray(0) => load_7_pValidArray_0,
	pValidArray(1) => load_7_pValidArray_1,
	readyArray(0) => load_7_readyArray_0,
	readyArray(1) => load_7_readyArray_1,
	nReadyArray(0) => load_7_nReadyArray_0,
	nReadyArray(1) => load_7_nReadyArray_1,
	validArray(0) => load_7_validArray_0,
	validArray(1) => load_7_validArray_1,
	dataOutArray(0) => load_7_dataOutArray_0,
	output_addr => load_7_dataOutArray_1
);

zext_8: entity work.zext_op(arch) generic map (1,1,5,5)
port map (
	clk => zext_8_clk,
	rst => zext_8_rst,
	dataInArray(0) => zext_8_dataInArray_0,
	pValidArray(0) => zext_8_pValidArray_0,
	readyArray(0) => zext_8_readyArray_0,
	nReadyArray(0) => zext_8_nReadyArray_0,
	validArray(0) => zext_8_validArray_0,
	dataOutArray(0) => zext_8_dataOutArray_0
);

zext_9: entity work.zext_op(arch) generic map (1,1,5,5)
port map (
	clk => zext_9_clk,
	rst => zext_9_rst,
	dataInArray(0) => zext_9_dataInArray_0,
	pValidArray(0) => zext_9_pValidArray_0,
	readyArray(0) => zext_9_readyArray_0,
	nReadyArray(0) => zext_9_nReadyArray_0,
	validArray(0) => zext_9_validArray_0,
	dataOutArray(0) => zext_9_dataOutArray_0
);

getelementptr_10: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_10_clk,
	rst => getelementptr_10_rst,
	dataInArray(0) => getelementptr_10_dataInArray_0,
	dataInArray(1) => getelementptr_10_dataInArray_1,
	dataInArray(2) => getelementptr_10_dataInArray_2,
	pValidArray(0) => getelementptr_10_pValidArray_0,
	pValidArray(1) => getelementptr_10_pValidArray_1,
	pValidArray(2) => getelementptr_10_pValidArray_2,
	readyArray(0) => getelementptr_10_readyArray_0,
	readyArray(1) => getelementptr_10_readyArray_1,
	readyArray(2) => getelementptr_10_readyArray_2,
	nReadyArray(0) => getelementptr_10_nReadyArray_0,
	validArray(0) => getelementptr_10_validArray_0,
	dataOutArray(0) => getelementptr_10_dataOutArray_0
);

load_11: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_11_clk,
	rst => load_11_rst,
	dataInArray(0) => load_11_dataInArray_0,
	input_addr => load_11_dataInArray_1,
	pValidArray(0) => load_11_pValidArray_0,
	pValidArray(1) => load_11_pValidArray_1,
	readyArray(0) => load_11_readyArray_0,
	readyArray(1) => load_11_readyArray_1,
	nReadyArray(0) => load_11_nReadyArray_0,
	nReadyArray(1) => load_11_nReadyArray_1,
	validArray(0) => load_11_validArray_0,
	validArray(1) => load_11_validArray_1,
	dataOutArray(0) => load_11_dataOutArray_0,
	output_addr => load_11_dataOutArray_1
);

mul_12: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_12_clk,
	rst => mul_12_rst,
	dataInArray(0) => mul_12_dataInArray_0,
	dataInArray(1) => mul_12_dataInArray_1,
	pValidArray(0) => mul_12_pValidArray_0,
	pValidArray(1) => mul_12_pValidArray_1,
	readyArray(0) => mul_12_readyArray_0,
	readyArray(1) => mul_12_readyArray_1,
	nReadyArray(0) => mul_12_nReadyArray_0,
	validArray(0) => mul_12_validArray_0,
	dataOutArray(0) => mul_12_dataOutArray_0
);

add_13: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_13_clk,
	rst => add_13_rst,
	dataInArray(0) => add_13_dataInArray_0,
	dataInArray(1) => add_13_dataInArray_1,
	pValidArray(0) => add_13_pValidArray_0,
	pValidArray(1) => add_13_pValidArray_1,
	readyArray(0) => add_13_readyArray_0,
	readyArray(1) => add_13_readyArray_1,
	nReadyArray(0) => add_13_nReadyArray_0,
	validArray(0) => add_13_validArray_0,
	dataOutArray(0) => add_13_dataOutArray_0
);

cst_3: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0
);

add_14: entity work.add_op(arch) generic map (2,1,5,5)
port map (
	clk => add_14_clk,
	rst => add_14_rst,
	dataInArray(0) => add_14_dataInArray_0,
	dataInArray(1) => add_14_dataInArray_1,
	pValidArray(0) => add_14_pValidArray_0,
	pValidArray(1) => add_14_pValidArray_1,
	readyArray(0) => add_14_readyArray_0,
	readyArray(1) => add_14_readyArray_1,
	nReadyArray(0) => add_14_nReadyArray_0,
	validArray(0) => add_14_validArray_0,
	dataOutArray(0) => add_14_dataOutArray_0
);

cst_4: entity work.Const(arch) generic map (1,1,5,5)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0
);

icmp_15: entity work.icmp_ult_op(arch) generic map (2,1,5,1)
port map (
	clk => icmp_15_clk,
	rst => icmp_15_rst,
	dataInArray(0) => icmp_15_dataInArray_0,
	dataInArray(1) => icmp_15_dataInArray_1,
	pValidArray(0) => icmp_15_pValidArray_0,
	pValidArray(1) => icmp_15_pValidArray_1,
	readyArray(0) => icmp_15_readyArray_0,
	readyArray(1) => icmp_15_readyArray_1,
	nReadyArray(0) => icmp_15_nReadyArray_0,
	validArray(0) => icmp_15_validArray_0,
	dataOutArray(0) => icmp_15_dataOutArray_0
);

cst_7: entity work.Const(arch) generic map (1,1,5,5)
port map (
	clk => cst_7_clk,
	rst => cst_7_rst,
	dataInArray(0) => cst_7_dataInArray_0,
	pValidArray(0) => cst_7_pValidArray_0,
	readyArray(0) => cst_7_readyArray_0,
	nReadyArray(0) => cst_7_nReadyArray_0,
	validArray(0) => cst_7_validArray_0,
	dataOutArray(0) => cst_7_dataOutArray_0
);

phi_n2: entity work.merge(arch) generic map (2,1,5,5)
port map (
	clk => phi_n2_clk,
	rst => phi_n2_rst,
	dataInArray(0) => phi_n2_dataInArray_0,
	dataInArray(1) => phi_n2_dataInArray_1,
	pValidArray(0) => phi_n2_pValidArray_0,
	pValidArray(1) => phi_n2_pValidArray_1,
	readyArray(0) => phi_n2_readyArray_0,
	readyArray(1) => phi_n2_readyArray_1,
	nReadyArray(0) => phi_n2_nReadyArray_0,
	validArray(0) => phi_n2_validArray_0,
	dataOutArray(0) => phi_n2_dataOutArray_0
);

fork_0: entity work.fork(arch) generic map (1,3,5,5)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	nReadyArray(2) => fork_0_nReadyArray_2,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	validArray(2) => fork_0_validArray_2,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1,
	dataOutArray(2) => fork_0_dataOutArray_2
);

fork_2: entity work.fork(arch) generic map (1,2,5,5)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1
);

fork_6: entity work.fork(arch) generic map (1,2,5,5)
port map (
	clk => fork_6_clk,
	rst => fork_6_rst,
	dataInArray(0) => fork_6_dataInArray_0,
	pValidArray(0) => fork_6_pValidArray_0,
	readyArray(0) => fork_6_readyArray_0,
	nReadyArray(0) => fork_6_nReadyArray_0,
	nReadyArray(1) => fork_6_nReadyArray_1,
	validArray(0) => fork_6_validArray_0,
	validArray(1) => fork_6_validArray_1,
	dataOutArray(0) => fork_6_dataOutArray_0,
	dataOutArray(1) => fork_6_dataOutArray_1
);

branch_4: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_4_clk,
	rst => branch_4_rst,
	dataInArray(0) => branch_4_dataInArray_0,
	Condition(0) => branch_4_dataInArray_1,
	pValidArray(0) => branch_4_pValidArray_0,
	pValidArray(1) => branch_4_pValidArray_1,
	readyArray(0) => branch_4_readyArray_0,
	readyArray(1) => branch_4_readyArray_1,
	nReadyArray(0) => branch_4_nReadyArray_0,
	nReadyArray(1) => branch_4_nReadyArray_1,
	validArray(0) => branch_4_validArray_0,
	validArray(1) => branch_4_validArray_1,
	dataOutArray(0) => branch_4_dataOutArray_0,
	dataOutArray(1) => branch_4_dataOutArray_1
);

branch_5: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_5_clk,
	rst => branch_5_rst,
	dataInArray(0) => branch_5_dataInArray_0,
	Condition(0) => branch_5_dataInArray_1,
	pValidArray(0) => branch_5_pValidArray_0,
	pValidArray(1) => branch_5_pValidArray_1,
	readyArray(0) => branch_5_readyArray_0,
	readyArray(1) => branch_5_readyArray_1,
	nReadyArray(0) => branch_5_nReadyArray_0,
	nReadyArray(1) => branch_5_nReadyArray_1,
	validArray(0) => branch_5_validArray_0,
	validArray(1) => branch_5_validArray_1,
	dataOutArray(0) => branch_5_dataOutArray_0,
	dataOutArray(1) => branch_5_dataOutArray_1
);

branch_6: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_6_clk,
	rst => branch_6_rst,
	dataInArray(0) => branch_6_dataInArray_0,
	Condition(0) => branch_6_dataInArray_1,
	pValidArray(0) => branch_6_pValidArray_0,
	pValidArray(1) => branch_6_pValidArray_1,
	readyArray(0) => branch_6_readyArray_0,
	readyArray(1) => branch_6_readyArray_1,
	nReadyArray(0) => branch_6_nReadyArray_0,
	nReadyArray(1) => branch_6_nReadyArray_1,
	validArray(0) => branch_6_validArray_0,
	validArray(1) => branch_6_validArray_1,
	dataOutArray(0) => branch_6_dataOutArray_0,
	dataOutArray(1) => branch_6_dataOutArray_1
);

fork_9: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_9_clk,
	rst => fork_9_rst,
	dataInArray(0) => fork_9_dataInArray_0,
	pValidArray(0) => fork_9_pValidArray_0,
	readyArray(0) => fork_9_readyArray_0,
	nReadyArray(0) => fork_9_nReadyArray_0,
	nReadyArray(1) => fork_9_nReadyArray_1,
	nReadyArray(2) => fork_9_nReadyArray_2,
	nReadyArray(3) => fork_9_nReadyArray_3,
	validArray(0) => fork_9_validArray_0,
	validArray(1) => fork_9_validArray_1,
	validArray(2) => fork_9_validArray_2,
	validArray(3) => fork_9_validArray_3,
	dataOutArray(0) => fork_9_dataOutArray_0,
	dataOutArray(1) => fork_9_dataOutArray_1,
	dataOutArray(2) => fork_9_dataOutArray_2,
	dataOutArray(3) => fork_9_dataOutArray_3
);

phiC_5: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_5_clk,
	rst => phiC_5_rst,
	dataInArray(0) => phiC_5_dataInArray_0,
	dataInArray(1) => phiC_5_dataInArray_1,
	pValidArray(0) => phiC_5_pValidArray_0,
	pValidArray(1) => phiC_5_pValidArray_1,
	readyArray(0) => phiC_5_readyArray_0,
	readyArray(1) => phiC_5_readyArray_1,
	nReadyArray(0) => phiC_5_nReadyArray_0,
	nReadyArray(1) => phiC_5_nReadyArray_1,
	validArray(0) => phiC_5_validArray_0,
	validArray(1) => phiC_5_validArray_1,
	dataOutArray(0) => phiC_5_dataOutArray_0,
	Condition(0) => phiC_5_dataOutArray_1
);

branchC_11: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_11_clk,
	rst => branchC_11_rst,
	dataInArray(0) => branchC_11_dataInArray_0,
	Condition(0) => branchC_11_dataInArray_1,
	pValidArray(0) => branchC_11_pValidArray_0,
	pValidArray(1) => branchC_11_pValidArray_1,
	readyArray(0) => branchC_11_readyArray_0,
	readyArray(1) => branchC_11_readyArray_1,
	nReadyArray(0) => branchC_11_nReadyArray_0,
	nReadyArray(1) => branchC_11_nReadyArray_1,
	validArray(0) => branchC_11_validArray_0,
	validArray(1) => branchC_11_validArray_1,
	dataOutArray(0) => branchC_11_dataOutArray_0,
	dataOutArray(1) => branchC_11_dataOutArray_1
);

source_0: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_0_clk,
	rst => source_0_rst,
	nReadyArray(0) => source_0_nReadyArray_0,
	validArray(0) => source_0_validArray_0,
	dataOutArray(0) => source_0_dataOutArray_0
);

source_1: entity work.source(arch) generic map (0,1,32,5)
port map (
	clk => source_1_clk,
	rst => source_1_rst,
	nReadyArray(0) => source_1_nReadyArray_0,
	validArray(0) => source_1_validArray_0,
	dataOutArray(0) => source_1_dataOutArray_0
);

source_4: entity work.source(arch) generic map (0,1,32,5)
port map (
	clk => source_4_clk,
	rst => source_4_rst,
	nReadyArray(0) => source_4_nReadyArray_0,
	validArray(0) => source_4_validArray_0,
	dataOutArray(0) => source_4_dataOutArray_0
);

fork_19: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_19_clk,
	rst => fork_19_rst,
	dataInArray(0) => fork_19_dataInArray_0,
	pValidArray(0) => fork_19_pValidArray_0,
	readyArray(0) => fork_19_readyArray_0,
	nReadyArray(0) => fork_19_nReadyArray_0,
	nReadyArray(1) => fork_19_nReadyArray_1,
	validArray(0) => fork_19_validArray_0,
	validArray(1) => fork_19_validArray_1,
	dataOutArray(0) => fork_19_dataOutArray_0,
	dataOutArray(1) => fork_19_dataOutArray_1
);

Buffer_2: entity work.nontranspFifo(arch) generic map (1,1,32,32,4)
port map (
	clk => Buffer_2_clk,
	rst => Buffer_2_rst,
	dataInArray(0) => Buffer_2_dataInArray_0,
	pValidArray(0) => Buffer_2_pValidArray_0,
	readyArray(0) => Buffer_2_readyArray_0,
	nReadyArray(0) => Buffer_2_nReadyArray_0,
	validArray(0) => Buffer_2_validArray_0,
	dataOutArray(0) => Buffer_2_dataOutArray_0
);

Buffer_3: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_3_clk,
	rst => Buffer_3_rst,
	dataInArray(0) => Buffer_3_dataInArray_0,
	pValidArray(0) => Buffer_3_pValidArray_0,
	readyArray(0) => Buffer_3_readyArray_0,
	nReadyArray(0) => Buffer_3_nReadyArray_0,
	validArray(0) => Buffer_3_validArray_0,
	dataOutArray(0) => Buffer_3_dataOutArray_0
);

Buffer_4: entity work.elasticBuffer(arch) generic map (1,1,5,5)
port map (
	clk => Buffer_4_clk,
	rst => Buffer_4_rst,
	dataInArray(0) => Buffer_4_dataInArray_0,
	pValidArray(0) => Buffer_4_pValidArray_0,
	readyArray(0) => Buffer_4_readyArray_0,
	nReadyArray(0) => Buffer_4_nReadyArray_0,
	validArray(0) => Buffer_4_validArray_0,
	dataOutArray(0) => Buffer_4_dataOutArray_0
);

Buffer_6: entity work.elasticBuffer(arch) generic map (1,1,5,5)
port map (
	clk => Buffer_6_clk,
	rst => Buffer_6_rst,
	dataInArray(0) => Buffer_6_dataInArray_0,
	pValidArray(0) => Buffer_6_pValidArray_0,
	readyArray(0) => Buffer_6_readyArray_0,
	nReadyArray(0) => Buffer_6_nReadyArray_0,
	validArray(0) => Buffer_6_validArray_0,
	dataOutArray(0) => Buffer_6_dataOutArray_0
);

Buffer_8: entity work.transpFifo(arch) generic map (1,1,1,1,5)
port map (
	clk => Buffer_8_clk,
	rst => Buffer_8_rst,
	dataInArray(0) => Buffer_8_dataInArray_0,
	pValidArray(0) => Buffer_8_pValidArray_0,
	readyArray(0) => Buffer_8_readyArray_0,
	nReadyArray(0) => Buffer_8_nReadyArray_0,
	validArray(0) => Buffer_8_validArray_0,
	dataOutArray(0) => Buffer_8_dataOutArray_0
);

Buffer_13: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_13_clk,
	rst => Buffer_13_rst,
	dataInArray(0) => Buffer_13_dataInArray_0,
	pValidArray(0) => Buffer_13_pValidArray_0,
	readyArray(0) => Buffer_13_readyArray_0,
	nReadyArray(0) => Buffer_13_nReadyArray_0,
	validArray(0) => Buffer_13_validArray_0,
	dataOutArray(0) => Buffer_13_dataOutArray_0
);

Buffer_15: entity work.transpFifo(arch) generic map (1,1,1,1,5)
port map (
	clk => Buffer_15_clk,
	rst => Buffer_15_rst,
	dataInArray(0) => Buffer_15_dataInArray_0,
	pValidArray(0) => Buffer_15_pValidArray_0,
	readyArray(0) => Buffer_15_readyArray_0,
	nReadyArray(0) => Buffer_15_nReadyArray_0,
	validArray(0) => Buffer_15_validArray_0,
	dataOutArray(0) => Buffer_15_dataOutArray_0
);

store_0: entity work.mc_store_op(arch) generic map (2,2,5,32)
port map (
	clk => store_0_clk,
	rst => store_0_rst,
	dataInArray(0) => store_0_dataInArray_0,
	input_addr => store_0_dataInArray_1,
	pValidArray(0) => store_0_pValidArray_0,
	pValidArray(1) => store_0_pValidArray_1,
	readyArray(0) => store_0_readyArray_0,
	readyArray(1) => store_0_readyArray_1,
	nReadyArray(0) => store_0_nReadyArray_0,
	nReadyArray(1) => store_0_nReadyArray_1,
	validArray(0) => store_0_validArray_0,
	validArray(1) => store_0_validArray_1,
	dataOutArray(0) => store_0_dataOutArray_0,
	output_addr => store_0_dataOutArray_1
);

cst_5: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_5_clk,
	rst => cst_5_rst,
	dataInArray(0) => cst_5_dataInArray_0,
	pValidArray(0) => cst_5_pValidArray_0,
	readyArray(0) => cst_5_readyArray_0,
	nReadyArray(0) => cst_5_nReadyArray_0,
	validArray(0) => cst_5_validArray_0,
	dataOutArray(0) => cst_5_dataOutArray_0
);

add_19: entity work.add_op(arch) generic map (2,1,5,5)
port map (
	clk => add_19_clk,
	rst => add_19_rst,
	dataInArray(0) => add_19_dataInArray_0,
	dataInArray(1) => add_19_dataInArray_1,
	pValidArray(0) => add_19_pValidArray_0,
	pValidArray(1) => add_19_pValidArray_1,
	readyArray(0) => add_19_readyArray_0,
	readyArray(1) => add_19_readyArray_1,
	nReadyArray(0) => add_19_nReadyArray_0,
	validArray(0) => add_19_validArray_0,
	dataOutArray(0) => add_19_dataOutArray_0
);

cst_6: entity work.Const(arch) generic map (1,1,5,5)
port map (
	clk => cst_6_clk,
	rst => cst_6_rst,
	dataInArray(0) => cst_6_dataInArray_0,
	pValidArray(0) => cst_6_pValidArray_0,
	readyArray(0) => cst_6_readyArray_0,
	nReadyArray(0) => cst_6_nReadyArray_0,
	validArray(0) => cst_6_validArray_0,
	dataOutArray(0) => cst_6_dataOutArray_0
);

icmp_20: entity work.icmp_ult_op(arch) generic map (2,1,5,1)
port map (
	clk => icmp_20_clk,
	rst => icmp_20_rst,
	dataInArray(0) => icmp_20_dataInArray_0,
	dataInArray(1) => icmp_20_dataInArray_1,
	pValidArray(0) => icmp_20_pValidArray_0,
	pValidArray(1) => icmp_20_pValidArray_1,
	readyArray(0) => icmp_20_readyArray_0,
	readyArray(1) => icmp_20_readyArray_1,
	nReadyArray(0) => icmp_20_nReadyArray_0,
	validArray(0) => icmp_20_validArray_0,
	dataOutArray(0) => icmp_20_dataOutArray_0
);

phi_n0: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n0_clk,
	rst => phi_n0_rst,
	dataInArray(0) => phi_n0_dataInArray_0,
	pValidArray(0) => phi_n0_pValidArray_0,
	readyArray(0) => phi_n0_readyArray_0,
	nReadyArray(0) => phi_n0_nReadyArray_0,
	validArray(0) => phi_n0_validArray_0,
	dataOutArray(0) => phi_n0_dataOutArray_0
);

phi_n1: entity work.merge(arch) generic map (1,1,5,5)
port map (
	clk => phi_n1_clk,
	rst => phi_n1_rst,
	dataInArray(0) => phi_n1_dataInArray_0,
	pValidArray(0) => phi_n1_pValidArray_0,
	readyArray(0) => phi_n1_readyArray_0,
	nReadyArray(0) => phi_n1_nReadyArray_0,
	validArray(0) => phi_n1_validArray_0,
	dataOutArray(0) => phi_n1_dataOutArray_0
);

fork_3: entity work.fork(arch) generic map (1,2,5,5)
port map (
	clk => fork_3_clk,
	rst => fork_3_rst,
	dataInArray(0) => fork_3_dataInArray_0,
	pValidArray(0) => fork_3_pValidArray_0,
	readyArray(0) => fork_3_readyArray_0,
	nReadyArray(0) => fork_3_nReadyArray_0,
	nReadyArray(1) => fork_3_nReadyArray_1,
	validArray(0) => fork_3_validArray_0,
	validArray(1) => fork_3_validArray_1,
	dataOutArray(0) => fork_3_dataOutArray_0,
	dataOutArray(1) => fork_3_dataOutArray_1
);

fork_4: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_4_clk,
	rst => fork_4_rst,
	dataInArray(0) => fork_4_dataInArray_0,
	pValidArray(0) => fork_4_pValidArray_0,
	readyArray(0) => fork_4_readyArray_0,
	nReadyArray(0) => fork_4_nReadyArray_0,
	nReadyArray(1) => fork_4_nReadyArray_1,
	validArray(0) => fork_4_validArray_0,
	validArray(1) => fork_4_validArray_1,
	dataOutArray(0) => fork_4_dataOutArray_0,
	dataOutArray(1) => fork_4_dataOutArray_1
);

fork_5: entity work.fork(arch) generic map (1,2,5,5)
port map (
	clk => fork_5_clk,
	rst => fork_5_rst,
	dataInArray(0) => fork_5_dataInArray_0,
	pValidArray(0) => fork_5_pValidArray_0,
	readyArray(0) => fork_5_readyArray_0,
	nReadyArray(0) => fork_5_nReadyArray_0,
	nReadyArray(1) => fork_5_nReadyArray_1,
	validArray(0) => fork_5_validArray_0,
	validArray(1) => fork_5_validArray_1,
	dataOutArray(0) => fork_5_dataOutArray_0,
	dataOutArray(1) => fork_5_dataOutArray_1
);

branch_7: entity work.Branch(arch) generic map (2,2,5,5)
port map (
	clk => branch_7_clk,
	rst => branch_7_rst,
	dataInArray(0) => branch_7_dataInArray_0,
	Condition(0) => branch_7_dataInArray_1,
	pValidArray(0) => branch_7_pValidArray_0,
	pValidArray(1) => branch_7_pValidArray_1,
	readyArray(0) => branch_7_readyArray_0,
	readyArray(1) => branch_7_readyArray_1,
	nReadyArray(0) => branch_7_nReadyArray_0,
	nReadyArray(1) => branch_7_nReadyArray_1,
	validArray(0) => branch_7_validArray_0,
	validArray(1) => branch_7_validArray_1,
	dataOutArray(0) => branch_7_dataOutArray_0,
	dataOutArray(1) => branch_7_dataOutArray_1
);

branch_8: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_8_clk,
	rst => branch_8_rst,
	dataInArray(0) => branch_8_dataInArray_0,
	Condition(0) => branch_8_dataInArray_1,
	pValidArray(0) => branch_8_pValidArray_0,
	pValidArray(1) => branch_8_pValidArray_1,
	readyArray(0) => branch_8_readyArray_0,
	readyArray(1) => branch_8_readyArray_1,
	nReadyArray(0) => branch_8_nReadyArray_0,
	nReadyArray(1) => branch_8_nReadyArray_1,
	validArray(0) => branch_8_validArray_0,
	validArray(1) => branch_8_validArray_1,
	dataOutArray(0) => branch_8_dataOutArray_0,
	dataOutArray(1) => branch_8_dataOutArray_1
);

fork_10: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_10_clk,
	rst => fork_10_rst,
	dataInArray(0) => fork_10_dataInArray_0,
	pValidArray(0) => fork_10_pValidArray_0,
	readyArray(0) => fork_10_readyArray_0,
	nReadyArray(0) => fork_10_nReadyArray_0,
	nReadyArray(1) => fork_10_nReadyArray_1,
	nReadyArray(2) => fork_10_nReadyArray_2,
	validArray(0) => fork_10_validArray_0,
	validArray(1) => fork_10_validArray_1,
	validArray(2) => fork_10_validArray_2,
	dataOutArray(0) => fork_10_dataOutArray_0,
	dataOutArray(1) => fork_10_dataOutArray_1,
	dataOutArray(2) => fork_10_dataOutArray_2
);

cst_8: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_8_clk,
	rst => cst_8_rst,
	dataInArray(0) => cst_8_dataInArray_0,
	pValidArray(0) => cst_8_pValidArray_0,
	readyArray(0) => cst_8_readyArray_0,
	nReadyArray(0) => cst_8_nReadyArray_0,
	validArray(0) => cst_8_validArray_0,
	dataOutArray(0) => cst_8_dataOutArray_0
);

phiC_6: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_6_clk,
	rst => phiC_6_rst,
	dataInArray(0) => phiC_6_dataInArray_0,
	pValidArray(0) => phiC_6_pValidArray_0,
	readyArray(0) => phiC_6_readyArray_0,
	nReadyArray(0) => phiC_6_nReadyArray_0,
	validArray(0) => phiC_6_validArray_0,
	dataOutArray(0) => phiC_6_dataOutArray_0
);

forkC_16: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_16_clk,
	rst => forkC_16_rst,
	dataInArray(0) => forkC_16_dataInArray_0,
	pValidArray(0) => forkC_16_pValidArray_0,
	readyArray(0) => forkC_16_readyArray_0,
	nReadyArray(0) => forkC_16_nReadyArray_0,
	nReadyArray(1) => forkC_16_nReadyArray_1,
	validArray(0) => forkC_16_validArray_0,
	validArray(1) => forkC_16_validArray_1,
	dataOutArray(0) => forkC_16_dataOutArray_0,
	dataOutArray(1) => forkC_16_dataOutArray_1
);

branchC_12: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_12_clk,
	rst => branchC_12_rst,
	dataInArray(0) => branchC_12_dataInArray_0,
	Condition(0) => branchC_12_dataInArray_1,
	pValidArray(0) => branchC_12_pValidArray_0,
	pValidArray(1) => branchC_12_pValidArray_1,
	readyArray(0) => branchC_12_readyArray_0,
	readyArray(1) => branchC_12_readyArray_1,
	nReadyArray(0) => branchC_12_nReadyArray_0,
	nReadyArray(1) => branchC_12_nReadyArray_1,
	validArray(0) => branchC_12_validArray_0,
	validArray(1) => branchC_12_validArray_1,
	dataOutArray(0) => branchC_12_dataOutArray_0,
	dataOutArray(1) => branchC_12_dataOutArray_1
);

source_2: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_2_clk,
	rst => source_2_rst,
	nReadyArray(0) => source_2_nReadyArray_0,
	validArray(0) => source_2_validArray_0,
	dataOutArray(0) => source_2_dataOutArray_0
);

source_3: entity work.source(arch) generic map (0,1,32,5)
port map (
	clk => source_3_clk,
	rst => source_3_rst,
	nReadyArray(0) => source_3_nReadyArray_0,
	validArray(0) => source_3_validArray_0,
	dataOutArray(0) => source_3_dataOutArray_0
);

Buffer_5: entity work.transpFifo(arch) generic map (1,1,5,5,3)
port map (
	clk => Buffer_5_clk,
	rst => Buffer_5_rst,
	dataInArray(0) => Buffer_5_dataInArray_0,
	pValidArray(0) => Buffer_5_pValidArray_0,
	readyArray(0) => Buffer_5_readyArray_0,
	nReadyArray(0) => Buffer_5_nReadyArray_0,
	validArray(0) => Buffer_5_validArray_0,
	dataOutArray(0) => Buffer_5_dataOutArray_0
);

Buffer_9: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_9_clk,
	rst => Buffer_9_rst,
	dataInArray(0) => Buffer_9_dataInArray_0,
	pValidArray(0) => Buffer_9_pValidArray_0,
	readyArray(0) => Buffer_9_readyArray_0,
	nReadyArray(0) => Buffer_9_nReadyArray_0,
	validArray(0) => Buffer_9_validArray_0,
	dataOutArray(0) => Buffer_9_dataOutArray_0
);

Buffer_10: entity work.transpFifo(arch) generic map (1,1,1,1,3)
port map (
	clk => Buffer_10_clk,
	rst => Buffer_10_rst,
	dataInArray(0) => Buffer_10_dataInArray_0,
	pValidArray(0) => Buffer_10_pValidArray_0,
	readyArray(0) => Buffer_10_readyArray_0,
	nReadyArray(0) => Buffer_10_nReadyArray_0,
	validArray(0) => Buffer_10_validArray_0,
	dataOutArray(0) => Buffer_10_dataOutArray_0
);

Buffer_14: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_14_clk,
	rst => Buffer_14_rst,
	dataInArray(0) => Buffer_14_dataInArray_0,
	pValidArray(0) => Buffer_14_pValidArray_0,
	readyArray(0) => Buffer_14_readyArray_0,
	nReadyArray(0) => Buffer_14_nReadyArray_0,
	validArray(0) => Buffer_14_validArray_0,
	dataOutArray(0) => Buffer_14_dataOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0
);

phi_n3: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n3_clk,
	rst => phi_n3_rst,
	dataInArray(0) => phi_n3_dataInArray_0,
	pValidArray(0) => phi_n3_pValidArray_0,
	readyArray(0) => phi_n3_readyArray_0,
	nReadyArray(0) => phi_n3_nReadyArray_0,
	validArray(0) => phi_n3_validArray_0,
	dataOutArray(0) => phi_n3_dataOutArray_0
);

phiC_7: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_7_clk,
	rst => phiC_7_rst,
	dataInArray(0) => phiC_7_dataInArray_0,
	pValidArray(0) => phiC_7_pValidArray_0,
	readyArray(0) => phiC_7_readyArray_0,
	nReadyArray(0) => phiC_7_nReadyArray_0,
	validArray(0) => phiC_7_validArray_0,
	dataOutArray(0) => phiC_7_dataOutArray_0
);

MC_V: entity work.MemCont(arch) generic map (32,5,1,1,1)
port map (
	clk => MC_V_clk,
	rst => MC_V_rst,
	io_storeDataOut => V_dout0,
	io_storeAddrOut => V_address0,
	io_storeEnable => MC_V_we0_ce0,
	io_loadDataIn => V_din1,
	io_loadAddrOut => V_address1,
	io_loadEnable => V_ce1,
	io_bbReadyToPrevs(0) => MC_V_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_V_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_V_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_V_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_V_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_V_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_V_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_V_readyArray_3,
	io_wrDataPorts_valid(0) => MC_V_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_V_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_V_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_V_validArray_0,
	io_rdPortsNext_bits(0) => MC_V_dataOutArray_0,
	io_Empty_Valid => MC_V_validArray_1,
	io_Empty_Ready => MC_V_nReadyArray_1

);

MC_M: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_M_clk,
	rst => MC_M_rst,
	io_storeDataOut => M_dout0,
	io_storeAddrOut => M_address0,
	io_storeEnable => MC_M_we0_ce0,
	io_loadDataIn => M_din1,
	io_loadAddrOut => M_address1,
	io_loadEnable => M_ce1,
	io_bbReadyToPrevs(0) => MC_M_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_M_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_M_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_M_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_M_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_M_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_M_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_M_readyArray_3,
	io_wrDataPorts_valid(0) => MC_M_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_M_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_M_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_M_validArray_0,
	io_rdPortsNext_bits(0) => MC_M_dataOutArray_0,
	io_Empty_Valid => MC_M_validArray_1,
	io_Empty_Ready => MC_M_nReadyArray_1

);

MC_Out: entity work.MemCont(arch) generic map (32,5,1,1,1)
port map (
	clk => MC_Out_clk,
	rst => MC_Out_rst,
	io_storeDataOut => Out_dout0,
	io_storeAddrOut => Out_address0,
	io_storeEnable => MC_Out_we0_ce0,
	io_loadDataIn => Out_din1,
	io_loadAddrOut => Out_address1,
	io_loadEnable => Out_ce1,
	io_bbReadyToPrevs(0) => MC_Out_readyArray_0,
	io_bbpValids(0) => MC_Out_pValidArray_0,
	io_bb_stCountArray(0) => MC_Out_dataInArray_0,
	io_rdPortsPrev_ready(0) => MC_Out_readyArray_3,
	io_rdPortsPrev_valid(0) => MC_Out_pValidArray_3,
	io_rdPortsPrev_bits(0) => MC_Out_dataInArray_3,
	io_wrAddrPorts_ready(0) => MC_Out_readyArray_1,
	io_wrAddrPorts_valid(0) => MC_Out_pValidArray_1,
	io_wrAddrPorts_bits(0) => MC_Out_dataInArray_1,
	io_wrDataPorts_ready(0) => MC_Out_readyArray_2,
	io_wrDataPorts_valid(0) => MC_Out_pValidArray_2,
	io_wrDataPorts_bits(0) => MC_Out_dataInArray_2,
	io_rdPortsNext_ready(0) => MC_Out_nReadyArray_1,
	io_rdPortsNext_valid(0) => MC_Out_validArray_1,
	io_rdPortsNext_bits(0) => MC_Out_dataOutArray_1,
	io_Empty_Valid => MC_Out_validArray_0,
	io_Empty_Ready => MC_Out_nReadyArray_0

);

end_0: entity work.end_node(arch) generic map (1,3,1,32,32)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_3,
	eValidArray(0) => end_0_pValidArray_0,
	eValidArray(1) => end_0_pValidArray_1,
	eValidArray(2) => end_0_pValidArray_2,
	pValidArray(0) => end_0_pValidArray_3,
	eReadyArray(0) => end_0_readyArray_0,
	eReadyArray(1) => end_0_readyArray_1,
	eReadyArray(2) => end_0_readyArray_2,
	readyArray(0) => end_0_readyArray_3,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

sink_0: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_0_clk,
	rst => sink_0_rst,
	dataInArray(0) => sink_0_dataInArray_0,
	pValidArray(0) => sink_0_pValidArray_0,
	readyArray(0) => sink_0_readyArray_0
);

sink_1: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

sink_2: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_2_clk,
	rst => sink_2_rst,
	dataInArray(0) => sink_2_dataInArray_0,
	pValidArray(0) => sink_2_pValidArray_0,
	readyArray(0) => sink_2_readyArray_0
);

sink_3: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_3_clk,
	rst => sink_3_rst,
	dataInArray(0) => sink_3_dataInArray_0,
	pValidArray(0) => sink_3_pValidArray_0,
	readyArray(0) => sink_3_readyArray_0
);

sink_4: entity work.sink(arch) generic map (1,0,5,32)
port map (
	clk => sink_4_clk,
	rst => sink_4_rst,
	dataInArray(0) => sink_4_dataInArray_0,
	pValidArray(0) => sink_4_pValidArray_0,
	readyArray(0) => sink_4_readyArray_0
);

sink_5: entity work.sink(arch) generic map (1,0,5,32)
port map (
	clk => sink_5_clk,
	rst => sink_5_rst,
	dataInArray(0) => sink_5_dataInArray_0,
	pValidArray(0) => sink_5_pValidArray_0,
	readyArray(0) => sink_5_readyArray_0
);

sink_6: entity work.sink(arch) generic map (1,0,5,32)
port map (
	clk => sink_6_clk,
	rst => sink_6_rst,
	dataInArray(0) => sink_6_dataInArray_0,
	pValidArray(0) => sink_6_pValidArray_0,
	readyArray(0) => sink_6_readyArray_0
);

sink_7: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_7_clk,
	rst => sink_7_rst,
	dataInArray(0) => sink_7_dataInArray_0,
	pValidArray(0) => sink_7_pValidArray_0,
	readyArray(0) => sink_7_readyArray_0
);

sink_8: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_8_clk,
	rst => sink_8_rst,
	dataInArray(0) => sink_8_dataInArray_0,
	pValidArray(0) => sink_8_pValidArray_0,
	readyArray(0) => sink_8_readyArray_0
);

sink_9: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_9_clk,
	rst => sink_9_rst,
	dataInArray(0) => sink_9_dataInArray_0,
	pValidArray(0) => sink_9_pValidArray_0,
	readyArray(0) => sink_9_readyArray_0
);

end behavioral; 
