// Seed: 2801495030
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_20 = id_12;
  assign module_1.id_2 = 0;
  assign id_10 = id_1;
  assign id_5 = id_19;
  initial begin : LABEL_0
    id_4 = 1 | -1'b0;
    @(-1) disable id_21;
  end
  wire id_22;
  wire id_23;
  assign id_1 = 1 && id_3;
endmodule
module module_1 (
    inout  wor   id_0,
    output tri0  id_1,
    output wand  id_2,
    input  wand  id_3,
    input  uwire id_4
);
  wire id_6;
  xor primCall (id_2, id_6, id_4, id_3, id_0);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
