Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun May  5 16:35:09 2024
| Host         : Suwasthi running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Featured_Nano_Processor_with_7Seg_control_sets_placed.rpt
| Design       : Featured_Nano_Processor_with_7Seg
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            2 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                       Enable Signal                       |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+-------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|  Clk_IBUF_BUFG                            |                                                           | Reset_IBUF                                             |                1 |              2 |
|  Featured_Nano_processor_0/Slow_Clk_0/CLK |                                                           |                                                        |                1 |              4 |
|  Featured_Nano_processor_0/Slow_Clk_0/CLK | Featured_Nano_processor_0/Program_Counter_0/Q_reg[0]_0[0] | ResetController_0/Q_reg[0]                             |                1 |              8 |
|  Clk_IBUF_BUFG                            |                                                           |                                                        |                2 |              8 |
|  Featured_Nano_processor_0/Slow_Clk_0/CLK | Featured_Nano_processor_0/Program_Counter_0/E[0]          | ResetController_0/Q_reg[0]                             |                2 |             12 |
|  Clk_IBUF_BUFG                            |                                                           | Featured_Nano_processor_0/Slow_Clk_0/count[31]_i_1_n_0 |                8 |             62 |
+-------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+------------------+----------------+


