<stg><name>filter2</name>


<trans_list>

<trans id="102" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %input_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="56" op_0_bw="32">
<![CDATA[
entry:5 %sext_ln66 = sext i32 %input_r_read

]]></Node>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry:6 %temp = mul i56 %sext_ln66, i56 9722799

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
entry:14 %filter_state_w2_2_load = load i32 %filter_state_w2_2

]]></Node>
<StgValue><ssdm name="filter_state_w2_2_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="63" op_0_bw="32">
<![CDATA[
entry:15 %sext_ln66_1 = sext i32 %filter_state_w2_2_load

]]></Node>
<StgValue><ssdm name="sext_ln66_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:16 %temp_2 = mul i63 %sext_ln66_1, i63 2137155102

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry:6 %temp = mul i56 %sext_ln66, i56 9722799

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="25" op_0_bw="25" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %x_1 = partselect i25 @_ssdm_op_PartSelect.i25.i56.i32.i32, i56 %temp, i32 31, i32 55

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:9 %filter_state_w1_2_load = load i32 %filter_state_w1_2

]]></Node>
<StgValue><ssdm name="filter_state_w1_2_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
entry:10 %shl_ln = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %filter_state_w1_2_load, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:11 %temp_1 = sub i63 0, i63 %shl_ln

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_1, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:16 %temp_2 = mul i63 %sext_ln66_1, i63 2137155102

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %trunc_ln67_1 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_2, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln67_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:27 %store_ln86 = store i32 %filter_state_w1_2_load, i32 %filter_state_w2_2

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="25">
<![CDATA[
entry:8 %sext_ln67 = sext i25 %x_1

]]></Node>
<StgValue><ssdm name="sext_ln67"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %sub_ln81 = sub i32 %sext_ln67, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sub_ln81"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %w = sub i32 %sub_ln81, i32 %trunc_ln67_1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:28 %store_ln87 = store i32 %w, i32 %filter_state_w1_2

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="63" op_0_bw="32">
<![CDATA[
entry:19 %sext_ln66_2 = sext i32 %w

]]></Node>
<StgValue><ssdm name="sext_ln66_2"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
entry:20 %shl_ln66_1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %w, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln66_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:21 %temp_3 = sub i63 %shl_ln66_1, i63 %sext_ln66_2

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:22 %trunc_ln67_2 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_3, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln67_2"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
entry:23 %shl_ln66_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %filter_state_w2_2_load, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln66_2"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:24 %temp_4 = sub i63 0, i63 %shl_ln66_2

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %trunc_ln67_3 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_4, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln67_3"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %y = add i32 %trunc_ln67_2, i32 %trunc_ln67_3

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="56" op_0_bw="32">
<![CDATA[
entry:29 %sext_ln66_3 = sext i32 %y

]]></Node>
<StgValue><ssdm name="sext_ln66_3"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry:30 %temp_5 = mul i56 %sext_ln66_3, i56 9722799

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
entry:38 %filter_state_w2_1_load = load i32 %filter_state_w2_1

]]></Node>
<StgValue><ssdm name="filter_state_w2_1_load"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="63" op_0_bw="32">
<![CDATA[
entry:39 %sext_ln66_4 = sext i32 %filter_state_w2_1_load

]]></Node>
<StgValue><ssdm name="sext_ln66_4"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:40 %temp_7 = mul i63 %sext_ln66_4, i63 2138366919

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry:30 %temp_5 = mul i56 %sext_ln66_3, i56 9722799

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %x_3 = partselect i25 @_ssdm_op_PartSelect.i25.i56.i32.i32, i56 %temp_5, i32 31, i32 55

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
entry:33 %filter_state_w1_1_load = load i32 %filter_state_w1_1

]]></Node>
<StgValue><ssdm name="filter_state_w1_1_load"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
entry:34 %shl_ln66_3 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %filter_state_w1_1_load, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln66_3"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:35 %temp_6 = sub i63 0, i63 %shl_ln66_3

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:36 %trunc_ln67_5 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_6, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln67_5"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:40 %temp_7 = mul i63 %sext_ln66_4, i63 2138366919

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:41 %trunc_ln67_6 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_7, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln67_6"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:51 %store_ln86 = store i32 %filter_state_w1_1_load, i32 %filter_state_w2_1

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="25">
<![CDATA[
entry:32 %sext_ln67_1 = sext i25 %x_3

]]></Node>
<StgValue><ssdm name="sext_ln67_1"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37 %sub_ln81_1 = sub i32 %sext_ln67_1, i32 %trunc_ln67_5

]]></Node>
<StgValue><ssdm name="sub_ln81_1"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42 %w_1 = sub i32 %sub_ln81_1, i32 %trunc_ln67_6

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:52 %store_ln87 = store i32 %w_1, i32 %filter_state_w1_1

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="63" op_0_bw="32">
<![CDATA[
entry:43 %sext_ln66_5 = sext i32 %w_1

]]></Node>
<StgValue><ssdm name="sext_ln66_5"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
entry:44 %shl_ln66_4 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %w_1, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln66_4"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:45 %temp_8 = sub i63 %shl_ln66_4, i63 %sext_ln66_5

]]></Node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %trunc_ln67_7 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_8, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln67_7"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
entry:47 %shl_ln66_5 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %filter_state_w2_1_load, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln66_5"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:48 %temp_9 = sub i63 0, i63 %shl_ln66_5

]]></Node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:49 %trunc_ln67_8 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_9, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln67_8"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %y_1 = add i32 %trunc_ln67_7, i32 %trunc_ln67_8

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="56" op_0_bw="32">
<![CDATA[
entry:53 %sext_ln66_6 = sext i32 %y_1

]]></Node>
<StgValue><ssdm name="sext_ln66_6"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry:54 %temp_10 = mul i56 %sext_ln66_6, i56 9700913

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
entry:62 %filter_state_w2_load = load i32 %filter_state_w2

]]></Node>
<StgValue><ssdm name="filter_state_w2_load"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="63" op_0_bw="32">
<![CDATA[
entry:63 %sext_ln66_7 = sext i32 %filter_state_w2_load

]]></Node>
<StgValue><ssdm name="sext_ln66_7"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:64 %temp_12 = mul i63 %sext_ln66_7, i63 2128081823

]]></Node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="72" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry:54 %temp_10 = mul i56 %sext_ln66_6, i56 9700913

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="25" op_0_bw="25" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:55 %x_5 = partselect i25 @_ssdm_op_PartSelect.i25.i56.i32.i32, i56 %temp_10, i32 31, i32 55

]]></Node>
<StgValue><ssdm name="x_5"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
entry:57 %filter_state_w1_load = load i32 %filter_state_w1

]]></Node>
<StgValue><ssdm name="filter_state_w1_load"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
entry:58 %shl_ln66_6 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %filter_state_w1_load, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln66_6"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:59 %temp_11 = sub i63 0, i63 %shl_ln66_6

]]></Node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:60 %trunc_ln67_s = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_11, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln67_s"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:64 %temp_12 = mul i63 %sext_ln66_7, i63 2128081823

]]></Node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:65 %trunc_ln67_4 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_12, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln67_4"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:75 %store_ln86 = store i32 %filter_state_w1_load, i32 %filter_state_w2

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="25">
<![CDATA[
entry:56 %sext_ln67_2 = sext i25 %x_5

]]></Node>
<StgValue><ssdm name="sext_ln67_2"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61 %sub_ln81_2 = sub i32 %sext_ln67_2, i32 %trunc_ln67_s

]]></Node>
<StgValue><ssdm name="sub_ln81_2"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66 %w_2 = sub i32 %sub_ln81_2, i32 %trunc_ln67_4

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:76 %store_ln87 = store i32 %w_2, i32 %filter_state_w1

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="63" op_0_bw="32">
<![CDATA[
entry:67 %sext_ln66_8 = sext i32 %w_2

]]></Node>
<StgValue><ssdm name="sext_ln66_8"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
entry:68 %shl_ln66_7 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %w_2, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln66_7"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:69 %temp_13 = sub i63 %shl_ln66_7, i63 %sext_ln66_8

]]></Node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:70 %trunc_ln67_9 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_13, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln67_9"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
entry:71 %shl_ln66_8 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %filter_state_w2_load, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln66_8"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:72 %temp_14 = sub i63 0, i63 %shl_ln66_8

]]></Node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:73 %trunc_ln67_10 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_14, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln67_10"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:74 %y_2 = add i32 %trunc_ln67_9, i32 %trunc_ln67_10

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln92 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln92"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="63" op_0_bw="32">
<![CDATA[
entry:77 %sext_ln66_9 = sext i32 %y_2

]]></Node>
<StgValue><ssdm name="sext_ln66_9"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
entry:78 %shl_ln66_9 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %y_2, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln66_9"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:79 %temp_15 = sub i63 %shl_ln66_9, i63 %sext_ln66_9

]]></Node>
<StgValue><ssdm name="temp_15"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:80 %x = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %temp_15, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32">
<![CDATA[
entry:81 %ret_ln116 = ret i32 %x

]]></Node>
<StgValue><ssdm name="ret_ln116"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
