
VirtualMemory physical capacity: 8589934592 num_ppages: 2097152
VirtualMemory page size: 4096 log2_page_size: 12
VirtualMemory initalizing ppage free list ... done
VirtualMemory shuffling ppage free list ... done

 (TOTAL 523355 bits 511 Kbits) 
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/isaachywong/champsim-pt/ipc1_public/server_002.champsimtrace.xz
CPU 0 Tage branch predictor
CPU 0 L1I FDIP
Basic BTB sets: 2048 ways: 4 indirect buffer size: 4096 RAS size: 32
Heartbeat CPU 0 instructions: 10000003 cycles: 2291188 heartbeat IPC: 4.36455 cumulative IPC: 4.36455 (Simulation time: 0 hr 4 min 36 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 4589449 heartbeat IPC: 4.35112 cumulative IPC: 4.35782 (Simulation time: 0 hr 9 min 15 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 6866904 heartbeat IPC: 4.39087 cumulative IPC: 4.36878 (Simulation time: 0 hr 13 min 35 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 9145974 heartbeat IPC: 4.38775 cumulative IPC: 4.37351 (Simulation time: 0 hr 17 min 57 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 11425017 heartbeat IPC: 4.38781 cumulative IPC: 4.37636 (Simulation time: 0 hr 22 min 19 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 11425017 (Simulation time: 0 hr 22 min 19 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 18663389 heartbeat IPC: 1.38153 cumulative IPC: 1.38153 (Simulation time: 0 hr 34 min 16 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 25904435 heartbeat IPC: 1.38102 cumulative IPC: 1.38127 (Simulation time: 0 hr 46 min 13 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 33145544 heartbeat IPC: 1.381 cumulative IPC: 1.38118 (Simulation time: 0 hr 58 min 9 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 40386281 heartbeat IPC: 1.38108 cumulative IPC: 1.38116 (Simulation time: 1 hr 10 min 6 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 47627419 heartbeat IPC: 1.381 cumulative IPC: 1.38112 (Simulation time: 1 hr 22 min 4 sec) 
Finished CPU 0 instructions: 50000001 cycles: 36202402 cumulative IPC: 1.38112 (Simulation time: 1 hr 22 min 4 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.38112 instructions: 50000001 cycles: 36202402
L1D TOTAL     ACCESS:   14901915  HIT:   14901531  MISS:        384
L1D LOAD      ACCESS:    6413079  HIT:    6412760  MISS:        319
L1D RFO       ACCESS:    8488836  HIT:    8488771  MISS:         65
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D AVERAGE MISS LATENCY: 40.7448 cycles
L1I TOTAL     ACCESS:   36701378  HIT:   36024253  MISS:     677125
L1I LOAD      ACCESS:    6684520  HIT:    6322447  MISS:     362073
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   30016858  HIT:   29701806  MISS:     315052
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   37169010  ISSUED:   37169010  USEFUL:     308258  USELESS:       6791
L1I AVERAGE MISS LATENCY: 9.94074 cycles
L2C TOTAL     ACCESS:     677695  HIT:     677554  MISS:        141
L2C LOAD      ACCESS:     293714  HIT:     293618  MISS:         96
L2C RFO       ACCESS:         65  HIT:         58  MISS:          7
L2C PREFETCH  ACCESS:     383730  HIT:     383695  MISS:         35
L2C WRITEBACK ACCESS:        186  HIT:        183  MISS:          3
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        105  USELESS:          8
L2C AVERAGE MISS LATENCY: 108.291 cycles
LLC TOTAL     ACCESS:        184  HIT:        105  MISS:         79
LLC LOAD      ACCESS:         96  HIT:         34  MISS:         62
LLC RFO       ACCESS:          7  HIT:          4  MISS:          3
LLC PREFETCH  ACCESS:         35  HIT:         22  MISS:         13
LLC WRITEBACK ACCESS:         46  HIT:         45  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          8  USELESS:          5
LLC AVERAGE MISS LATENCY: 158.342 cycles
CPU 0 L1I FDIP final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          7  ROW_BUFFER_MISS:         71
 DBUS_CONGESTED:         37
 WQ ROW_BUFFER_HIT:          4  ROW_BUFFER_MISS:         50  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.973% MPKI: 0.04542 Average ROB Occupancy at Mispredict: 344.413
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04532
BRANCH_DIRECT_CALL: 4e-05
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 2e-05

