Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 50b6c1378ac6443f91e896b2a9b8022b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_delay_line_behav xil_defaultlib.tb_delay_line xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stimulate(N=3)
Compiling module xil_defaultlib.delay(N=3)
Compiling module xil_defaultlib.delay_line(N=3,DELAY=4)
Compiling module xil_defaultlib.tb_delay_line
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_delay_line_behav
