// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

module cptra_pm_reg (
        input wire clk,
        input wire rst,

        input wire s_cpuif_req,
        input wire s_cpuif_req_is_wr,
        input wire [2:0] s_cpuif_addr,
        input wire [31:0] s_cpuif_wr_data,
        input wire [31:0] s_cpuif_wr_biten,
        output wire s_cpuif_req_stall_wr,
        output wire s_cpuif_req_stall_rd,
        output wire s_cpuif_rd_ack,
        output wire s_cpuif_rd_err,
        output wire [31:0] s_cpuif_rd_data,
        output wire s_cpuif_wr_ack,
        output wire s_cpuif_wr_err,

        input cptra_pm_reg_pkg::cptra_pm_reg__in_t hwif_in,
        output cptra_pm_reg_pkg::cptra_pm_reg__out_t hwif_out
    );

    //--------------------------------------------------------------------------
    // CPU Bus interface logic
    //--------------------------------------------------------------------------
    logic cpuif_req;
    logic cpuif_req_is_wr;
    logic [2:0] cpuif_addr;
    logic [31:0] cpuif_wr_data;
    logic [31:0] cpuif_wr_biten;
    logic cpuif_req_stall_wr;
    logic cpuif_req_stall_rd;

    logic cpuif_rd_ack;
    logic cpuif_rd_err;
    logic [31:0] cpuif_rd_data;

    logic cpuif_wr_ack;
    logic cpuif_wr_err;

    assign cpuif_req = s_cpuif_req;
    assign cpuif_req_is_wr = s_cpuif_req_is_wr;
    assign cpuif_addr = s_cpuif_addr;
    assign cpuif_wr_data = s_cpuif_wr_data;
    assign cpuif_wr_biten = s_cpuif_wr_biten;
    assign s_cpuif_req_stall_wr = cpuif_req_stall_wr;
    assign s_cpuif_req_stall_rd = cpuif_req_stall_rd;
    assign s_cpuif_rd_ack = cpuif_rd_ack;
    assign s_cpuif_rd_err = cpuif_rd_err;
    assign s_cpuif_rd_data = cpuif_rd_data;
    assign s_cpuif_wr_ack = cpuif_wr_ack;
    assign s_cpuif_wr_err = cpuif_wr_err;

    logic cpuif_req_masked;

    // Read & write latencies are balanced. Stalls not required
    assign cpuif_req_stall_rd = '0;
    assign cpuif_req_stall_wr = '0;
    assign cpuif_req_masked = cpuif_req
                            & !(!cpuif_req_is_wr & cpuif_req_stall_rd)
                            & !(cpuif_req_is_wr & cpuif_req_stall_wr);

    //--------------------------------------------------------------------------
    // Address Decode
    //--------------------------------------------------------------------------
    typedef struct packed{
        logic aes_pm_ctrl;
    } decoded_reg_strb_t;
    decoded_reg_strb_t decoded_reg_strb;
    logic decoded_req;
    logic decoded_req_is_wr;
    logic [31:0] decoded_wr_data;
    logic [31:0] decoded_wr_biten;

    always_comb begin
        decoded_reg_strb.aes_pm_ctrl = cpuif_req_masked & (cpuif_addr == 3'h0);
    end

    // Pass down signals to next stage
    assign decoded_req = cpuif_req_masked;
    assign decoded_req_is_wr = cpuif_req_is_wr;
    assign decoded_wr_data = cpuif_wr_data;
    assign decoded_wr_biten = cpuif_wr_biten;

    //--------------------------------------------------------------------------
    // Field logic
    //--------------------------------------------------------------------------
    typedef struct packed{
        struct packed{
            struct packed{
                logic next;
                logic load_next;
            } clk_off;
            struct packed{
                logic next;
                logic load_next;
            } dyn_cg_en;
        } aes_pm_ctrl;
    } field_combo_t;
    field_combo_t field_combo;

    typedef struct packed{
        struct packed{
            struct packed{
                logic value;
            } clk_off;
            struct packed{
                logic value;
            } dyn_cg_en;
        } aes_pm_ctrl;
    } field_storage_t;
    field_storage_t field_storage;

    // Field: cptra_pm_reg.aes_pm_ctrl.clk_off
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.aes_pm_ctrl.clk_off.value;
        load_next_c = '0;
        if(decoded_reg_strb.aes_pm_ctrl && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.aes_pm_ctrl.clk_off.value & ~decoded_wr_biten[0:0]) | (decoded_wr_data[0:0] & decoded_wr_biten[0:0]);
            load_next_c = '1;
        end
        field_combo.aes_pm_ctrl.clk_off.next = next_c;
        field_combo.aes_pm_ctrl.clk_off.load_next = load_next_c;
    end
    always_ff @(posedge clk or negedge hwif_in.cptra_rst_b) begin
        if(~hwif_in.cptra_rst_b) begin
            field_storage.aes_pm_ctrl.clk_off.value <= 1'h0;
        end else if(field_combo.aes_pm_ctrl.clk_off.load_next) begin
            field_storage.aes_pm_ctrl.clk_off.value <= field_combo.aes_pm_ctrl.clk_off.next;
        end
    end
    assign hwif_out.aes_pm_ctrl.clk_off.value = field_storage.aes_pm_ctrl.clk_off.value;
    // Field: cptra_pm_reg.aes_pm_ctrl.dyn_cg_en
    always_comb begin
        automatic logic [0:0] next_c;
        automatic logic load_next_c;
        next_c = field_storage.aes_pm_ctrl.dyn_cg_en.value;
        load_next_c = '0;
        if(decoded_reg_strb.aes_pm_ctrl && decoded_req_is_wr) begin // SW write
            next_c = (field_storage.aes_pm_ctrl.dyn_cg_en.value & ~decoded_wr_biten[1:1]) | (decoded_wr_data[1:1] & decoded_wr_biten[1:1]);
            load_next_c = '1;
        end
        field_combo.aes_pm_ctrl.dyn_cg_en.next = next_c;
        field_combo.aes_pm_ctrl.dyn_cg_en.load_next = load_next_c;
    end
    always_ff @(posedge clk or negedge hwif_in.cptra_rst_b) begin
        if(~hwif_in.cptra_rst_b) begin
            field_storage.aes_pm_ctrl.dyn_cg_en.value <= 1'h0;
        end else if(field_combo.aes_pm_ctrl.dyn_cg_en.load_next) begin
            field_storage.aes_pm_ctrl.dyn_cg_en.value <= field_combo.aes_pm_ctrl.dyn_cg_en.next;
        end
    end
    assign hwif_out.aes_pm_ctrl.dyn_cg_en.value = field_storage.aes_pm_ctrl.dyn_cg_en.value;

    //--------------------------------------------------------------------------
    // Write response
    //--------------------------------------------------------------------------
    assign cpuif_wr_ack = decoded_req & decoded_req_is_wr;
    // Writes are always granted with no error response
    assign cpuif_wr_err = '0;

    //--------------------------------------------------------------------------
    // Readback
    //--------------------------------------------------------------------------

    logic readback_err;
    logic readback_done;
    logic [31:0] readback_data;

    // Assign readback values to a flattened array
    logic [1-1:0][31:0] readback_array;
    assign readback_array[0][0:0] = (decoded_reg_strb.aes_pm_ctrl && !decoded_req_is_wr) ? field_storage.aes_pm_ctrl.clk_off.value : '0;
    assign readback_array[0][1:1] = (decoded_reg_strb.aes_pm_ctrl && !decoded_req_is_wr) ? field_storage.aes_pm_ctrl.dyn_cg_en.value : '0;
    assign readback_array[0][31:2] = '0;

    // Reduce the array
    always_comb begin
        automatic logic [31:0] readback_data_var;
        readback_done = decoded_req & ~decoded_req_is_wr;
        readback_err = '0;
        readback_data_var = '0;
        for(int i=0; i<1; i++) readback_data_var |= readback_array[i];
        readback_data = readback_data_var;
    end

    assign cpuif_rd_ack = readback_done;
    assign cpuif_rd_data = readback_data;
    assign cpuif_rd_err = readback_err;

`CALIPTRA_ASSERT_KNOWN(ERR_HWIF_IN, hwif_in, clk, !hwif_in.cptra_rst_b)

endmodule
