// Seed: 1574333841
module module_0 (
    input wire id_0,
    output wand id_1,
    input supply1 id_2,
    output uwire id_3
);
  assign module_2.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd97
) (
    input tri0 _id_0,
    input tri1 id_1,
    output tri0 id_2,
    input wire id_3,
    output supply0 id_4
);
  wire id_6;
  ;
  wire [~  id_0 : 1] id_7;
  assign id_4 = id_0 == -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_4 = 32'd90
) (
    input tri0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input uwire _id_4
    , id_7,
    output tri0 id_5
);
  wire [-1 'h0 : id_4  &  1] id_8;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_2
  );
  wire  [1 : id_4] id_9;
  logic [  -1 : 1] id_10;
  ;
  assign id_2 = -1'b0;
endmodule
