# SPI-Slave-Design-and-Verification
Design and verification of SPI Slave communication protocol using Verilog and SystemVerilog
