{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621504564775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621504564776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 15:26:04 2021 " "Processing started: Thu May 20 15:26:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621504564776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621504564776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_8085_multi -c processor_8085_multi " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_8085_multi -c processor_8085_multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621504564776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621504565029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621504565029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF1.v 1 1 " "Found 1 design units, including 1 entities, in source file RF1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF1 " "Found entity 1: RF1" {  } { { "RF1.v" "" { Text "/home/alex/verilog_codes/processor_8085_multi/RF1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621504578182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621504578182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag.v 1 1 " "Found 1 design units, including 1 entities, in source file flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag " "Found entity 1: flag" {  } { { "flag.v" "" { Text "/home/alex/verilog_codes/processor_8085_multi/flag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621504578183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621504578183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_8085.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_8085.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_8085 " "Found entity 1: ALU_8085" {  } { { "ALU_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_multi/ALU_8085.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621504578183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621504578183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.v 1 1 " "Found 1 design units, including 1 entities, in source file temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp " "Found entity 1: temp" {  } { { "temp.v" "" { Text "/home/alex/verilog_codes/processor_8085_multi/temp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621504578184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621504578184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "/home/alex/verilog_codes/processor_8085_multi/ir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621504578184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621504578184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ACC Acc processor_8085_multi.v(5) " "Verilog HDL Declaration information at processor_8085_multi.v(5): object \"ACC\" differs only in case from object \"Acc\" in the same scope" {  } { { "processor_8085_multi.v" "" { Text "/home/alex/verilog_codes/processor_8085_multi/processor_8085_multi.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621504578185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_8085_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_8085_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_8085_multi " "Found entity 1: processor_8085_multi" {  } { { "processor_8085_multi.v" "" { Text "/home/alex/verilog_codes/processor_8085_multi/processor_8085_multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621504578186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621504578186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_8085_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control_8085_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control_8085_multi " "Found entity 1: alu_control_8085_multi" {  } { { "alu_control_8085_multi.v" "" { Text "/home/alex/verilog_codes/processor_8085_multi/alu_control_8085_multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621504578186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621504578186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_8085_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_8085_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_8085_multi " "Found entity 1: controller_8085_multi" {  } { { "controller_8085_multi.v" "" { Text "/home/alex/verilog_codes/processor_8085_multi/controller_8085_multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621504578189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621504578189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM_8085_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file MEM_8085_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_8085_multi " "Found entity 1: MEM_8085_multi" {  } { { "MEM_8085_multi.v" "" { Text "/home/alex/verilog_codes/processor_8085_multi/MEM_8085_multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621504578189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621504578189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_testbench_multi_8085.v 1 1 " "Found 1 design units, including 1 entities, in source file generic_testbench_multi_8085.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_testbench_multi_8085 " "Found entity 1: generic_testbench_multi_8085" {  } { { "generic_testbench_multi_8085.v" "" { Text "/home/alex/verilog_codes/processor_8085_multi/generic_testbench_multi_8085.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621504578190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621504578190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_8085_multi " "Elaborating entity \"processor_8085_multi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621504578263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_8085_multi MEM_8085_multi:mem1 " "Elaborating entity \"MEM_8085_multi\" for hierarchy \"MEM_8085_multi:mem1\"" {  } { { "processor_8085_multi.v" "mem1" { Text "/home/alex/verilog_codes/processor_8085_multi/processor_8085_multi.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621504578266 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "13 0 255 MEM_8085_multi.v(16) " "Verilog HDL warning at MEM_8085_multi.v(16): number of words (13) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "MEM_8085_multi.v" "" { Text "/home/alex/verilog_codes/processor_8085_multi/MEM_8085_multi.v" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1621504578281 "|processor_8085_multi|MEM_8085_multi:mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MEM_8085_multi.v(18) " "Verilog HDL assignment warning at MEM_8085_multi.v(18): truncated value with size 32 to match size of target (16)" {  } { { "MEM_8085_multi.v" "" { Text "/home/alex/verilog_codes/processor_8085_multi/MEM_8085_multi.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621504578281 "|processor_8085_multi|MEM_8085_multi:mem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF1 RF1:rf1_1 " "Elaborating entity \"RF1\" for hierarchy \"RF1:rf1_1\"" {  } { { "processor_8085_multi.v" "rf1_1" { Text "/home/alex/verilog_codes/processor_8085_multi/processor_8085_multi.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621504578306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag flag:cy2 " "Elaborating entity \"flag\" for hierarchy \"flag:cy2\"" {  } { { "processor_8085_multi.v" "cy2" { Text "/home/alex/verilog_codes/processor_8085_multi/processor_8085_multi.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621504578307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_8085 ALU_8085:alu1 " "Elaborating entity \"ALU_8085\" for hierarchy \"ALU_8085:alu1\"" {  } { { "processor_8085_multi.v" "alu1" { Text "/home/alex/verilog_codes/processor_8085_multi/processor_8085_multi.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621504578308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp temp:T1 " "Elaborating entity \"temp\" for hierarchy \"temp:T1\"" {  } { { "processor_8085_multi.v" "T1" { Text "/home/alex/verilog_codes/processor_8085_multi/processor_8085_multi.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621504578309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:IR " "Elaborating entity \"ir\" for hierarchy \"ir:IR\"" {  } { { "processor_8085_multi.v" "IR" { Text "/home/alex/verilog_codes/processor_8085_multi/processor_8085_multi.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621504578310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control_8085_multi alu_control_8085_multi:ac1 " "Elaborating entity \"alu_control_8085_multi\" for hierarchy \"alu_control_8085_multi:ac1\"" {  } { { "processor_8085_multi.v" "ac1" { Text "/home/alex/verilog_codes/processor_8085_multi/processor_8085_multi.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621504578311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_8085_multi controller_8085_multi:contr " "Elaborating entity \"controller_8085_multi\" for hierarchy \"controller_8085_multi:contr\"" {  } { { "processor_8085_multi.v" "contr" { Text "/home/alex/verilog_codes/processor_8085_multi/processor_8085_multi.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621504578312 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RF1:rf1_1\|reg_file " "RAM logic \"RF1:rf1_1\|reg_file\" is uninferred due to inappropriate RAM size" {  } { { "RF1.v" "reg_file" { Text "/home/alex/verilog_codes/processor_8085_multi/RF1.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1621504578664 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MEM_8085_multi:mem1\|mem_reg " "RAM logic \"MEM_8085_multi:mem1\|mem_reg\" is uninferred due to asynchronous read logic" {  } { { "MEM_8085_multi.v" "mem_reg" { Text "/home/alex/verilog_codes/processor_8085_multi/MEM_8085_multi.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1621504578664 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1621504578664 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/alex/verilog_codes/processor_8085_multi/db/processor_8085_multi.ram0_RF1_1512b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/alex/verilog_codes/processor_8085_multi/db/processor_8085_multi.ram0_RF1_1512b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1621504578822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621504582112 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621504586565 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621504587048 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621504587048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4598 " "Implemented 4598 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621504587552 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621504587552 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4586 " "Implemented 4586 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621504587552 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621504587552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1016 " "Peak virtual memory: 1016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621504587569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 15:26:27 2021 " "Processing ended: Thu May 20 15:26:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621504587569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621504587569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621504587569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621504587569 ""}
