/*
 * ISA extension emulation via branch islands.
 *
 * Emulates instructions from ARMv8.1+ and ARMv8.2+ ISA extensions
 * that Apple Silicon uses but ARMv8.0 cores (Cortex-A35/A53/A55) lack.
 *
 * Supported instruction families:
 *   LSE atomics (ARMv8.1): LDADD, LDCLR, LDEOR, LDSET, SWP, CAS,
 *     LDSMAX, LDSMIN, LDUMAX, LDUMIN (and ST variants when Rt=XZR)
 *   SHA3 (ARMv8.2): BCAX
 */

#include "isa_emul.h"
#include <stdio.h>

/* ARM64 instruction encoding helpers */

/* B (unconditional branch): offset in words, ±128MB */
static inline uint32_t enc_b(int32_t word_offset)
{
	return 0x14000000 | (word_offset & 0x03FFFFFF);
}

/* CBNZ Wt, offset (offset in words from this instruction) */
static inline uint32_t enc_cbnz_w(int rt, int32_t word_offset)
{
	return 0x35000000 | ((word_offset & 0x7FFFF) << 5) | rt;
}

/* STR Xt, [SP, #-16]! (pre-index, save to stack) */
static inline uint32_t enc_str_pre(int rt)
{
	return 0xF81F0FE0 | rt;  /* str Xt, [sp, #-16]! */
}

/* LDR Xt, [SP], #16 (post-index, restore from stack) */
static inline uint32_t enc_ldr_post(int rt)
{
	return 0xF84107E0 | rt;  /* ldr Xt, [sp], #16 */
}

/* MRS Xt, NZCV */
static inline uint32_t enc_mrs_nzcv(int rt)
{
	return 0xD53B4200 | rt;
}

/* MSR NZCV, Xt */
static inline uint32_t enc_msr_nzcv(int rt)
{
	return 0xD51B4200 | rt;
}

/* LDXR / LDAXR — load exclusive (32 or 64 bit)
 * size: 2=32bit, 3=64bit
 * acquire: 1=LDAXR, 0=LDXR */
static inline uint32_t enc_ldxr(int size, int acquire, int rt, int rn)
{
	uint32_t base = 0x08407C00;  /* LDXR */
	if (acquire) base |= (1 << 15);  /* LDAXR */
	return base | ((uint32_t)size << 30) | (rn << 5) | rt;
}

/* LDXRB / LDAXRB — load exclusive byte */
static inline uint32_t enc_ldxrb(int acquire, int rt, int rn)
{
	return enc_ldxr(0, acquire, rt, rn);
}

/* LDXRH / LDAXRH — load exclusive halfword */
static inline uint32_t enc_ldxrh(int acquire, int rt, int rn)
{
	return enc_ldxr(1, acquire, rt, rn);
}

/* STXR / STLXR — store exclusive
 * size: 0=byte, 1=half, 2=word, 3=dword
 * release: 1=STLXR, 0=STXR
 * rs: status register (W-size) */
static inline uint32_t enc_stxr(int size, int release, int rs, int rt, int rn)
{
	uint32_t base = 0x08007C00;  /* STXR */
	if (release) base |= (1 << 15);  /* STLXR */
	return base | ((uint32_t)size << 30) | (rs << 16) | (rn << 5) | rt;
}

/* ADD Xd, Xn, Xm (64-bit) or ADD Wd, Wn, Wm (32-bit) */
static inline uint32_t enc_add(int is64, int rd, int rn, int rm)
{
	return (is64 ? 0x8B000000u : 0x0B000000u) | (rm << 16) | (rn << 5) | rd;
}

/* BIC Xd, Xn, Xm (AND-NOT) */
static inline uint32_t enc_bic(int is64, int rd, int rn, int rm)
{
	return (is64 ? 0x8A200000u : 0x0A200000u) | (rm << 16) | (rn << 5) | rd;
}

/* EOR Xd, Xn, Xm */
static inline uint32_t enc_eor(int is64, int rd, int rn, int rm)
{
	return (is64 ? 0xCA000000u : 0x4A000000u) | (rm << 16) | (rn << 5) | rd;
}

/* ORR Xd, Xn, Xm */
static inline uint32_t enc_orr(int is64, int rd, int rn, int rm)
{
	return (is64 ? 0xAA000000u : 0x2A000000u) | (rm << 16) | (rn << 5) | rd;
}

/* CMP Xn, Xm (SUBS XZR, Xn, Xm) */
static inline uint32_t enc_cmp(int is64, int rn, int rm)
{
	return (is64 ? 0xEB000000u : 0x6B000000u) | (rm << 16) | (rn << 5) | 31;
}

/* CSEL Xd, Xn, Xm, cond */
static inline uint32_t enc_csel(int is64, int rd, int rn, int rm, int cond)
{
	return (is64 ? 0x9A800000u : 0x1A800000u) | (rm << 16) | (cond << 12) | (rn << 5) | rd;
}

/* MOV Xd, Xn (ORR Xd, XZR, Xn) */
static inline uint32_t enc_mov(int is64, int rd, int rn)
{
	return enc_orr(is64, rd, 31, rn);
}

/* SXTB Wd, Wn (sign-extend byte to 32 bits): SBFM Wd, Wn, #0, #7 */
static inline uint32_t enc_sxtb(int rd, int rn)
{
	return 0x13001C00 | (rn << 5) | rd;
}

/* SXTH Wd, Wn (sign-extend halfword to 32 bits): SBFM Wd, Wn, #0, #15 */
static inline uint32_t enc_sxth(int rd, int rn)
{
	return 0x13003C00 | (rn << 5) | rd;
}

/* Condition codes for CSEL */
#define COND_GT 0xC  /* signed greater than */
#define COND_LT 0xB  /* signed less than */
#define COND_HI 0x8  /* unsigned higher */
#define COND_LO 0x3  /* unsigned lower (carry clear) */
#define COND_EQ 0x0  /* equal */
#define COND_NE 0x1  /* not equal */

/* Pick a scratch register that doesn't conflict with the given mask. */
static int pick_scratch(uint32_t exclude_mask)
{
	for (int r = 16; r >= 9; r--) {
		if (!(exclude_mask & (1U << r)))
			return r;
	}
	for (int r = 17; r <= 28; r++) {
		if (!(exclude_mask & (1U << r)))
			return r;
	}
	return 8;  /* fallback */
}

/* LSE instruction classification */
enum lse_op {
	LSE_LDADD, LSE_LDCLR, LSE_LDEOR, LSE_LDSET,
	LSE_LDSMAX, LSE_LDSMIN, LSE_LDUMAX, LSE_LDUMIN,
	LSE_SWP, LSE_CAS, LSE_NONE
};

struct lse_decoded {
	enum lse_op op;
	int size;      /* 0=byte, 1=half, 2=word, 3=dword */
	int acquire;   /* A bit */
	int release;   /* L/R bit */
	int rs;        /* source/status register */
	int rt;        /* destination register */
	int rn;        /* base address register */
};

static int decode_lse(uint32_t instr, struct lse_decoded *d)
{
	/* LDADD/LDCLR/LDEOR/LDSET/LDSMAX/LDSMIN/LDUMAX/LDUMIN/SWP:
	 * size[31:30] 111000 A[23] R[22] 1 Rs[20:16] o3[15] opc[14:12] 00 Rn[9:5] Rt[4:0] */
	if ((instr & 0x3F200C00) == 0x38200000) {
		d->size = (instr >> 30) & 3;
		d->acquire = (instr >> 23) & 1;
		d->release = (instr >> 22) & 1;
		d->rs = (instr >> 16) & 0x1F;
		d->rn = (instr >> 5) & 0x1F;
		d->rt = instr & 0x1F;
		int o3 = (instr >> 15) & 1;
		int opc = (instr >> 12) & 7;
		if (o3 == 1) {
			d->op = LSE_SWP;
		} else {
			switch (opc) {
			case 0: d->op = LSE_LDADD; break;
			case 1: d->op = LSE_LDCLR; break;
			case 2: d->op = LSE_LDEOR; break;
			case 3: d->op = LSE_LDSET; break;
			case 4: d->op = LSE_LDSMAX; break;
			case 5: d->op = LSE_LDSMIN; break;
			case 6: d->op = LSE_LDUMAX; break;
			case 7: d->op = LSE_LDUMIN; break;
			}
		}
		return 1;
	}

	/* CAS/CASA/CASL/CASAL:
	 * size[31:30] 001000 1 A[23] 1 Rs[20:16] o0[15] 11111 Rn[9:5] Rt[4:0] */
	if ((instr & 0x3FA07C00) == 0x08A07C00) {
		d->size = (instr >> 30) & 3;
		d->acquire = (instr >> 23) & 1;
		d->release = (instr >> 15) & 1;  /* o0 bit for CAS */
		d->rs = (instr >> 16) & 0x1F;
		d->rn = (instr >> 5) & 0x1F;
		d->rt = instr & 0x1F;
		d->op = LSE_CAS;
		return 1;
	}

	d->op = LSE_NONE;
	return 0;
}

/* Generate island code for an LSE instruction.
 * Returns number of uint32_t words written to island. */
static int emit_island(struct lse_decoded *d, uint32_t *island,
                       uint32_t *orig_addr)
{
	int n = 0;
	/* For ALU ops: size 3 (dword) uses X registers, else W */
	int is_x = (d->size == 3);

	if (d->op == LSE_CAS) {
		uint32_t mask = (1U << 31) | (1U << d->rs) | (1U << d->rt) | (1U << d->rn);
		int s1 = pick_scratch(mask);
		mask |= (1U << s1);
		int s2 = pick_scratch(mask);

		/* Save scratches and NZCV */
		island[n++] = enc_str_pre(s1);
		island[n++] = enc_str_pre(s2);
		island[n++] = enc_mrs_nzcv(s1);
		island[n++] = enc_str_pre(s1);

		int loop_start = n;
		island[n++] = enc_ldxr(d->size, d->acquire, s2, d->rn);
		island[n++] = enc_cmp(is_x, s2, d->rs);
		
		/* b.ne to fail path: skip stxr(1) + cbnz(1) = +2 instructions = 3 words ahead */
		island[n++] = 0x54000000 | (3 << 5) | COND_NE;
		island[n++] = enc_stxr(d->size, d->release, s1, d->rt, d->rn);
		{ int off = loop_start - n; island[n] = enc_cbnz_w(s1, off); n++; }
		
		/* Both paths land here */
		island[n++] = 0xD5033F5F;  /* clrex */
		if (d->rs != 31)
			island[n++] = enc_mov(is_x, d->rs, s2);
		
		/* Restore NZCV */
		island[n++] = enc_ldr_post(s1);
		island[n++] = enc_msr_nzcv(s1);
		/* Restore scratches */
		island[n++] = enc_ldr_post(s2);
		island[n++] = enc_ldr_post(s1);
		
		{ int32_t off = (int32_t)(orig_addr + 1 - &island[n]); island[n] = enc_b(off); n++; }
		return n;
	}

	/* Non-CAS: LDADD/LDCLR/LDEOR/LDSET/LDSMAX/LDSMIN/LDUMAX/LDUMIN/SWP */

	uint32_t mask = (1U << 31) | (1U << d->rs) | (1U << d->rn);
	if (d->rt != 31)
		mask |= (1U << d->rt);

	int s1 = pick_scratch(mask);
	mask |= (1U << s1);
	int s2 = pick_scratch(mask);
	mask |= (1U << s2);
	int s3 = pick_scratch(mask);

	/* Save scratches and NZCV */
	island[n++] = enc_str_pre(s1);
	island[n++] = enc_str_pre(s2);
	island[n++] = enc_str_pre(s3);
	island[n++] = enc_mrs_nzcv(s1);
	island[n++] = enc_str_pre(s1);

	/* Unconditionally use scratches for all intermediate values.
	 * LDXR loads into s1 (never Rt), so Rn, Rs, and Rt are all
	 * untouched throughout the loop — eliminating every possible
	 * aliasing hazard (Rs==Rt, Rt==Rn, Rs==Rt==Rn) by construction. */
	int load_reg = s1;
	int new_val_reg = s2;
	int status_reg = s3;

	int loop_start = n;
	island[n++] = enc_ldxr(d->size, d->acquire, load_reg, d->rn);

	switch (d->op) {
	case LSE_LDADD:
		island[n++] = enc_add(is_x, new_val_reg, load_reg, d->rs);
		break;
	case LSE_LDCLR:
		island[n++] = enc_bic(is_x, new_val_reg, load_reg, d->rs);
		break;
	case LSE_LDEOR:
		island[n++] = enc_eor(is_x, new_val_reg, load_reg, d->rs);
		break;
	case LSE_LDSET:
		island[n++] = enc_orr(is_x, new_val_reg, load_reg, d->rs);
		break;
	case LSE_LDSMAX:
	case LSE_LDSMIN: {
		int t1 = new_val_reg;
		int t2 = status_reg;
		if (d->size < 2) {
			island[n++] = (d->size == 0) ? enc_sxtb(t1, load_reg) : enc_sxth(t1, load_reg);
			island[n++] = (d->size == 0) ? enc_sxtb(t2, d->rs) : enc_sxth(t2, d->rs);
			island[n++] = enc_cmp(0, t1, t2);
		} else {
			island[n++] = enc_cmp(is_x, load_reg, d->rs);
		}
		int cond = (d->op == LSE_LDSMAX) ? COND_LT : COND_GT;
		island[n++] = enc_csel(is_x, new_val_reg, d->rs, load_reg, cond);
		break;
	}
	case LSE_LDUMAX:
	case LSE_LDUMIN: {
		island[n++] = enc_cmp(is_x, load_reg, d->rs);
		int cond = (d->op == LSE_LDUMAX) ? COND_LO : COND_HI;
		island[n++] = enc_csel(is_x, new_val_reg, d->rs, load_reg, cond);
		break;
	}
	case LSE_SWP:
		island[n++] = enc_mov(is_x, new_val_reg, d->rs);
		break;
	default:
		break;
	}

	island[n++] = enc_stxr(d->size, d->release, status_reg, new_val_reg, d->rn);
	{ int off = loop_start - n; island[n] = enc_cbnz_w(status_reg, off); n++; }

	/* Write old memory value to Rt after the loop succeeds */
	if (d->rt != 31)
		island[n++] = enc_mov(is_x, d->rt, load_reg);

	/* Restore NZCV and scratches */
	island[n++] = enc_ldr_post(s1);
	island[n++] = enc_msr_nzcv(s1);
	island[n++] = enc_ldr_post(s3);
	island[n++] = enc_ldr_post(s2);
	island[n++] = enc_ldr_post(s1);

	{ int32_t off = (int32_t)(orig_addr + 1 - &island[n]); island[n] = enc_b(off); n++; }
	return n;
}

/* --- ARMv8.2 SHA3: BCAX emulation ---
 *
 * BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B
 *   Vd = Vn XOR (NOT(Va) AND Vm)  =  Vn XOR BIC(Vm, Va)
 *
 * Encoding: 0xCE200000 | Vm[20:16] | Va[14:10] | Vn[9:5] | Vd[4:0]
 * Mask:     0xFFE08000 == 0xCE200000
 *
 * Emulated with two NEON instructions in an island:
 *   BIC Vtmp.16B, Vm.16B, Va.16B    ; Vtmp = Vm AND NOT(Va)
 *   EOR Vd.16B, Vn.16B, Vtmp.16B    ; Vd = Vn XOR Vtmp
 *
 * When Va == Vd (common pattern), Vd itself is the temp:
 *   BIC Vd.16B, Vm.16B, Vd.16B      ; Vd = Vm AND NOT(old Vd)
 *   EOR Vd.16B, Vn.16B, Vd.16B      ; Vd = Vn XOR Vd
 *   (No scratch register needed — ARM reads sources before writing.)
 *
 * Otherwise we need a scratch NEON register saved/restored on stack.
 */

/* NEON BIC Vd.16B, Vn.16B, Vm.16B: 0x4E601C00 | Rm<<16 | Rn<<5 | Rd */
static inline uint32_t enc_neon_bic(int vd, int vn, int vm)
{
	return 0x4E601C00 | (vm << 16) | (vn << 5) | vd;
}

/* NEON EOR Vd.16B, Vn.16B, Vm.16B: 0x6E201C00 | Rm<<16 | Rn<<5 | Rd */
static inline uint32_t enc_neon_eor(int vd, int vn, int vm)
{
	return 0x6E201C00 | (vm << 16) | (vn << 5) | vd;
}

/* STR Qt, [SP, #-16]! (pre-index, 128-bit NEON save) */
static inline uint32_t enc_str_q_pre(int vt)
{
	return 0x3C9F0FE0 | vt;
}

/* LDR Qt, [SP], #16 (post-index, 128-bit NEON restore) */
static inline uint32_t enc_ldr_q_post(int vt)
{
	return 0x3CC107E0 | vt;
}

/* Detect BCAX: top bits 1100_1110_001 , bit 15 = 0 */
static int decode_bcax(uint32_t instr, int *vd, int *vn, int *vm, int *va)
{
	if ((instr & 0xFFE08000) != 0xCE200000)
		return 0;
	*vd = instr & 0x1F;
	*vn = (instr >> 5) & 0x1F;
	*va = (instr >> 10) & 0x1F;
	*vm = (instr >> 16) & 0x1F;
	return 1;
}

/* Emit BCAX island. Returns number of words written. */
static int emit_bcax_island(int vd, int vn, int vm, int va,
                            uint32_t *island, uint32_t *orig_addr)
{
	int n = 0;

	if (va == vd) {
		/* Va == Vd: use Vd as implicit temp, no save/restore needed.
		 * BIC Vd, Vm, Vd  (reads old Vd as Va before writing)
		 * EOR Vd, Vn, Vd */
		island[n++] = enc_neon_bic(vd, vm, vd);
		island[n++] = enc_neon_eor(vd, vn, vd);
	} else {
		/* General case: pick a scratch NEON register.
		 * Avoid Vd, Vn, Vm, Va. */
		uint32_t used = (1U << vd) | (1U << vn) | (1U << vm) | (1U << va);
		int vtmp = 31;
		for (int r = 31; r >= 0; r--) {
			if (!(used & (1U << r))) { vtmp = r; break; }
		}
		island[n++] = enc_str_q_pre(vtmp);
		island[n++] = enc_neon_bic(vtmp, vm, va);
		island[n++] = enc_neon_eor(vd, vn, vtmp);
		island[n++] = enc_ldr_q_post(vtmp);
	}

	int32_t off = (int32_t)(orig_addr + 1 - &island[n]);
	island[n++] = enc_b(off);
	return n;
}

int isa_emul_patch(uint32_t *code, size_t code_size,
                   uint32_t **pool_ptr, uint32_t *pool_end)
{
	size_t count = code_size / 4;
	uint32_t *island = *pool_ptr;
	int patched = 0;

	for (size_t i = 0; i < count; i++) {
		/* Try LSE atomics first */
		struct lse_decoded d;
		if (decode_lse(code[i], &d)) {
			if (island + 24 > pool_end) {
				fprintf(stderr, "isa_emul: island pool exhausted after %d patches\n", patched);
				break;
			}
			int64_t offset = (int64_t)(island - &code[i]);
			if (offset > 0x01FFFFFF || offset < -0x02000000) {
				fprintf(stderr, "isa_emul: island out of B range at %p\n", (void*)&code[i]);
				continue;
			}
			int words = emit_island(&d, island, &code[i]);
			if (words <= 0)
				continue;
			code[i] = enc_b((int32_t)(island - &code[i]));
			island += words;
			patched++;
			continue;
		}

		/* Try BCAX (SHA3) */
		int vd, vn, vm, va;
		if (decode_bcax(code[i], &vd, &vn, &vm, &va)) {
			/* Island is at most 5 words (general case) */
			if (island + 5 > pool_end) {
				fprintf(stderr, "isa_emul: island pool exhausted after %d patches\n", patched);
				break;
			}
			int64_t offset = (int64_t)(island - &code[i]);
			if (offset > 0x01FFFFFF || offset < -0x02000000) {
				fprintf(stderr, "isa_emul: island out of B range at %p\n", (void*)&code[i]);
				continue;
			}
			int words = emit_bcax_island(vd, vn, vm, va, island, &code[i]);
			code[i] = enc_b((int32_t)(island - &code[i]));
			island += words;
			patched++;
			continue;
		}
	}

	*pool_ptr = island;
	return patched;
}
