0.7
2020.2
Oct 13 2023
20:47:58
D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/impl/timing/xsim/tb_channel_time_impl.v,1719162197,verilog,,,,Channel;Channel_Eliminator_0_0;Channel_Eliminator_0_0_Eliminator;Channel_Encoder_0_0;Channel_Encoder_0_0_Encoder;Channel_Main_Counter_0_0;Channel_Main_Counter_0_0_Main_Counter;Channel_Pipe_0_0;Channel_Pipe_0_0_Pipe;Channel_Pipe_0_0_bram_fifo_rstlogic;Channel_Pipe_0_0_dc_ss_fwft;Channel_Pipe_0_0_dmem;Channel_Pipe_0_0_fifo_generator_0;Channel_Pipe_0_0_fifo_generator_ramfifo;Channel_Pipe_0_0_fifo_generator_top;Channel_Pipe_0_0_fifo_generator_v13_2_9;Channel_Pipe_0_0_fifo_generator_v13_2_9_synth;Channel_Pipe_0_0_memory;Channel_Pipe_0_0_rd_bin_cntr;Channel_Pipe_0_0_rd_fwft;Channel_Pipe_0_0_rd_logic;Channel_Pipe_0_0_rd_status_flags_ss;Channel_Pipe_0_0_reset_blk_ramfifo;Channel_Pipe_0_0_updn_cntr;Channel_Pipe_0_0_wr_bin_cntr;Channel_Pipe_0_0_wr_logic;Channel_Pipe_0_0_wr_status_flags_ss;Channel_wrapper;IBUF_HD27;IBUF_HD28;IBUF_HD29;IBUF_HD30;IBUF_HD31;IBUF_HD32;IBUF_HD33;IBUF_HD34;IBUF_HD35;IBUF_HD36;IBUF_HD37;IBUF_HD38;IBUF_HD39;IBUF_HD40;IBUF_HD41;IBUF_HD42;IBUF_HD43;IBUF_HD44;IBUF_HD45;IBUF_HD46;IBUF_HD47;IBUF_HD48;IBUF_HD49;IBUF_HD50;IBUF_UNIQ_BASE_;RAM32M16_HD26;RAM32M16_UNIQ_BASE_;RAM32M_UNIQ_BASE_;glbl,,,,,,,,
D:/work_directory/TDC/Channel/Channel/Channel.srcs/sim_1/new/tb_channel.vhd,1719162152,vhdl,,,,tb_channel,,,,,,,,
