verilog xil_defaultlib --include "../../../../mpu_test.srcs/sources_1/bd/mb_design/ipshared/c923" \
"../../../bd/mb_design/ip/mb_design_lmb_bram_0/sim/mb_design_lmb_bram_0.v" \
"../../../bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.v" \
"../../../bd/mb_design/ip/mb_design_util_vector_logic_0_0/sim/mb_design_util_vector_logic_0_0.v" \
"../../../bd/mb_design/ipshared/689d/FIFO_v.v" \
"../../../bd/mb_design/ipshared/689d/activation_pipeline.v" \
"../../../bd/mb_design/ipshared/689d/axis_rx.v" \
"../../../bd/mb_design/ipshared/689d/axis_tx.v" \
"../../../bd/mb_design/ipshared/689d/axis_tx_scheduler.v" \
"../../../bd/mb_design/ipshared/689d/buffer_a.v" \
"../../../bd/mb_design/ipshared/689d/buffer_a_4x.v" \
"../../../bd/mb_design/ipshared/689d/buffer_b.v" \
"../../../bd/mb_design/ipshared/689d/buffer_b_4x.v" \
"../../../bd/mb_design/ipshared/689d/buffer_c.v" \
"../../../bd/mb_design/ipshared/689d/delay.v" \
"../../../bd/mb_design/ipshared/689d/mac_cell.v" \
"../../../bd/mb_design/ipshared/689d/mem_1to2.v" \
"../../../bd/mb_design/ipshared/689d/mem_2to2.v" \
"../../../bd/mb_design/ipshared/689d/mmu_controller.v" \
"../../../bd/mb_design/ipshared/689d/mmu_setup.v" \
"../../../bd/mb_design/ipshared/689d/mmu_str.v" \
"../../../bd/mb_design/ipshared/689d/mpu.v" \
"../../../bd/mb_design/ipshared/689d/out_controller.v" \
"../../../bd/mb_design/ipshared/689d/padding_pipeline.v" \
"../../../bd/mb_design/ipshared/689d/pooling_max.v" \
"../../../bd/mb_design/ipshared/689d/pooling_pipeline.v" \
"../../../bd/mb_design/ipshared/689d/single_port_ram.v" \
"../../../bd/mb_design/ipshared/689d/top.v" \
"../../../bd/mb_design/ip/mb_design_mpu_0_3/sim/mb_design_mpu_0_3.v" \
"../../../bd/mb_design/sim/mb_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
