Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\prj\dsd\New folder\dsde2\updown.v" into library work
Parsing module <updown>.
Analyzing Verilog file "D:\prj\dsd\New folder\dsde2\counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "D:\prj\dsd\New folder\dsde2\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <updown>.
WARNING:HDLCompiler:413 - "D:\prj\dsd\New folder\dsde2\updown.v" Line 22: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\prj\dsd\New folder\dsde2\updown.v" Line 26: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <counter>.
WARNING:HDLCompiler:413 - "D:\prj\dsd\New folder\dsde2\counter.v" Line 22: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:91 - "D:\prj\dsd\New folder\dsde2\main.v" Line 24: Signal <ent> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\prj\dsd\New folder\dsde2\main.v" Line 25: Signal <n> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\prj\dsd\New folder\dsde2\main.v" Line 26: Signal <t> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\prj\dsd\New folder\dsde2\main.v" Line 35: Signal <n> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\prj\dsd\New folder\dsde2\main.v" Line 43: Signal <ext> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\prj\dsd\New folder\dsde2\main.v" Line 48: Signal <in> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:Xst:2972 - "D:\prj\dsd\New folder\dsde2\main.v" line 16. All outputs of instance <tcount> of block <counter> are unconnected in block <main>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "D:\prj\dsd\New folder\dsde2\main.v".
INFO:Xst:3210 - "D:\prj\dsd\New folder\dsde2\main.v" line 16: Output port <n> of the instance <tcount> is unconnected or connected to loadless signal.
WARNING:Xst:737 - Found 1-bit latch for signal <enable>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <u>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator greater for signal <n[3]_PWR_1_o_LessThan_1_o> created at line 25
    Found 1-bit comparator not equal for signal <in_out_equal_3_o> created at line 48
    Summary:
	inferred   2 Latch(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <main> synthesized.

Synthesizing Unit <updown>.
    Related source file is "D:\prj\dsd\New folder\dsde2\updown.v".
    Found 4-bit register for signal <n>.
    Found 4-bit adder for signal <n[3]_GND_2_o_add_1_OUT> created at line 22.
    Found 4-bit subtractor for signal <GND_2_o_GND_2_o_sub_3_OUT<3:0>> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <updown> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Registers                                            : 1
 4-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 2
 1-bit comparator not equal                            : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <updown>.
The following registers are absorbed into counter <n>: 1 register on signal <n>.
Unit <updown> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit updown counter                                  : 1
# Comparators                                          : 2
 1-bit comparator not equal                            : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 11
#      INV                         : 2
#      LUT3                        : 2
#      LUT4                        : 2
#      LUT5                        : 4
#      VCC                         : 1
# FlipFlops/Latches                : 6
#      FDRE                        : 4
#      LD                          : 1
#      LDCE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 3
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               6  out of  126800     0%  
 Number of Slice LUTs:                   10  out of  63400     0%  
    Number used as Logic:                10  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     11
   Number with an unused Flip Flop:       5  out of     11    45%  
   Number with an unused LUT:             1  out of     11     9%  
   Number of fully used LUT-FF pairs:     5  out of     11    45%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    210     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+------------------------+-------+
Clock Signal                        | Clock buffer(FF name)  | Load  |
------------------------------------+------------------------+-------+
ent                                 | IBUF+BUFG              | 1     |
ext_ent_OR_32_o(ext_ent_OR_32_o11:O)| NONE(*)(enable)        | 1     |
clk                                 | BUFGP                  | 4     |
------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.059ns (Maximum Frequency: 943.842MHz)
   Minimum input arrival time before clock: 1.036ns
   Maximum output required time after clock: 1.439ns
   Maximum combinational path delay: 0.943ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.059ns (frequency: 943.842MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.059ns (Levels of Logic = 1)
  Source:            numbers/n_0 (FF)
  Destination:       numbers/n_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: numbers/n_0 to numbers/n_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.361   0.298  numbers/n_0 (numbers/n_0)
     INV:I->O              1   0.113   0.279  Result<0>1_INV_0 (Result<0>)
     FDRE:D                    0.008          numbers/n_0
    ----------------------------------------
    Total                      1.059ns (0.482ns logic, 0.577ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ent'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.643ns (Levels of Logic = 1)
  Source:            ext (PAD)
  Destination:       u (LATCH)
  Destination Clock: ent falling

  Data Path: ext to u
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.293  ext_IBUF (ext_IBUF)
     LDCE:CLR                  0.349          u
    ----------------------------------------
    Total                      0.643ns (0.350ns logic, 0.293ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ext_ent_OR_32_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              0.491ns (Levels of Logic = 2)
  Source:            ext (PAD)
  Destination:       enable (LATCH)
  Destination Clock: ext_ent_OR_32_o falling

  Data Path: ext to enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.393  ext_IBUF (ext_IBUF)
     LUT5:I3->O            1   0.097   0.000  enable_in_MUX_18_o1 (enable_in_MUX_18_o)
     LD:D                     -0.028          enable
    ----------------------------------------
    Total                      0.491ns (0.098ns logic, 0.393ns route)
                                       (19.9% logic, 80.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.036ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       numbers/n_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to numbers/n_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  clr_IBUF (clr_IBUF)
     INV:I->O              4   0.113   0.293  clr_inv1_INV_0 (clr_inv)
     FDRE:R                    0.349          numbers/n_0
    ----------------------------------------
    Total                      1.036ns (0.463ns logic, 0.573ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 2
-------------------------------------------------------------------------
Offset:              1.439ns (Levels of Logic = 2)
  Source:            numbers/n_0 (FF)
  Destination:       close (PAD)
  Source Clock:      clk rising

  Data Path: numbers/n_0 to close
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.361   0.702  numbers/n_0 (numbers/n_0)
     LUT5:I0->O            1   0.097   0.279  Mmux_close11 (close_OBUF)
     OBUF:I->O                 0.000          close_OBUF (close)
    ----------------------------------------
    Total                      1.439ns (0.458ns logic, 0.981ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.943ns (Levels of Logic = 3)
  Source:            ent (PAD)
  Destination:       open (PAD)

  Data Path: ent to open
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.566  ent_IBUF (ent_IBUF)
     LUT4:I0->O            1   0.097   0.279  open1 (open_OBUF)
     OBUF:I->O                 0.000          open_OBUF (open)
    ----------------------------------------
    Total                      0.943ns (0.098ns logic, 0.845ns route)
                                       (10.4% logic, 89.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.059|         |         |         |
ent            |         |    1.270|         |         |
ext_ent_OR_32_o|         |    0.860|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ent
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.372|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ext_ent_OR_32_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.164|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.96 secs
 
--> 

Total memory usage is 4617540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    2 (   0 filtered)

