{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543343609755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543343609764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 13:33:29 2018 " "Processing started: Tue Nov 27 13:33:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543343609764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343609764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off drop_keys -c drop_keys " "Command: quartus_map --read_settings_files=on --write_settings_files=off drop_keys -c drop_keys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343609764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543343611094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543343611094 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drop_keys_safety.v(364) " "Verilog HDL information at drop_keys_safety.v(364): always construct contains both blocking and non-blocking assignments" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543343628486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drop_keys_safety.v 9 9 " "Found 9 design units, including 9 entities, in source file drop_keys_safety.v" { { "Info" "ISGN_ENTITY_NAME" "1 drop_notes " "Found entity 1: drop_notes" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343628494 ""} { "Info" "ISGN_ENTITY_NAME" "2 notes_register " "Found entity 2: notes_register" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343628494 ""} { "Info" "ISGN_ENTITY_NAME" "3 find_x_and_y " "Found entity 3: find_x_and_y" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343628494 ""} { "Info" "ISGN_ENTITY_NAME" "4 plotter " "Found entity 4: plotter" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343628494 ""} { "Info" "ISGN_ENTITY_NAME" "5 y_counter " "Found entity 5: y_counter" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343628494 ""} { "Info" "ISGN_ENTITY_NAME" "6 x_counter " "Found entity 6: x_counter" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 509 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343628494 ""} { "Info" "ISGN_ENTITY_NAME" "7 rate_driver " "Found entity 7: rate_driver" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 551 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343628494 ""} { "Info" "ISGN_ENTITY_NAME" "8 control " "Found entity 8: control" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 586 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343628494 ""} { "Info" "ISGN_ENTITY_NAME" "9 shift_register " "Found entity 9: shift_register" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343628494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343628494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343628507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343628507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343628516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343628516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343628525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343628525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343628534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343628534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "note_register.v 1 1 " "Found 1 design units, including 1 entities, in source file note_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 note_register " "Found entity 1: note_register" {  } { { "note_register.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/note_register.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343628543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343628543 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "drop_notes " "Elaborating entity \"drop_notes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543343629163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:myControl " "Elaborating entity \"control\" for hierarchy \"control:myControl\"" {  } { { "drop_keys_safety.v" "myControl" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343629246 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "drop_keys_safety.v(641) " "Verilog HDL Case Statement warning at drop_keys_safety.v(641): incomplete case statement has no default case item" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 641 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543343629248 "|drop_notes|control:myControl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "drop_keys_safety.v(641) " "Verilog HDL Case Statement information at drop_keys_safety.v(641): all case item expressions in this case statement are onehot" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 641 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543343629248 "|drop_notes|control:myControl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FSM_pause drop_keys_safety.v(605) " "Output port \"FSM_pause\" at drop_keys_safety.v(605) has no driver" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 605 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543343629248 "|drop_notes|control:myControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_x_and_y find_x_and_y:calculator " "Elaborating entity \"find_x_and_y\" for hierarchy \"find_x_and_y:calculator\"" {  } { { "drop_keys_safety.v" "calculator" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343629272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 drop_keys_safety.v(365) " "Verilog HDL assignment warning at drop_keys_safety.v(365): truncated value with size 32 to match size of target (9)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543343629273 "|drop_notes|find_x_and_y:calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 drop_keys_safety.v(366) " "Verilog HDL assignment warning at drop_keys_safety.v(366): truncated value with size 32 to match size of target (9)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543343629273 "|drop_notes|find_x_and_y:calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 drop_keys_safety.v(368) " "Verilog HDL assignment warning at drop_keys_safety.v(368): truncated value with size 32 to match size of target (9)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543343629273 "|drop_notes|find_x_and_y:calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 drop_keys_safety.v(369) " "Verilog HDL assignment warning at drop_keys_safety.v(369): truncated value with size 32 to match size of target (9)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543343629274 "|drop_notes|find_x_and_y:calculator"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "drop_keys_safety.v(364) " "Verilog HDL Case Statement warning at drop_keys_safety.v(364): incomplete case statement has no default case item" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543343629274 "|drop_notes|find_x_and_y:calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 drop_keys_safety.v(372) " "Verilog HDL assignment warning at drop_keys_safety.v(372): truncated value with size 32 to match size of target (8)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543343629274 "|drop_notes|find_x_and_y:calculator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_to_plotter drop_keys_safety.v(364) " "Verilog HDL Always Construct warning at drop_keys_safety.v(364): inferring latch(es) for variable \"x_to_plotter\", which holds its previous value in one or more paths through the always construct" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543343629274 "|drop_notes|find_x_and_y:calculator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done_x_and_y drop_keys_safety.v(345) " "Output port \"done_x_and_y\" at drop_keys_safety.v(345) has no driver" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 345 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543343629274 "|drop_notes|find_x_and_y:calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_to_plotter\[0\] drop_keys_safety.v(364) " "Inferred latch for \"x_to_plotter\[0\]\" at drop_keys_safety.v(364)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343629275 "|drop_notes|find_x_and_y:calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_to_plotter\[1\] drop_keys_safety.v(364) " "Inferred latch for \"x_to_plotter\[1\]\" at drop_keys_safety.v(364)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343629275 "|drop_notes|find_x_and_y:calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_to_plotter\[2\] drop_keys_safety.v(364) " "Inferred latch for \"x_to_plotter\[2\]\" at drop_keys_safety.v(364)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343629275 "|drop_notes|find_x_and_y:calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_to_plotter\[3\] drop_keys_safety.v(364) " "Inferred latch for \"x_to_plotter\[3\]\" at drop_keys_safety.v(364)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343629275 "|drop_notes|find_x_and_y:calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_to_plotter\[4\] drop_keys_safety.v(364) " "Inferred latch for \"x_to_plotter\[4\]\" at drop_keys_safety.v(364)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343629275 "|drop_notes|find_x_and_y:calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_to_plotter\[5\] drop_keys_safety.v(364) " "Inferred latch for \"x_to_plotter\[5\]\" at drop_keys_safety.v(364)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343629275 "|drop_notes|find_x_and_y:calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_to_plotter\[6\] drop_keys_safety.v(364) " "Inferred latch for \"x_to_plotter\[6\]\" at drop_keys_safety.v(364)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343629275 "|drop_notes|find_x_and_y:calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_to_plotter\[7\] drop_keys_safety.v(364) " "Inferred latch for \"x_to_plotter\[7\]\" at drop_keys_safety.v(364)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343629276 "|drop_notes|find_x_and_y:calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_to_plotter\[8\] drop_keys_safety.v(364) " "Inferred latch for \"x_to_plotter\[8\]\" at drop_keys_safety.v(364)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343629276 "|drop_notes|find_x_and_y:calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notes_register notes_register:notes " "Elaborating entity \"notes_register\" for hierarchy \"notes_register:notes\"" {  } { { "drop_keys_safety.v" "notes" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343629302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register notes_register:notes\|shift_register:green1 " "Elaborating entity \"shift_register\" for hierarchy \"notes_register:notes\|shift_register:green1\"" {  } { { "drop_keys_safety.v" "green1" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343629362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_counter x_counter:rows " "Elaborating entity \"x_counter\" for hierarchy \"x_counter:rows\"" {  } { { "drop_keys_safety.v" "rows" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343629388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drop_keys_safety.v(537) " "Verilog HDL assignment warning at drop_keys_safety.v(537): truncated value with size 32 to match size of target (3)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543343629389 "|drop_notes|x_counter:rows"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_counter y_counter:big_count " "Elaborating entity \"y_counter\" for hierarchy \"y_counter:big_count\"" {  } { { "drop_keys_safety.v" "big_count" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343629409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drop_keys_safety.v(484) " "Verilog HDL assignment warning at drop_keys_safety.v(484): truncated value with size 32 to match size of target (3)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543343629410 "|drop_notes|y_counter:big_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_driver rate_driver:eighth_note " "Elaborating entity \"rate_driver\" for hierarchy \"rate_driver:eighth_note\"" {  } { { "drop_keys_safety.v" "eighth_note" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343629431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 drop_keys_safety.v(572) " "Verilog HDL assignment warning at drop_keys_safety.v(572): truncated value with size 32 to match size of target (25)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543343629432 "|drop_notes|rate_driver:eighth_note"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plotter plotter:myPlotter " "Elaborating entity \"plotter\" for hierarchy \"plotter:myPlotter\"" {  } { { "drop_keys_safety.v" "myPlotter" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343629456 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 drop_keys_safety.v(408) " "Verilog HDL assignment warning at drop_keys_safety.v(408): truncated value with size 32 to match size of target (4)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543343629457 "|drop_notes|plotter:myPlotter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 drop_keys_safety.v(425) " "Verilog HDL assignment warning at drop_keys_safety.v(425): truncated value with size 32 to match size of target (4)" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543343629457 "|drop_notes|plotter:myPlotter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "drop_keys_safety.v" "VGA" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343629486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343629501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343629790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343629806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343629807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343629807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343629807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343629807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343629807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343629807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343629807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343629807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343629807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343629807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343629807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343629807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343629807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343629807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE guitar_hero_background.mif " "Parameter \"INIT_FILE\" = \"guitar_hero_background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343629807 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543343629807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j0o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j0o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j0o1 " "Found entity 1: altsyncram_j0o1" {  } { { "db/altsyncram_j0o1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_j0o1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343629957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343629957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j0o1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0o1:auto_generated " "Elaborating entity \"altsyncram_j0o1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343629959 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "guitar_hero_background.mif " "Width of data items in \"guitar_hero_background.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/guitar_hero_background.mif" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/guitar_hero_background.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1543343629987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343630569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343630569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0o1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0o1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_j0o1.tdf" "decode2" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_j0o1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343630572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343630672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343630672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0o1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0o1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_j0o1.tdf" "rden_decode_b" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_j0o1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343630675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8hb " "Found entity 1: mux_8hb" {  } { { "db/mux_8hb.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/mux_8hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343630842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343630842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0o1:auto_generated\|mux_8hb:mux3 " "Elaborating entity \"mux_8hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_j0o1:auto_generated\|mux_8hb:mux3\"" {  } { { "db/altsyncram_j0o1.tdf" "mux3" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_j0o1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343630844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343630881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343631059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343631078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343631079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343631079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343631079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343631079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343631079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343631079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343631079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343631079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343631079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343631079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543343631079 ""}  } { { "vga_pll.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543343631079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343631196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343631196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343631199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343631226 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543343632938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "find_x_and_y:calculator\|x_to_plotter\[6\] " "Latch find_x_and_y:calculator\|x_to_plotter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_counter:rows\|current_count\[1\] " "Ports D and ENA on the latch are fed by the same signal x_counter:rows\|current_count\[1\]" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 521 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543343632975 ""}  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543343632975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "find_x_and_y:calculator\|x_to_plotter\[7\] " "Latch find_x_and_y:calculator\|x_to_plotter\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_counter:rows\|current_count\[2\] " "Ports D and ENA on the latch are fed by the same signal x_counter:rows\|current_count\[2\]" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 521 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543343632976 ""}  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543343632976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "find_x_and_y:calculator\|x_to_plotter\[8\] " "Latch find_x_and_y:calculator\|x_to_plotter\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_counter:rows\|current_count\[0\] " "Ports D and ENA on the latch are fed by the same signal x_counter:rows\|current_count\[0\]" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 521 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543343632976 ""}  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543343632976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "find_x_and_y:calculator\|x_to_plotter\[0\] " "Latch find_x_and_y:calculator\|x_to_plotter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_counter:rows\|current_count\[0\] " "Ports D and ENA on the latch are fed by the same signal x_counter:rows\|current_count\[0\]" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 521 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543343632976 ""}  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543343632976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "find_x_and_y:calculator\|x_to_plotter\[1\] " "Latch find_x_and_y:calculator\|x_to_plotter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_counter:rows\|current_count\[0\] " "Ports D and ENA on the latch are fed by the same signal x_counter:rows\|current_count\[0\]" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 521 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543343632976 ""}  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543343632976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "find_x_and_y:calculator\|x_to_plotter\[2\] " "Latch find_x_and_y:calculator\|x_to_plotter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_counter:rows\|current_count\[1\] " "Ports D and ENA on the latch are fed by the same signal x_counter:rows\|current_count\[1\]" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 521 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543343632976 ""}  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543343632976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "find_x_and_y:calculator\|x_to_plotter\[3\] " "Latch find_x_and_y:calculator\|x_to_plotter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_counter:rows\|current_count\[1\] " "Ports D and ENA on the latch are fed by the same signal x_counter:rows\|current_count\[1\]" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 521 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543343632977 ""}  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543343632977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "find_x_and_y:calculator\|x_to_plotter\[4\] " "Latch find_x_and_y:calculator\|x_to_plotter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_counter:rows\|current_count\[1\] " "Ports D and ENA on the latch are fed by the same signal x_counter:rows\|current_count\[1\]" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 521 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543343632977 ""}  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543343632977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "find_x_and_y:calculator\|x_to_plotter\[5\] " "Latch find_x_and_y:calculator\|x_to_plotter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x_counter:rows\|current_count\[1\] " "Ports D and ENA on the latch are fed by the same signal x_counter:rows\|current_count\[1\]" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 521 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543343632977 ""}  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543343632977 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543343633206 "|drop_notes|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543343633206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543343633405 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543343633843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/output_files/drop_keys.map.smsg " "Generated suppressed messages file C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/output_files/drop_keys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343634046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543343634519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543343634519 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543343634990 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543343634990 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "song_notes\[0\] " "No output dependent on input pin \"song_notes\[0\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|song_notes[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "song_notes\[1\] " "No output dependent on input pin \"song_notes\[1\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|song_notes[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "song_notes\[2\] " "No output dependent on input pin \"song_notes\[2\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|song_notes[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "song_notes\[3\] " "No output dependent on input pin \"song_notes\[3\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|song_notes[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "song_notes\[4\] " "No output dependent on input pin \"song_notes\[4\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|song_notes[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correct_notes\[0\] " "No output dependent on input pin \"correct_notes\[0\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|correct_notes[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correct_notes\[1\] " "No output dependent on input pin \"correct_notes\[1\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|correct_notes[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correct_notes\[2\] " "No output dependent on input pin \"correct_notes\[2\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|correct_notes[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correct_notes\[3\] " "No output dependent on input pin \"correct_notes\[3\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|correct_notes[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "correct_notes\[4\] " "No output dependent on input pin \"correct_notes\[4\]\"" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543343635245 "|drop_notes|correct_notes[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543343635245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "430 " "Implemented 430 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543343635250 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543343635250 ""} { "Info" "ICUT_CUT_TM_LCELLS" "279 " "Implemented 279 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543343635250 ""} { "Info" "ICUT_CUT_TM_RAMS" "90 " "Implemented 90 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543343635250 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543343635250 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1543343635250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543343635250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543343635324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 13:33:55 2018 " "Processing ended: Tue Nov 27 13:33:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543343635324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543343635324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543343635324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343635324 ""}
