{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700656268086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700656268090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 20:31:08 2023 " "Processing started: Wed Nov 22 20:31:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700656268090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700656268090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9_TopModule -c Lab9_TopModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9_TopModule -c Lab9_TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700656268090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700656268371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700656268372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_topmodule.v 4 4 " "Found 4 design units, including 4 entities, in source file lab9_topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9_TopModule " "Found entity 1: Lab9_TopModule" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700656274042 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrequencyDivider " "Found entity 2: FrequencyDivider" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700656274042 ""} { "Info" "ISGN_ENTITY_NAME" "3 MooreMachine " "Found entity 3: MooreMachine" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700656274042 ""} { "Info" "ISGN_ENTITY_NAME" "4 SevenDisplay " "Found entity 4: SevenDisplay" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700656274042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700656274042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab9_TopModule " "Elaborating entity \"Lab9_TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700656274057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:u_frequency_divider " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:u_frequency_divider\"" {  } { { "Lab9_TopModule.v" "u_frequency_divider" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700656274063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MooreMachine MooreMachine:u_moore_machine " "Elaborating entity \"MooreMachine\" for hierarchy \"MooreMachine:u_moore_machine\"" {  } { { "Lab9_TopModule.v" "u_moore_machine" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700656274066 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab9_TopModule.v(71) " "Verilog HDL Case Statement warning at Lab9_TopModule.v(71): incomplete case statement has no default case item" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1700656274066 "|Lab9_TopModule|MooreMachine:u_moore_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Lab9_TopModule.v(71) " "Verilog HDL Always Construct warning at Lab9_TopModule.v(71): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700656274066 "|Lab9_TopModule|MooreMachine:u_moore_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] Lab9_TopModule.v(71) " "Inferred latch for \"next_state\[0\]\" at Lab9_TopModule.v(71)" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700656274066 "|Lab9_TopModule|MooreMachine:u_moore_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] Lab9_TopModule.v(71) " "Inferred latch for \"next_state\[1\]\" at Lab9_TopModule.v(71)" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700656274066 "|Lab9_TopModule|MooreMachine:u_moore_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] Lab9_TopModule.v(71) " "Inferred latch for \"next_state\[2\]\" at Lab9_TopModule.v(71)" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700656274067 "|Lab9_TopModule|MooreMachine:u_moore_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenDisplay SevenDisplay:u_seven_display " "Elaborating entity \"SevenDisplay\" for hierarchy \"SevenDisplay:u_seven_display\"" {  } { { "Lab9_TopModule.v" "u_seven_display" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700656274070 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab9_TopModule.v(100) " "Verilog HDL Case Statement warning at Lab9_TopModule.v(100): incomplete case statement has no default case item" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 100 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1700656274070 "|Lab9_TopModule|SevenDisplay:u_seven_display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Lab9_TopModule.v(100) " "Verilog HDL Always Construct warning at Lab9_TopModule.v(100): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700656274070 "|Lab9_TopModule|SevenDisplay:u_seven_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Lab9_TopModule.v(100) " "Inferred latch for \"out\[0\]\" at Lab9_TopModule.v(100)" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700656274070 "|Lab9_TopModule|SevenDisplay:u_seven_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Lab9_TopModule.v(100) " "Inferred latch for \"out\[1\]\" at Lab9_TopModule.v(100)" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700656274070 "|Lab9_TopModule|SevenDisplay:u_seven_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Lab9_TopModule.v(100) " "Inferred latch for \"out\[2\]\" at Lab9_TopModule.v(100)" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700656274070 "|Lab9_TopModule|SevenDisplay:u_seven_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Lab9_TopModule.v(100) " "Inferred latch for \"out\[3\]\" at Lab9_TopModule.v(100)" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700656274070 "|Lab9_TopModule|SevenDisplay:u_seven_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Lab9_TopModule.v(100) " "Inferred latch for \"out\[4\]\" at Lab9_TopModule.v(100)" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700656274070 "|Lab9_TopModule|SevenDisplay:u_seven_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Lab9_TopModule.v(100) " "Inferred latch for \"out\[5\]\" at Lab9_TopModule.v(100)" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700656274070 "|Lab9_TopModule|SevenDisplay:u_seven_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Lab9_TopModule.v(100) " "Inferred latch for \"out\[6\]\" at Lab9_TopModule.v(100)" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700656274070 "|Lab9_TopModule|SevenDisplay:u_seven_display"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SevenDisplay:u_seven_display\|out\[3\] SevenDisplay:u_seven_display\|out\[0\] " "Duplicate LATCH primitive \"SevenDisplay:u_seven_display\|out\[3\]\" merged with LATCH primitive \"SevenDisplay:u_seven_display\|out\[0\]\"" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 100 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1700656274310 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1700656274310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenDisplay:u_seven_display\|out\[0\] " "Latch SevenDisplay:u_seven_display\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MooreMachine:u_moore_machine\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal MooreMachine:u_moore_machine\|state\[1\]" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700656274310 ""}  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700656274310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenDisplay:u_seven_display\|out\[1\] " "Latch SevenDisplay:u_seven_display\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MooreMachine:u_moore_machine\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal MooreMachine:u_moore_machine\|state\[2\]" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700656274310 ""}  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700656274310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenDisplay:u_seven_display\|out\[2\] " "Latch SevenDisplay:u_seven_display\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MooreMachine:u_moore_machine\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal MooreMachine:u_moore_machine\|state\[1\]" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700656274310 ""}  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700656274310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenDisplay:u_seven_display\|out\[4\] " "Latch SevenDisplay:u_seven_display\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MooreMachine:u_moore_machine\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal MooreMachine:u_moore_machine\|state\[2\]" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700656274310 ""}  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700656274310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenDisplay:u_seven_display\|out\[5\] " "Latch SevenDisplay:u_seven_display\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MooreMachine:u_moore_machine\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal MooreMachine:u_moore_machine\|state\[1\]" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700656274310 ""}  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700656274310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenDisplay:u_seven_display\|out\[6\] " "Latch SevenDisplay:u_seven_display\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MooreMachine:u_moore_machine\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal MooreMachine:u_moore_machine\|state\[2\]" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700656274310 ""}  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700656274310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MooreMachine:u_moore_machine\|next_state\[1\] " "Latch MooreMachine:u_moore_machine\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MooreMachine:u_moore_machine\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal MooreMachine:u_moore_machine\|state\[2\]" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700656274310 ""}  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700656274310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MooreMachine:u_moore_machine\|next_state\[2\] " "Latch MooreMachine:u_moore_machine\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MooreMachine:u_moore_machine\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal MooreMachine:u_moore_machine\|state\[2\]" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700656274310 ""}  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700656274310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MooreMachine:u_moore_machine\|next_state\[0\] " "Latch MooreMachine:u_moore_machine\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MooreMachine:u_moore_machine\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal MooreMachine:u_moore_machine\|state\[2\]" {  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700656274310 ""}  } { { "Lab9_TopModule.v" "" { Text "C:/Code/Experiment on Digital System/lab9/Lab9_TopModule.v" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700656274310 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700656274362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700656274534 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700656274534 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700656274550 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700656274550 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700656274550 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700656274550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700656274560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 20:31:14 2023 " "Processing ended: Wed Nov 22 20:31:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700656274560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700656274560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700656274560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700656274560 ""}
