

================================================================
== Vitis HLS Report for 'dut_Pipeline_Clear_loop'
================================================================
* Date:           Sun Nov 13 17:17:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        betweenness.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.396 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3536|     3536|  11.775 us|  11.775 us|  3536|  3536|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Clear_loop  |     3534|     3534|         1|          1|          1|  3534|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       67|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      139|    -|
|Register             |        -|     -|       14|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       14|      206|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln173_fu_234_p2                |         +|   0|  0|  19|          12|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_store_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op34_store_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op39_store_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_store_state1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln173_fu_228_p2               |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln189_fu_251_p2               |      icmp|   0|  0|  12|          12|           1|
    |icmp_ln195_fu_257_p2               |      icmp|   0|  0|  12|          12|          12|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  67|          54|          32|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2  |   9|          2|   12|         24|
    |dist_array_address0   |  14|          3|   12|         36|
    |dist_array_d0         |  14|          3|   16|         48|
    |j_fu_60               |   9|          2|   12|         24|
    |q_array_address0      |  14|          3|   12|         36|
    |q_array_d0            |  14|          3|   16|         48|
    |sigma_array_address0  |  14|          3|   12|         36|
    |sigma_array_d0        |  14|          3|   32|         96|
    |travel_address0       |  14|          3|   12|         36|
    |travel_d0             |  14|          3|    1|          3|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 139|         30|  138|        389|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |j_fu_60      |  12|   0|   12|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  14|   0|   14|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  dut_Pipeline_Clear_loop|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  dut_Pipeline_Clear_loop|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  dut_Pipeline_Clear_loop|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Clear_loop|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Clear_loop|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Clear_loop|  return value|
|idxprom52               |   in|   12|     ap_none|                idxprom52|        scalar|
|i_2                     |   in|   12|     ap_none|                      i_2|        scalar|
|zext_ln169              |   in|   12|     ap_none|               zext_ln169|        scalar|
|dist_array_address0     |  out|   12|   ap_memory|               dist_array|         array|
|dist_array_ce0          |  out|    1|   ap_memory|               dist_array|         array|
|dist_array_we0          |  out|    1|   ap_memory|               dist_array|         array|
|dist_array_d0           |  out|   16|   ap_memory|               dist_array|         array|
|sigma_array_address0    |  out|   12|   ap_memory|              sigma_array|         array|
|sigma_array_ce0         |  out|    1|   ap_memory|              sigma_array|         array|
|sigma_array_we0         |  out|    1|   ap_memory|              sigma_array|         array|
|sigma_array_d0          |  out|   32|   ap_memory|              sigma_array|         array|
|travel_address0         |  out|   12|   ap_memory|                   travel|         array|
|travel_ce0              |  out|    1|   ap_memory|                   travel|         array|
|travel_we0              |  out|    1|   ap_memory|                   travel|         array|
|travel_d0               |  out|    1|   ap_memory|                   travel|         array|
|s_array_address0        |  out|   12|   ap_memory|                  s_array|         array|
|s_array_ce0             |  out|    1|   ap_memory|                  s_array|         array|
|s_array_we0             |  out|    1|   ap_memory|                  s_array|         array|
|s_array_d0              |  out|   16|   ap_memory|                  s_array|         array|
|p_index_array_address0  |  out|   12|   ap_memory|            p_index_array|         array|
|p_index_array_ce0       |  out|    1|   ap_memory|            p_index_array|         array|
|p_index_array_we0       |  out|    1|   ap_memory|            p_index_array|         array|
|p_index_array_d0        |  out|    8|   ap_memory|            p_index_array|         array|
|delta_array_address0    |  out|   12|   ap_memory|              delta_array|         array|
|delta_array_ce0         |  out|    1|   ap_memory|              delta_array|         array|
|delta_array_we0         |  out|    1|   ap_memory|              delta_array|         array|
|delta_array_d0          |  out|   32|   ap_memory|              delta_array|         array|
|q_array_address0        |  out|   12|   ap_memory|                  q_array|         array|
|q_array_ce0             |  out|    1|   ap_memory|                  q_array|         array|
|q_array_we0             |  out|    1|   ap_memory|                  q_array|         array|
|q_array_d0              |  out|   16|   ap_memory|                  q_array|         array|
+------------------------+-----+-----+------------+-------------------------+--------------+

