// Seed: 4088369014
module module_0 (
    input wire id_0
);
  wire id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output uwire id_2,
    input tri0 id_3,
    output tri1 id_4,
    inout tri0 id_5,
    output uwire id_6,
    input wire id_7,
    input tri0 id_8,
    input tri id_9,
    output wire id_10,
    input tri id_11,
    output tri0 id_12,
    input wand id_13,
    input tri0 id_14,
    output wire id_15,
    output tri1 id_16,
    output wand id_17,
    input uwire id_18,
    input uwire id_19,
    output logic id_20,
    output wor id_21,
    input tri0 id_22,
    output wor id_23,
    inout uwire id_24,
    input tri1 id_25,
    input wor id_26,
    input supply0 id_27,
    output wand id_28,
    input tri0 id_29,
    input wor id_30,
    input logic id_31,
    input tri0 id_32,
    output uwire id_33,
    input tri id_34
);
  always_latch @(-1) id_20 <= id_31;
  assign id_2 = id_32 - -1;
  module_0 modCall_1 (id_19);
  assign modCall_1.type_0 = 0;
endmodule
