<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Bridge Warm Mask Register - brgwarmmask</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Bridge Warm Mask Register - brgwarmmask</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___r_s_t_m_g_r.html">Component : ALT_RSTMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The Bridge_WARM_MASK register is used by software to mask the assertion of module reset signals for hardware sequenced warm resets. There is a writeable bit for each module reset signal that is asserted by default on a hardware sequenced warm reset. If the bit is 1, the module reset signal is asserted by a hardware sequenced warm reset. If the bit is 0, the module reset signal is not changed by a hardware sequenced warm reset. The bit assignments of the *WARMMASK registers match the corresponding *MODRST registers. Any module reset signals that are never asserted by a warm reset have reserved bit offsets and are tied to 0 (read as 0, writes are ignored).</p>
<p>All fields are only reset by a cold reset.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_H2F">HPS2FPGA Bridge</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_LWH2F">LWHPS2FPGA Bridge</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2H">FPGA2HPS Bridge</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0">F2S SDRAM0 Bridge</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1">F2S SDRAM1 Bridge</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2">F2S SDRAM2 Bridge</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_DDRSCH">DDR Scheduler</a> </td></tr>
<tr>
<td align="left">[31:7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : HPS2FPGA Bridge - hps2fpga </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp87c4d987fbfa5116ad55d71513fe9b49"></a><a class="anchor" id="ALT_RSTMGR_BRGWARMMSK_H2F"></a></p>
<p>Masks hardware sequenced warm reset for HPS2FPGA Bridge</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa8a187e6ec5f7a92102e9abc1a551da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gaa8a187e6ec5f7a92102e9abc1a551da4">ALT_RSTMGR_BRGWARMMSK_H2F_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa8a187e6ec5f7a92102e9abc1a551da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12a772a35234df33d23f80ea8f4bb91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga12a772a35234df33d23f80ea8f4bb91d">ALT_RSTMGR_BRGWARMMSK_H2F_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga12a772a35234df33d23f80ea8f4bb91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf70b4320782a10383c000808065254d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gaf70b4320782a10383c000808065254d9">ALT_RSTMGR_BRGWARMMSK_H2F_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf70b4320782a10383c000808065254d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1b22920f55f0bbae59442b88a8c4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gadf1b22920f55f0bbae59442b88a8c4b2">ALT_RSTMGR_BRGWARMMSK_H2F_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gadf1b22920f55f0bbae59442b88a8c4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbec60689e2c722ee470c4c9408cc7b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gacbec60689e2c722ee470c4c9408cc7b1">ALT_RSTMGR_BRGWARMMSK_H2F_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gacbec60689e2c722ee470c4c9408cc7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32abaa73a3064a09cbf69d80ace17240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga32abaa73a3064a09cbf69d80ace17240">ALT_RSTMGR_BRGWARMMSK_H2F_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga32abaa73a3064a09cbf69d80ace17240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab523fa775d484803accb1df84be6fe22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gab523fa775d484803accb1df84be6fe22">ALT_RSTMGR_BRGWARMMSK_H2F_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gab523fa775d484803accb1df84be6fe22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc13dab3e0eab99f3c7af2a7bee05e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga7cc13dab3e0eab99f3c7af2a7bee05e3">ALT_RSTMGR_BRGWARMMSK_H2F_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga7cc13dab3e0eab99f3c7af2a7bee05e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LWHPS2FPGA Bridge - lwhps2fpga </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp407dc6e478538872e8117bf7a7541548"></a><a class="anchor" id="ALT_RSTMGR_BRGWARMMSK_LWH2F"></a></p>
<p>Masks hardware sequenced warm reset for LWHPS2FPGA Bridge</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga34de3421f90a1395b7006bdd750340b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga34de3421f90a1395b7006bdd750340b8">ALT_RSTMGR_BRGWARMMSK_LWH2F_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga34de3421f90a1395b7006bdd750340b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebdb3060a4dad707dbd7f648fb74891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga5ebdb3060a4dad707dbd7f648fb74891">ALT_RSTMGR_BRGWARMMSK_LWH2F_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5ebdb3060a4dad707dbd7f648fb74891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319dc8c6df7d069428dce41a10dc6298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga319dc8c6df7d069428dce41a10dc6298">ALT_RSTMGR_BRGWARMMSK_LWH2F_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga319dc8c6df7d069428dce41a10dc6298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f969a30b60f3f8f6461f75452305f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga52f969a30b60f3f8f6461f75452305f7">ALT_RSTMGR_BRGWARMMSK_LWH2F_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga52f969a30b60f3f8f6461f75452305f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcdb6e6c1394f3f27ffefca4aff8a823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gadcdb6e6c1394f3f27ffefca4aff8a823">ALT_RSTMGR_BRGWARMMSK_LWH2F_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:gadcdb6e6c1394f3f27ffefca4aff8a823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3f3501b97b633ad8fb3a23bb8abfb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga0b3f3501b97b633ad8fb3a23bb8abfb1">ALT_RSTMGR_BRGWARMMSK_LWH2F_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga0b3f3501b97b633ad8fb3a23bb8abfb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3499ed77084e58ffa4c0ab165b68e923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga3499ed77084e58ffa4c0ab165b68e923">ALT_RSTMGR_BRGWARMMSK_LWH2F_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga3499ed77084e58ffa4c0ab165b68e923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9949a8e3908078bf3c81e669d5aa8ae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga9949a8e3908078bf3c81e669d5aa8ae8">ALT_RSTMGR_BRGWARMMSK_LWH2F_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga9949a8e3908078bf3c81e669d5aa8ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA2HPS Bridge - fpga2hps </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc2884cbb0a50b65aba55121a888dac45"></a><a class="anchor" id="ALT_RSTMGR_BRGWARMMSK_F2H"></a></p>
<p>Masks hardware sequenced warm reset for FPGA2HPS Bridge</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2edaa7ceb1b564d265dc252254147e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga2edaa7ceb1b564d265dc252254147e8b">ALT_RSTMGR_BRGWARMMSK_F2H_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2edaa7ceb1b564d265dc252254147e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c995a3c72d83a9081379a235abb4075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga5c995a3c72d83a9081379a235abb4075">ALT_RSTMGR_BRGWARMMSK_F2H_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga5c995a3c72d83a9081379a235abb4075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa762c1e7009e378e8aa6e2f611d8c5a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gaa762c1e7009e378e8aa6e2f611d8c5a2">ALT_RSTMGR_BRGWARMMSK_F2H_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa762c1e7009e378e8aa6e2f611d8c5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad660286f6a08c88e8e73ddf1e0325e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gad660286f6a08c88e8e73ddf1e0325e27">ALT_RSTMGR_BRGWARMMSK_F2H_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gad660286f6a08c88e8e73ddf1e0325e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5898aee9ed9ce1c7b20ff847cdcf8b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga5898aee9ed9ce1c7b20ff847cdcf8b59">ALT_RSTMGR_BRGWARMMSK_F2H_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga5898aee9ed9ce1c7b20ff847cdcf8b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bed48f8bafd1f93bd107443d1b9ec6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga1bed48f8bafd1f93bd107443d1b9ec6a">ALT_RSTMGR_BRGWARMMSK_F2H_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga1bed48f8bafd1f93bd107443d1b9ec6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd8a81ce0fa24c74fbfc862ecb1e1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gadcd8a81ce0fa24c74fbfc862ecb1e1af">ALT_RSTMGR_BRGWARMMSK_F2H_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gadcd8a81ce0fa24c74fbfc862ecb1e1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae026d350197b5b7f906d8472dace46bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gae026d350197b5b7f906d8472dace46bc">ALT_RSTMGR_BRGWARMMSK_F2H_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:gae026d350197b5b7f906d8472dace46bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : F2S SDRAM0 Bridge - f2ssdram0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpda131461a4164078e2915dab1721fa40"></a><a class="anchor" id="ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0"></a></p>
<p>Masks hardware sequenced warm reset for F2S_SDRAM0 Bridge</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf9a30405a68164f2d264fd295faf7114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gaf9a30405a68164f2d264fd295faf7114">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf9a30405a68164f2d264fd295faf7114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga098865c3efbdf1f4de5cc22390936f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga098865c3efbdf1f4de5cc22390936f5d">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga098865c3efbdf1f4de5cc22390936f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16ff6416dd5f03e32efbd9d08cf05f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gab16ff6416dd5f03e32efbd9d08cf05f3">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab16ff6416dd5f03e32efbd9d08cf05f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab437fd319a214bf58c2450c1ad395a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gab437fd319a214bf58c2450c1ad395a02">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:gab437fd319a214bf58c2450c1ad395a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d8c8797eb04a13b85d607b00970ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga90d8c8797eb04a13b85d607b00970ff5">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga90d8c8797eb04a13b85d607b00970ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b83013dadcd9e9cef0abc95a5890394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga7b83013dadcd9e9cef0abc95a5890394">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga7b83013dadcd9e9cef0abc95a5890394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c1f4aa11feee7c666872ed236d3d677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga8c1f4aa11feee7c666872ed236d3d677">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga8c1f4aa11feee7c666872ed236d3d677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6142fd16bba9b9903916c7824954e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga3c6142fd16bba9b9903916c7824954e8">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga3c6142fd16bba9b9903916c7824954e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : F2S SDRAM1 Bridge - f2ssdram1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1bc82726570f7db6b9b624d0d414a564"></a><a class="anchor" id="ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1"></a></p>
<p>Masks hardware sequenced warm reset for F2S_SDRAM1 Bridge</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gacfb56a634be2a3e48b4515fc2c65e457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gacfb56a634be2a3e48b4515fc2c65e457">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gacfb56a634be2a3e48b4515fc2c65e457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423bd0bf1aa33f62b3b6734b8b6db319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga423bd0bf1aa33f62b3b6734b8b6db319">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga423bd0bf1aa33f62b3b6734b8b6db319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d68ae61ad52158290539feebd032b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga0d68ae61ad52158290539feebd032b6c">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0d68ae61ad52158290539feebd032b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3122131478bf204e9b6b3b3544aa8050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga3122131478bf204e9b6b3b3544aa8050">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga3122131478bf204e9b6b3b3544aa8050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb690c4af1c165799a94f9cbe747540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gabeb690c4af1c165799a94f9cbe747540">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gabeb690c4af1c165799a94f9cbe747540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23a112abde3c8a58e6e817243074e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gaf23a112abde3c8a58e6e817243074e4d">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaf23a112abde3c8a58e6e817243074e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb15746ca6ee294c2f1ff4616e541974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gafb15746ca6ee294c2f1ff4616e541974">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:gafb15746ca6ee294c2f1ff4616e541974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94ade4e620f0a8eb8e2bce2fa26c308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gad94ade4e620f0a8eb8e2bce2fa26c308">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:gad94ade4e620f0a8eb8e2bce2fa26c308"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : F2S SDRAM2 Bridge - f2ssdram2 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpaa87cf745e34afe0b190c5724e327543"></a><a class="anchor" id="ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2"></a></p>
<p>Masks hardware sequenced warm reset for F2S_SDRAM2 Bridge</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga34af7d93b3bedbbe41e3487683f7fdbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga34af7d93b3bedbbe41e3487683f7fdbf">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga34af7d93b3bedbbe41e3487683f7fdbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c16ebf4131d15c7601dcf6d38b1d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga74c16ebf4131d15c7601dcf6d38b1d13">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga74c16ebf4131d15c7601dcf6d38b1d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21d08fb3db1c49507d0523daafff5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gaf21d08fb3db1c49507d0523daafff5b5">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf21d08fb3db1c49507d0523daafff5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b5fd2ea94fbd4829f3ca6c8371dfae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gac5b5fd2ea94fbd4829f3ca6c8371dfae">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gac5b5fd2ea94fbd4829f3ca6c8371dfae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c14b9a900a3766c2efc4e11c925e68b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga6c14b9a900a3766c2efc4e11c925e68b">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga6c14b9a900a3766c2efc4e11c925e68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4a0a872bd00042b4ec8000b41b3614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga7d4a0a872bd00042b4ec8000b41b3614">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga7d4a0a872bd00042b4ec8000b41b3614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e64d48e7e4f525a35df9d8f901a3417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga7e64d48e7e4f525a35df9d8f901a3417">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga7e64d48e7e4f525a35df9d8f901a3417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac1667dfd5c274c208d1e0e622e43d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga5ac1667dfd5c274c208d1e0e622e43d1">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga5ac1667dfd5c274c208d1e0e622e43d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : DDR Scheduler - ddrsch </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa700a9928613355a90f6e34465784299"></a><a class="anchor" id="ALT_RSTMGR_BRGWARMMSK_DDRSCH"></a></p>
<p>Masks hardware sequenced warm reset for the DDR Scheduler in the NOC.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gadba006ae05984b94979894852b9e606e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gadba006ae05984b94979894852b9e606e">ALT_RSTMGR_BRGWARMMSK_DDRSCH_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gadba006ae05984b94979894852b9e606e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1593a2a824125696bb4f60bc015fc4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga1593a2a824125696bb4f60bc015fc4bd">ALT_RSTMGR_BRGWARMMSK_DDRSCH_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga1593a2a824125696bb4f60bc015fc4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5c0ea554e368e7bf7ce0543a8a63ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga8e5c0ea554e368e7bf7ce0543a8a63ca">ALT_RSTMGR_BRGWARMMSK_DDRSCH_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8e5c0ea554e368e7bf7ce0543a8a63ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab736620c7f4b68af14e08eced9e7b680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gab736620c7f4b68af14e08eced9e7b680">ALT_RSTMGR_BRGWARMMSK_DDRSCH_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:gab736620c7f4b68af14e08eced9e7b680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827e73026b750679f1f5c539f4427211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga827e73026b750679f1f5c539f4427211">ALT_RSTMGR_BRGWARMMSK_DDRSCH_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:ga827e73026b750679f1f5c539f4427211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e0f867086384dc790ed69f464ffa6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga89e0f867086384dc790ed69f464ffa6d">ALT_RSTMGR_BRGWARMMSK_DDRSCH_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga89e0f867086384dc790ed69f464ffa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5dcd2eb0f21a7d6175ded4c0c2a7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga9b5dcd2eb0f21a7d6175ded4c0c2a7c6">ALT_RSTMGR_BRGWARMMSK_DDRSCH_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:ga9b5dcd2eb0f21a7d6175ded4c0c2a7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ac87316a47ca6a7466663a693d405f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga96ac87316a47ca6a7466663a693d405f">ALT_RSTMGR_BRGWARMMSK_DDRSCH_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:ga96ac87316a47ca6a7466663a693d405f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#struct_a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k__s">ALT_RSTMGR_BRGWARMMSK_s</a></td></tr>
<tr class="separator:struct_a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf47c718646a2bfcf186b0fa22dfb0e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#gaf47c718646a2bfcf186b0fa22dfb0e29">ALT_RSTMGR_BRGWARMMSK_RESET</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:gaf47c718646a2bfcf186b0fa22dfb0e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c8912be9624cba2632838ce8cb70041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga6c8912be9624cba2632838ce8cb70041">ALT_RSTMGR_BRGWARMMSK_OFST</a>&#160;&#160;&#160;0x4c</td></tr>
<tr class="separator:ga6c8912be9624cba2632838ce8cb70041"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga72f2b8bcc4204c8ea4aedc531460aa66"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#struct_a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k__s">ALT_RSTMGR_BRGWARMMSK_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga72f2b8bcc4204c8ea4aedc531460aa66">ALT_RSTMGR_BRGWARMMSK_t</a></td></tr>
<tr class="separator:ga72f2b8bcc4204c8ea4aedc531460aa66"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k__s" id="struct_a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_RSTMGR_BRGWARMMSK_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html">ALT_RSTMGR_BRGWARMMSK</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af2d2084aad9603d28390aeed754bbd6e"></a>uint32_t</td>
<td class="fieldname">
hps2fpga: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_H2F">HPS2FPGA Bridge</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aea827b78fa69fee1b0fbc6c40f4f0a12"></a>uint32_t</td>
<td class="fieldname">
lwhps2fpga: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_LWH2F">LWHPS2FPGA Bridge</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a76622eb5ad2aae8af390cd0e33d3b289"></a>uint32_t</td>
<td class="fieldname">
fpga2hps: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2H">FPGA2HPS Bridge</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a99b2dc624509189e2d9e9813a8f5fa83"></a>uint32_t</td>
<td class="fieldname">
f2ssdram0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0">F2S SDRAM0 Bridge</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab6af2203ed3f4f5be2d595409af5206d"></a>uint32_t</td>
<td class="fieldname">
f2ssdram1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1">F2S SDRAM1 Bridge</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8ef2e5bd1f7abd064cfd158e7dde9d24"></a>uint32_t</td>
<td class="fieldname">
f2ssdram2: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2">F2S SDRAM2 Bridge</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a24c92444bf6ffcdd981ed88fae08cf2a"></a>uint32_t</td>
<td class="fieldname">
ddrsch: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_DDRSCH">DDR Scheduler</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8893ffa3ba176c5b8e1387feffa7b054"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 25</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gaa8a187e6ec5f7a92102e9abc1a551da4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_H2F_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_H2F">ALT_RSTMGR_BRGWARMMSK_H2F</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga12a772a35234df33d23f80ea8f4bb91d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_H2F_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_H2F">ALT_RSTMGR_BRGWARMMSK_H2F</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf70b4320782a10383c000808065254d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_H2F_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_H2F">ALT_RSTMGR_BRGWARMMSK_H2F</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadf1b22920f55f0bbae59442b88a8c4b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_H2F_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_H2F">ALT_RSTMGR_BRGWARMMSK_H2F</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacbec60689e2c722ee470c4c9408cc7b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_H2F_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_H2F">ALT_RSTMGR_BRGWARMMSK_H2F</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga32abaa73a3064a09cbf69d80ace17240"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_H2F_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_H2F">ALT_RSTMGR_BRGWARMMSK_H2F</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab523fa775d484803accb1df84be6fe22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_H2F_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_H2F">ALT_RSTMGR_BRGWARMMSK_H2F</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7cc13dab3e0eab99f3c7af2a7bee05e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_H2F_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_H2F">ALT_RSTMGR_BRGWARMMSK_H2F</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga34de3421f90a1395b7006bdd750340b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_LWH2F_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_LWH2F">ALT_RSTMGR_BRGWARMMSK_LWH2F</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5ebdb3060a4dad707dbd7f648fb74891"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_LWH2F_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_LWH2F">ALT_RSTMGR_BRGWARMMSK_LWH2F</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga319dc8c6df7d069428dce41a10dc6298"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_LWH2F_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_LWH2F">ALT_RSTMGR_BRGWARMMSK_LWH2F</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga52f969a30b60f3f8f6461f75452305f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_LWH2F_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_LWH2F">ALT_RSTMGR_BRGWARMMSK_LWH2F</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadcdb6e6c1394f3f27ffefca4aff8a823"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_LWH2F_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_LWH2F">ALT_RSTMGR_BRGWARMMSK_LWH2F</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0b3f3501b97b633ad8fb3a23bb8abfb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_LWH2F_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_LWH2F">ALT_RSTMGR_BRGWARMMSK_LWH2F</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3499ed77084e58ffa4c0ab165b68e923"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_LWH2F_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_LWH2F">ALT_RSTMGR_BRGWARMMSK_LWH2F</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9949a8e3908078bf3c81e669d5aa8ae8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_LWH2F_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_LWH2F">ALT_RSTMGR_BRGWARMMSK_LWH2F</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2edaa7ceb1b564d265dc252254147e8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2H_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2H">ALT_RSTMGR_BRGWARMMSK_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5c995a3c72d83a9081379a235abb4075"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2H_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2H">ALT_RSTMGR_BRGWARMMSK_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa762c1e7009e378e8aa6e2f611d8c5a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2H_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2H">ALT_RSTMGR_BRGWARMMSK_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad660286f6a08c88e8e73ddf1e0325e27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2H_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2H">ALT_RSTMGR_BRGWARMMSK_F2H</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5898aee9ed9ce1c7b20ff847cdcf8b59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2H_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2H">ALT_RSTMGR_BRGWARMMSK_F2H</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1bed48f8bafd1f93bd107443d1b9ec6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2H_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2H">ALT_RSTMGR_BRGWARMMSK_F2H</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadcd8a81ce0fa24c74fbfc862ecb1e1af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2H_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2H">ALT_RSTMGR_BRGWARMMSK_F2H</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae026d350197b5b7f906d8472dace46bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2H_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2H">ALT_RSTMGR_BRGWARMMSK_F2H</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf9a30405a68164f2d264fd295faf7114"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga098865c3efbdf1f4de5cc22390936f5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab16ff6416dd5f03e32efbd9d08cf05f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab437fd319a214bf58c2450c1ad395a02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga90d8c8797eb04a13b85d607b00970ff5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7b83013dadcd9e9cef0abc95a5890394"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8c1f4aa11feee7c666872ed236d3d677"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3c6142fd16bba9b9903916c7824954e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gacfb56a634be2a3e48b4515fc2c65e457"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga423bd0bf1aa33f62b3b6734b8b6db319"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0d68ae61ad52158290539feebd032b6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3122131478bf204e9b6b3b3544aa8050"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabeb690c4af1c165799a94f9cbe747540"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf23a112abde3c8a58e6e817243074e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb15746ca6ee294c2f1ff4616e541974"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad94ade4e620f0a8eb8e2bce2fa26c308"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga34af7d93b3bedbbe41e3487683f7fdbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga74c16ebf4131d15c7601dcf6d38b1d13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf21d08fb3db1c49507d0523daafff5b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac5b5fd2ea94fbd4829f3ca6c8371dfae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6c14b9a900a3766c2efc4e11c925e68b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7d4a0a872bd00042b4ec8000b41b3614"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7e64d48e7e4f525a35df9d8f901a3417"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5ac1667dfd5c274c208d1e0e622e43d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2">ALT_RSTMGR_BRGWARMMSK_F2SSDRAM2</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gadba006ae05984b94979894852b9e606e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_DDRSCH_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_DDRSCH">ALT_RSTMGR_BRGWARMMSK_DDRSCH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1593a2a824125696bb4f60bc015fc4bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_DDRSCH_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_DDRSCH">ALT_RSTMGR_BRGWARMMSK_DDRSCH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8e5c0ea554e368e7bf7ce0543a8a63ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_DDRSCH_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_DDRSCH">ALT_RSTMGR_BRGWARMMSK_DDRSCH</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab736620c7f4b68af14e08eced9e7b680"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_DDRSCH_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_DDRSCH">ALT_RSTMGR_BRGWARMMSK_DDRSCH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga827e73026b750679f1f5c539f4427211"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_DDRSCH_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_DDRSCH">ALT_RSTMGR_BRGWARMMSK_DDRSCH</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga89e0f867086384dc790ed69f464ffa6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_DDRSCH_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_DDRSCH">ALT_RSTMGR_BRGWARMMSK_DDRSCH</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9b5dcd2eb0f21a7d6175ded4c0c2a7c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_DDRSCH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_DDRSCH">ALT_RSTMGR_BRGWARMMSK_DDRSCH</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga96ac87316a47ca6a7466663a693d405f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_DDRSCH_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ALT_RSTMGR_BRGWARMMSK_DDRSCH">ALT_RSTMGR_BRGWARMMSK_DDRSCH</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf47c718646a2bfcf186b0fa22dfb0e29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_RESET&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html">ALT_RSTMGR_BRGWARMMSK</a> register. </p>

</div>
</div>
<a class="anchor" id="ga6c8912be9624cba2632838ce8cb70041"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_BRGWARMMSK_OFST&#160;&#160;&#160;0x4c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html">ALT_RSTMGR_BRGWARMMSK</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga72f2b8bcc4204c8ea4aedc531460aa66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#struct_a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k__s">ALT_RSTMGR_BRGWARMMSK_s</a> <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html#ga72f2b8bcc4204c8ea4aedc531460aa66">ALT_RSTMGR_BRGWARMMSK_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___b_r_g_w_a_r_m_m_s_k.html">ALT_RSTMGR_BRGWARMMSK</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
