Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 32 for port 'y_buf_addr' [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v:80]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE_Array.v" Line 1. Module PE_Array_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/PE.v" Line 1. Module PE_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Accumulator.v" Line 1. Module Accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" Line 1. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" Line 1. Module Comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" Line 1. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" Line 1. Module Comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FIFO.v" Line 1. Module FIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Comparator.v" Line 1. Module Comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" Line 1. Module MaxPooling_ReLU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" Line 1. Module MaxPooling_ReLU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MaxPooling_ReLU.v" Line 1. Module MaxPooling_ReLU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" Line 1. Module BUF1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" Line 1. Module BUF1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF1.v" Line 1. Module BUF1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" Line 1. Module BUF2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" Line 1. Module BUF2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/BUF2.v" Line 1. Module BUF2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Controller.v" Line 1. Module FC_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Layer.v" Line 2. Module FC_Layer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/MAC.v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Max_finder.v" Line 1. Module Max_finder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/FC_Bias_ROM.v" Line 1. Module FC_Bias_ROM(FILENAME="./cnn_verilog/data/fc_bias.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/Bias_ROM.v" Line 1. Module Bias_ROM(FILENAME1="./cnn_verilog/data/conv1_bias.txt",FILENAME2="./cnn_verilog/data/conv2_bias.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_controller
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.PE_default
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.MaxPooling_ReLU
Compiling module xil_defaultlib.BUF1
Compiling module xil_defaultlib.BUF2
Compiling module xil_defaultlib.FC_Controller
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.Max_finder
Compiling module xil_defaultlib.FC_Layer
Compiling module xil_defaultlib.y_buf
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="./cn...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="./cn...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="./cn...
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.FC_Bias_ROM(FILENAME="./cnn_veri...
Compiling module xil_defaultlib.xilinx_true_dual_port_no_change_...
Compiling module xil_defaultlib.Sliding_Window
Compiling module xil_defaultlib.Bias_ROM(FILENAME1="./cnn_verilo...
Compiling module xil_defaultlib.top(X_BUF_DEPTH=7840,Y_BUF_DEPTH...
Compiling module xil_defaultlib.top_cnn_default
Compiling module xil_defaultlib.tb_top_cnn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cnn_behav
