

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_67d33e4ffe4ff938d746541f95b62a0f.html">drv</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">rtc_stm32.c</div>  </div>
</div>
<div class="contents">
<a href="rtc__stm32_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="clock__stm32_8h.html" title="Low-level clocking driver for Cortex-M3 STM32.">clock_stm32.h</a>&quot;</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="preprocessor">#include &lt;<a class="code" href="compiler_8h.html" title="Additional support macros for compiler independance.">cfg/compiler.h</a>&gt;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &lt;<a class="code" href="module_8h.html" title="Debug macros for inter-module dependency checking.">cfg/module.h</a>&gt;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="debug_8h.html">cfg/debug.h</a>&gt;</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="preprocessor">#include &lt;<a class="code" href="stm32_8h.html" title="STM32F10XX registers definition.">io/stm32.h</a>&gt;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &lt;<a class="code" href="stm32__pwr_8h.html" title="STM32 Power Control.">io/stm32_pwr.h</a>&gt;</span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="preprocessor">#include &lt;<a class="code" href="power_8h.html" title="CPU power management functions.">cpu/power.h</a>&gt;</span> <span class="comment">// cpu_relax()</span>
<a name="l00048"></a>00048 
<a name="l00049"></a>00049 <span class="preprocessor">#include &lt;<a class="code" href="rtc_8h.html" title="Real-time clock interface.">drv/rtc.h</a>&gt;</span>
<a name="l00050"></a>00050 
<a name="l00051"></a>00051 <span class="comment">/* PWR registers base */</span>
<a name="l00052"></a>00052 <span class="keyword">static</span> <span class="keyword">struct </span>PWR *PWR = (<span class="keyword">struct </span>PWR *)PWR_BASE;
<a name="l00053"></a>00053 
<a name="l00054"></a>00054 <span class="comment">/* RTC clock source: LSE */</span>
<a name="l00055"></a>00055 <span class="preprocessor">#define RTC_CLKSRC  0x00000100</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="comment">/* RTC clock: 32768 Hz */</span>
<a name="l00057"></a>00057 <span class="preprocessor">#define RTC_CLOCK   32768</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="comment">/* RTC clock period (in ms) */</span>
<a name="l00059"></a>00059 <span class="preprocessor">#define RTC_PERIOD      1000</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00061"></a>00061 <span class="comment">/* RTC control register */</span>
<a name="l00062"></a>00062 <span class="preprocessor">#define RTC_CRH     (*(reg16_t *)(RTC_BASE + 0x00))</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CRL     (*(reg16_t *)(RTC_BASE + 0x04))</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a>00065 <span class="preprocessor">#define RTC_CRL_SECIE         BV(0)</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CRL_ALRIE         BV(1)</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CRL_OWIE          BV(2)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span>
<a name="l00069"></a>00069 <span class="preprocessor">#define RTC_CRL_SECF          BV(0)</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CRL_ALRF          BV(1)</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CRL_OWF           BV(2)</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CRL_RSF           BV(3)</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CRL_CNF           BV(4)</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CRL_RTOFF         BV(5)</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>
<a name="l00076"></a>00076 <span class="comment">/* RTC prescaler load register */</span>
<a name="l00077"></a>00077 <span class="preprocessor">#define RTC_PRLH    (*(reg16_t *)(RTC_BASE + 0x08))</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define RTC_PRLL    (*(reg16_t *)(RTC_BASE + 0x0c))</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span>
<a name="l00080"></a>00080 <span class="comment">/* RTC prescaler divider register */</span>
<a name="l00081"></a>00081 <span class="preprocessor">#define RTC_DIVH    (*(reg16_t *)(RTC_BASE + 0x10))</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#define RTC_DIVL    (*(reg16_t *)(RTC_BASE + 0x14))</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a>00084 <span class="comment">/* RTC counter register */</span>
<a name="l00085"></a>00085 <span class="preprocessor">#define RTC_CNTH    (*(reg16_t *)(RTC_BASE + 0x18))</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define RTC_CNTL    (*(reg16_t *)(RTC_BASE + 0x1c))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span>
<a name="l00088"></a>00088 <span class="comment">/* RTC alarm register */</span>
<a name="l00089"></a>00089 <span class="preprocessor">#define RTC_ALRH    (*(reg16_t *)(RTC_BASE + 0x20))</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define RTC_ALRL    (*(reg16_t *)(RTC_BASE + 0x24))</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span>
<a name="l00092"></a>00092 <span class="keyword">static</span> <span class="keywordtype">void</span> rtc_enterConfig(<span class="keywordtype">void</span>)
<a name="l00093"></a>00093 {
<a name="l00094"></a>00094     <span class="comment">/* Enter configuration mode */</span>
<a name="l00095"></a>00095     RTC_CRL |= RTC_CRL_CNF;
<a name="l00096"></a>00096 }
<a name="l00097"></a>00097 
<a name="l00098"></a>00098 <span class="keyword">static</span> <span class="keywordtype">void</span> rtc_exitConfig(<span class="keywordtype">void</span>)
<a name="l00099"></a>00099 {
<a name="l00100"></a>00100     <span class="comment">/* Exit from configuration mode */</span>
<a name="l00101"></a>00101     RTC_CRL &amp;= ~RTC_CRL_CNF;
<a name="l00102"></a>00102     <span class="keywordflow">while</span> (!(RTC_CRL &amp; RTC_CRL_RTOFF))
<a name="l00103"></a>00103         <a class="code" href="power_8h.html#aa0eaaa5f710ff7d97371d8053e73e692" title="Let the CPU rest in tight busy loops.">cpu_relax</a>();
<a name="l00104"></a>00104 }
<a name="l00105"></a>00105 
<a name="l00106"></a>00106 uint32_t rtc_time(<span class="keywordtype">void</span>)
<a name="l00107"></a>00107 {
<a name="l00108"></a>00108     <span class="keywordflow">return</span> (RTC_CNTH &lt;&lt; 16) | RTC_CNTL;
<a name="l00109"></a>00109 }
<a name="l00110"></a>00110 
<a name="l00111"></a>00111 <span class="keywordtype">void</span> rtc_setTime(uint32_t val)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     rtc_enterConfig();
<a name="l00114"></a>00114     RTC_CNTH = (val &gt;&gt; 16) &amp; 0xffff;
<a name="l00115"></a>00115     RTC_CNTL = val &amp; 0xffff;
<a name="l00116"></a>00116     rtc_exitConfig();
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 
<a name="l00119"></a>00119 <span class="comment">/* Initialize the RTC clock */</span>
<a name="l00120"></a>00120 <span class="keywordtype">int</span> rtc_init(<span class="keywordtype">void</span>)
<a name="l00121"></a>00121 {
<a name="l00122"></a>00122 <span class="preprocessor">#if CONFIG_KERN</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span>    <a class="code" href="module_8h.html#a76cfb5e63386e8bb4d9d9fd2e107dc6c" title="Check that module was already initialized.">MOD_CHECK</a>(proc);
<a name="l00124"></a>00124 <span class="preprocessor">#endif</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>    <span class="comment">/* Enable clock for Power interface */</span>
<a name="l00126"></a>00126     RCC-&gt;APB1ENR |= <a class="code" href="clock__stm32_8h.html#af81d02091b6e43b340c34b2f9288448f" title="RCC register: APB1 peripheral.">RCC_APB1_PWR</a>;
<a name="l00127"></a>00127 
<a name="l00128"></a>00128     <span class="comment">/* Enable access to RTC registers */</span>
<a name="l00129"></a>00129     PWR-&gt;CR |= PWR_CR_DBP;
<a name="l00130"></a>00130 
<a name="l00131"></a>00131     <span class="comment">/* Enable LSE */</span>
<a name="l00132"></a>00132     RCC-&gt;BDCR |= <a class="code" href="clock__stm32_8h.html#a00145f8814cb9a5b180d76499d97aead" title="RCC register: BCDR.">RCC_BDCR_LSEON</a>;
<a name="l00133"></a>00133     <span class="comment">/* Wait for LSE ready */</span>
<a name="l00134"></a>00134     <span class="keywordflow">while</span> (!(RCC-&gt;BDCR &amp; <a class="code" href="clock__stm32_8h.html#aafca81172ed857ce6b94582fcaada87c" title="RCC register: APB2 peripheral.">RCC_BDCR_LSERDY</a>))
<a name="l00135"></a>00135         <a class="code" href="power_8h.html#aa0eaaa5f710ff7d97371d8053e73e692" title="Let the CPU rest in tight busy loops.">cpu_relax</a>();
<a name="l00136"></a>00136 
<a name="l00137"></a>00137     <span class="comment">/* Set clock source and enable RTC peripheral */</span>
<a name="l00138"></a>00138     RCC-&gt;BDCR |= RTC_CLKSRC | <a class="code" href="clock__stm32_8h.html#a79ea6f2df75f09b17df9582037ed6a53" title="RCC register: APB2 peripheral.">RCC_BDCR_RTCEN</a>;
<a name="l00139"></a>00139 
<a name="l00140"></a>00140     rtc_enterConfig();
<a name="l00141"></a>00141 
<a name="l00142"></a>00142     <span class="comment">/* Set prescaler */</span>
<a name="l00143"></a>00143     RTC_PRLH = ((RTC_PERIOD * RTC_CLOCK / 1000 - 1) &gt;&gt; 16) &amp; 0xff;
<a name="l00144"></a>00144     RTC_PRLL = ((RTC_PERIOD * RTC_CLOCK / 1000 - 1)) &amp; 0xffff;
<a name="l00145"></a>00145 
<a name="l00146"></a>00146     rtc_exitConfig();
<a name="l00147"></a>00147 
<a name="l00148"></a>00148     <span class="comment">/* Disable access to the RTC registers */</span>
<a name="l00149"></a>00149     PWR-&gt;CR &amp;= ~PWR_CR_DBP;
<a name="l00150"></a>00150 
<a name="l00151"></a>00151     <span class="keywordflow">return</span> 0;
<a name="l00152"></a>00152 }
</pre></div></div>
</div>


