
KN2CSat.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002686  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000003e  00802000  00002686  0000271a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000e0  0080203e  0080203e  00002758  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002758  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000350  00000000  00000000  000027b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00007d83  00000000  00000000  00002b04  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000154e  00000000  00000000  0000a887  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00004c5c  00000000  00000000  0000bdd5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000ffc  00000000  00000000  00010a34  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0002753b  00000000  00000000  00011a30  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00003d05  00000000  00000000  00038f6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000002f0  00000000  00000000  0003cc70  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00009dc0  00000000  00000000  0003cf60  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
       2:	00 00       	nop
       4:	18 c1       	rjmp	.+560    	; 0x236 <__bad_interrupt>
       6:	00 00       	nop
       8:	16 c1       	rjmp	.+556    	; 0x236 <__bad_interrupt>
       a:	00 00       	nop
       c:	14 c1       	rjmp	.+552    	; 0x236 <__bad_interrupt>
       e:	00 00       	nop
      10:	12 c1       	rjmp	.+548    	; 0x236 <__bad_interrupt>
      12:	00 00       	nop
      14:	10 c1       	rjmp	.+544    	; 0x236 <__bad_interrupt>
      16:	00 00       	nop
      18:	0e c1       	rjmp	.+540    	; 0x236 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	0c c1       	rjmp	.+536    	; 0x236 <__bad_interrupt>
      1e:	00 00       	nop
      20:	0a c1       	rjmp	.+532    	; 0x236 <__bad_interrupt>
      22:	00 00       	nop
      24:	08 c1       	rjmp	.+528    	; 0x236 <__bad_interrupt>
      26:	00 00       	nop
      28:	06 c1       	rjmp	.+524    	; 0x236 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	04 c1       	rjmp	.+520    	; 0x236 <__bad_interrupt>
      2e:	00 00       	nop
      30:	02 c1       	rjmp	.+516    	; 0x236 <__bad_interrupt>
      32:	00 00       	nop
      34:	0c 94 14 0e 	jmp	0x1c28	; 0x1c28 <__vector_13>
      38:	0c 94 af 08 	jmp	0x115e	; 0x115e <__vector_14>
      3c:	0c 94 d8 08 	jmp	0x11b0	; 0x11b0 <__vector_15>
      40:	0c 94 01 09 	jmp	0x1202	; 0x1202 <__vector_16>
      44:	0c 94 2a 09 	jmp	0x1254	; 0x1254 <__vector_17>
      48:	0c 94 53 09 	jmp	0x12a6	; 0x12a6 <__vector_18>
      4c:	0c 94 7c 09 	jmp	0x12f8	; 0x12f8 <__vector_19>
      50:	0c 94 a5 09 	jmp	0x134a	; 0x134a <__vector_20>
      54:	0c 94 ce 09 	jmp	0x139c	; 0x139c <__vector_21>
      58:	0c 94 f7 09 	jmp	0x13ee	; 0x13ee <__vector_22>
      5c:	0c 94 20 0a 	jmp	0x1440	; 0x1440 <__vector_23>
      60:	ea c0       	rjmp	.+468    	; 0x236 <__bad_interrupt>
      62:	00 00       	nop
      64:	e8 c0       	rjmp	.+464    	; 0x236 <__bad_interrupt>
      66:	00 00       	nop
      68:	e6 c0       	rjmp	.+460    	; 0x236 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	e4 c0       	rjmp	.+456    	; 0x236 <__bad_interrupt>
      6e:	00 00       	nop
      70:	e2 c0       	rjmp	.+452    	; 0x236 <__bad_interrupt>
      72:	00 00       	nop
      74:	e0 c0       	rjmp	.+448    	; 0x236 <__bad_interrupt>
      76:	00 00       	nop
      78:	de c0       	rjmp	.+444    	; 0x236 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	dc c0       	rjmp	.+440    	; 0x236 <__bad_interrupt>
      7e:	00 00       	nop
      80:	da c0       	rjmp	.+436    	; 0x236 <__bad_interrupt>
      82:	00 00       	nop
      84:	d8 c0       	rjmp	.+432    	; 0x236 <__bad_interrupt>
      86:	00 00       	nop
      88:	d6 c0       	rjmp	.+428    	; 0x236 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	d4 c0       	rjmp	.+424    	; 0x236 <__bad_interrupt>
      8e:	00 00       	nop
      90:	d2 c0       	rjmp	.+420    	; 0x236 <__bad_interrupt>
      92:	00 00       	nop
      94:	d0 c0       	rjmp	.+416    	; 0x236 <__bad_interrupt>
      96:	00 00       	nop
      98:	ce c0       	rjmp	.+412    	; 0x236 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	cc c0       	rjmp	.+408    	; 0x236 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	ca c0       	rjmp	.+404    	; 0x236 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c8 c0       	rjmp	.+400    	; 0x236 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	c6 c0       	rjmp	.+396    	; 0x236 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	c4 c0       	rjmp	.+392    	; 0x236 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	c2 c0       	rjmp	.+388    	; 0x236 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c0 c0       	rjmp	.+384    	; 0x236 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	be c0       	rjmp	.+380    	; 0x236 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 ba 0b 	jmp	0x1774	; 0x1774 <__vector_47>
      c0:	0c 94 e3 0b 	jmp	0x17c6	; 0x17c6 <__vector_48>
      c4:	0c 94 0c 0c 	jmp	0x1818	; 0x1818 <__vector_49>
      c8:	0c 94 35 0c 	jmp	0x186a	; 0x186a <__vector_50>
      cc:	0c 94 5e 0c 	jmp	0x18bc	; 0x18bc <__vector_51>
      d0:	0c 94 87 0c 	jmp	0x190e	; 0x190e <__vector_52>
      d4:	b0 c0       	rjmp	.+352    	; 0x236 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	ae c0       	rjmp	.+348    	; 0x236 <__bad_interrupt>
      da:	00 00       	nop
      dc:	ac c0       	rjmp	.+344    	; 0x236 <__bad_interrupt>
      de:	00 00       	nop
      e0:	aa c0       	rjmp	.+340    	; 0x236 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	a8 c0       	rjmp	.+336    	; 0x236 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	a6 c0       	rjmp	.+332    	; 0x236 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	a4 c0       	rjmp	.+328    	; 0x236 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	a2 c0       	rjmp	.+324    	; 0x236 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a0 c0       	rjmp	.+320    	; 0x236 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	9e c0       	rjmp	.+316    	; 0x236 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	9c c0       	rjmp	.+312    	; 0x236 <__bad_interrupt>
      fe:	00 00       	nop
     100:	9a c0       	rjmp	.+308    	; 0x236 <__bad_interrupt>
     102:	00 00       	nop
     104:	98 c0       	rjmp	.+304    	; 0x236 <__bad_interrupt>
     106:	00 00       	nop
     108:	96 c0       	rjmp	.+300    	; 0x236 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	94 c0       	rjmp	.+296    	; 0x236 <__bad_interrupt>
     10e:	00 00       	nop
     110:	92 c0       	rjmp	.+292    	; 0x236 <__bad_interrupt>
     112:	00 00       	nop
     114:	90 c0       	rjmp	.+288    	; 0x236 <__bad_interrupt>
     116:	00 00       	nop
     118:	8e c0       	rjmp	.+284    	; 0x236 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	8c c0       	rjmp	.+280    	; 0x236 <__bad_interrupt>
     11e:	00 00       	nop
     120:	8a c0       	rjmp	.+276    	; 0x236 <__bad_interrupt>
     122:	00 00       	nop
     124:	88 c0       	rjmp	.+272    	; 0x236 <__bad_interrupt>
     126:	00 00       	nop
     128:	86 c0       	rjmp	.+268    	; 0x236 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	84 c0       	rjmp	.+264    	; 0x236 <__bad_interrupt>
     12e:	00 00       	nop
     130:	82 c0       	rjmp	.+260    	; 0x236 <__bad_interrupt>
     132:	00 00       	nop
     134:	0c 94 39 0e 	jmp	0x1c72	; 0x1c72 <__vector_77>
     138:	0c 94 49 0a 	jmp	0x1492	; 0x1492 <__vector_78>
     13c:	0c 94 72 0a 	jmp	0x14e4	; 0x14e4 <__vector_79>
     140:	0c 94 9b 0a 	jmp	0x1536	; 0x1536 <__vector_80>
     144:	0c 94 c4 0a 	jmp	0x1588	; 0x1588 <__vector_81>
     148:	0c 94 ed 0a 	jmp	0x15da	; 0x15da <__vector_82>
     14c:	0c 94 16 0b 	jmp	0x162c	; 0x162c <__vector_83>
     150:	0c 94 3f 0b 	jmp	0x167e	; 0x167e <__vector_84>
     154:	0c 94 68 0b 	jmp	0x16d0	; 0x16d0 <__vector_85>
     158:	0c 94 91 0b 	jmp	0x1722	; 0x1722 <__vector_86>
     15c:	6c c0       	rjmp	.+216    	; 0x236 <__bad_interrupt>
     15e:	00 00       	nop
     160:	6a c0       	rjmp	.+212    	; 0x236 <__bad_interrupt>
     162:	00 00       	nop
     164:	68 c0       	rjmp	.+208    	; 0x236 <__bad_interrupt>
     166:	00 00       	nop
     168:	66 c0       	rjmp	.+204    	; 0x236 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	64 c0       	rjmp	.+200    	; 0x236 <__bad_interrupt>
     16e:	00 00       	nop
     170:	62 c0       	rjmp	.+196    	; 0x236 <__bad_interrupt>
     172:	00 00       	nop
     174:	60 c0       	rjmp	.+192    	; 0x236 <__bad_interrupt>
     176:	00 00       	nop
     178:	5e c0       	rjmp	.+188    	; 0x236 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	5c c0       	rjmp	.+184    	; 0x236 <__bad_interrupt>
     17e:	00 00       	nop
     180:	5a c0       	rjmp	.+180    	; 0x236 <__bad_interrupt>
     182:	00 00       	nop
     184:	58 c0       	rjmp	.+176    	; 0x236 <__bad_interrupt>
     186:	00 00       	nop
     188:	56 c0       	rjmp	.+172    	; 0x236 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	54 c0       	rjmp	.+168    	; 0x236 <__bad_interrupt>
     18e:	00 00       	nop
     190:	52 c0       	rjmp	.+164    	; 0x236 <__bad_interrupt>
     192:	00 00       	nop
     194:	50 c0       	rjmp	.+160    	; 0x236 <__bad_interrupt>
     196:	00 00       	nop
     198:	4e c0       	rjmp	.+156    	; 0x236 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	4c c0       	rjmp	.+152    	; 0x236 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	4a c0       	rjmp	.+148    	; 0x236 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	48 c0       	rjmp	.+144    	; 0x236 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	46 c0       	rjmp	.+140    	; 0x236 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	44 c0       	rjmp	.+136    	; 0x236 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	42 c0       	rjmp	.+132    	; 0x236 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	40 c0       	rjmp	.+128    	; 0x236 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	3e c0       	rjmp	.+124    	; 0x236 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	3c c0       	rjmp	.+120    	; 0x236 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	3a c0       	rjmp	.+116    	; 0x236 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	38 c0       	rjmp	.+112    	; 0x236 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	36 c0       	rjmp	.+108    	; 0x236 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	34 c0       	rjmp	.+104    	; 0x236 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	32 c0       	rjmp	.+100    	; 0x236 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	30 c0       	rjmp	.+96     	; 0x236 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	2e c0       	rjmp	.+92     	; 0x236 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	2c c0       	rjmp	.+88     	; 0x236 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	2a c0       	rjmp	.+84     	; 0x236 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	28 c0       	rjmp	.+80     	; 0x236 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	26 c0       	rjmp	.+76     	; 0x236 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	24 c0       	rjmp	.+72     	; 0x236 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	22 c0       	rjmp	.+68     	; 0x236 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	20 c0       	rjmp	.+64     	; 0x236 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	1e c0       	rjmp	.+60     	; 0x236 <__bad_interrupt>
	...

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	cd bf       	out	0x3d, r28	; 61
     204:	df e2       	ldi	r29, 0x2F	; 47
     206:	de bf       	out	0x3e, r29	; 62

00000208 <__do_copy_data>:
     208:	10 e2       	ldi	r17, 0x20	; 32
     20a:	a0 e0       	ldi	r26, 0x00	; 0
     20c:	b0 e2       	ldi	r27, 0x20	; 32
     20e:	e6 e8       	ldi	r30, 0x86	; 134
     210:	f6 e2       	ldi	r31, 0x26	; 38
     212:	02 c0       	rjmp	.+4      	; 0x218 <__do_copy_data+0x10>
     214:	05 90       	lpm	r0, Z+
     216:	0d 92       	st	X+, r0
     218:	ae 33       	cpi	r26, 0x3E	; 62
     21a:	b1 07       	cpc	r27, r17
     21c:	d9 f7       	brne	.-10     	; 0x214 <__do_copy_data+0xc>

0000021e <__do_clear_bss>:
     21e:	21 e2       	ldi	r18, 0x21	; 33
     220:	ae e3       	ldi	r26, 0x3E	; 62
     222:	b0 e2       	ldi	r27, 0x20	; 32
     224:	01 c0       	rjmp	.+2      	; 0x228 <.do_clear_bss_start>

00000226 <.do_clear_bss_loop>:
     226:	1d 92       	st	X+, r1

00000228 <.do_clear_bss_start>:
     228:	ae 31       	cpi	r26, 0x1E	; 30
     22a:	b2 07       	cpc	r27, r18
     22c:	e1 f7       	brne	.-8      	; 0x226 <.do_clear_bss_loop>
     22e:	0e 94 06 0e 	call	0x1c0c	; 0x1c0c <main>
     232:	0c 94 41 13 	jmp	0x2682	; 0x2682 <_exit>

00000236 <__bad_interrupt>:
     236:	e4 ce       	rjmp	.-568    	; 0x0 <__vectors>

00000238 <MS5611_calculate>:
	MS5611_calculate(MS5611.n[0],MS5611.n[1],MS5611.n[2],MS5611.n[3],MS5611.n[4],MS5611.n[5],MS5611.m[0],MS5611.m[1]);
}


void MS5611_calculate(unsigned int C1,unsigned int C2,unsigned int C3,unsigned int C4,unsigned int C5,unsigned int C6,long int D1,long int D2)
{
     238:	2f 92       	push	r2
     23a:	3f 92       	push	r3
     23c:	4f 92       	push	r4
     23e:	5f 92       	push	r5
     240:	6f 92       	push	r6
     242:	7f 92       	push	r7
     244:	8f 92       	push	r8
     246:	9f 92       	push	r9
     248:	af 92       	push	r10
     24a:	bf 92       	push	r11
     24c:	cf 92       	push	r12
     24e:	df 92       	push	r13
     250:	ef 92       	push	r14
     252:	ff 92       	push	r15
     254:	0f 93       	push	r16
     256:	1f 93       	push	r17
     258:	cf 93       	push	r28
     25a:	df 93       	push	r29
     25c:	cd b7       	in	r28, 0x3d	; 61
     25e:	de b7       	in	r29, 0x3e	; 62
     260:	64 97       	sbiw	r28, 0x14	; 20
     262:	cd bf       	out	0x3d, r28	; 61
     264:	de bf       	out	0x3e, r29	; 62
     266:	4c 01       	movw	r8, r24
     268:	3b 01       	movw	r6, r22
     26a:	4d 87       	std	Y+13, r20	; 0x0d
     26c:	5e 87       	std	Y+14, r21	; 0x0e
     26e:	19 01       	movw	r2, r18
	//float T2=0;
	
	long int pressure; //baraye chaap
	long int temperature;
	
	dT=(long int)D2-(long int)(C5*pow(2,8));
     270:	b8 01       	movw	r22, r16
     272:	80 e0       	ldi	r24, 0x00	; 0
     274:	90 e0       	ldi	r25, 0x00	; 0
     276:	0e 94 4d 0f 	call	0x1e9a	; 0x1e9a <__floatunsisf>
     27a:	20 e0       	ldi	r18, 0x00	; 0
     27c:	30 e0       	ldi	r19, 0x00	; 0
     27e:	40 e8       	ldi	r20, 0x80	; 128
     280:	53 e4       	ldi	r21, 0x43	; 67
     282:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     286:	0e 94 1c 0f 	call	0x1e38	; 0x1e38 <__fixsfsi>
     28a:	29 a5       	ldd	r18, Y+41	; 0x29
     28c:	3a a5       	ldd	r19, Y+42	; 0x2a
     28e:	4b a5       	ldd	r20, Y+43	; 0x2b
     290:	5c a5       	ldd	r21, Y+44	; 0x2c
     292:	26 1b       	sub	r18, r22
     294:	37 0b       	sbc	r19, r23
     296:	48 0b       	sbc	r20, r24
     298:	59 0b       	sbc	r21, r25
     29a:	ca 01       	movw	r24, r20
     29c:	b9 01       	movw	r22, r18
	TEMP=(2000+(C6/(float)pow(2,23))*dT)/100;
     29e:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <__floatsisf>
     2a2:	69 83       	std	Y+1, r22	; 0x01
     2a4:	7a 83       	std	Y+2, r23	; 0x02
     2a6:	8b 83       	std	Y+3, r24	; 0x03
     2a8:	9c 83       	std	Y+4, r25	; 0x04
     2aa:	b7 01       	movw	r22, r14
     2ac:	80 e0       	ldi	r24, 0x00	; 0
     2ae:	90 e0       	ldi	r25, 0x00	; 0
     2b0:	0e 94 4d 0f 	call	0x1e9a	; 0x1e9a <__floatunsisf>
     2b4:	20 e0       	ldi	r18, 0x00	; 0
     2b6:	30 e0       	ldi	r19, 0x00	; 0
     2b8:	40 e0       	ldi	r20, 0x00	; 0
     2ba:	54 e3       	ldi	r21, 0x34	; 52
     2bc:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     2c0:	29 81       	ldd	r18, Y+1	; 0x01
     2c2:	3a 81       	ldd	r19, Y+2	; 0x02
     2c4:	4b 81       	ldd	r20, Y+3	; 0x03
     2c6:	5c 81       	ldd	r21, Y+4	; 0x04
     2c8:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     2cc:	20 e0       	ldi	r18, 0x00	; 0
     2ce:	30 e0       	ldi	r19, 0x00	; 0
     2d0:	4a ef       	ldi	r20, 0xFA	; 250
     2d2:	54 e4       	ldi	r21, 0x44	; 68
     2d4:	0e 94 4c 0e 	call	0x1c98	; 0x1c98 <__addsf3>
     2d8:	20 e0       	ldi	r18, 0x00	; 0
     2da:	30 e0       	ldi	r19, 0x00	; 0
     2dc:	48 ec       	ldi	r20, 0xC8	; 200
     2de:	52 e4       	ldi	r21, 0x42	; 66
     2e0:	0e 94 b4 0e 	call	0x1d68	; 0x1d68 <__divsf3>
     2e4:	69 87       	std	Y+9, r22	; 0x09
     2e6:	7a 87       	std	Y+10, r23	; 0x0a
     2e8:	8b 87       	std	Y+11, r24	; 0x0b
     2ea:	9c 87       	std	Y+12, r25	; 0x0c
	OFF=pow(2,16)/16*C2+dT/pow(2,7)/16*C4;
     2ec:	b3 01       	movw	r22, r6
     2ee:	80 e0       	ldi	r24, 0x00	; 0
     2f0:	90 e0       	ldi	r25, 0x00	; 0
     2f2:	0e 94 4d 0f 	call	0x1e9a	; 0x1e9a <__floatunsisf>
     2f6:	20 e0       	ldi	r18, 0x00	; 0
     2f8:	30 e0       	ldi	r19, 0x00	; 0
     2fa:	40 e8       	ldi	r20, 0x80	; 128
     2fc:	55 e4       	ldi	r21, 0x45	; 69
     2fe:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     302:	69 8b       	std	Y+17, r22	; 0x11
     304:	7a 8b       	std	Y+18, r23	; 0x12
     306:	8b 8b       	std	Y+19, r24	; 0x13
     308:	9c 8b       	std	Y+20, r25	; 0x14
     30a:	20 e0       	ldi	r18, 0x00	; 0
     30c:	30 e0       	ldi	r19, 0x00	; 0
     30e:	40 e0       	ldi	r20, 0x00	; 0
     310:	5c e3       	ldi	r21, 0x3C	; 60
     312:	69 81       	ldd	r22, Y+1	; 0x01
     314:	7a 81       	ldd	r23, Y+2	; 0x02
     316:	8b 81       	ldd	r24, Y+3	; 0x03
     318:	9c 81       	ldd	r25, Y+4	; 0x04
     31a:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     31e:	20 e0       	ldi	r18, 0x00	; 0
     320:	30 e0       	ldi	r19, 0x00	; 0
     322:	40 e8       	ldi	r20, 0x80	; 128
     324:	5d e3       	ldi	r21, 0x3D	; 61
     326:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     32a:	2b 01       	movw	r4, r22
     32c:	3c 01       	movw	r6, r24
     32e:	b1 01       	movw	r22, r2
     330:	80 e0       	ldi	r24, 0x00	; 0
     332:	90 e0       	ldi	r25, 0x00	; 0
     334:	0e 94 4d 0f 	call	0x1e9a	; 0x1e9a <__floatunsisf>
     338:	9b 01       	movw	r18, r22
     33a:	ac 01       	movw	r20, r24
     33c:	c3 01       	movw	r24, r6
     33e:	b2 01       	movw	r22, r4
     340:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     344:	9b 01       	movw	r18, r22
     346:	ac 01       	movw	r20, r24
     348:	69 89       	ldd	r22, Y+17	; 0x11
     34a:	7a 89       	ldd	r23, Y+18	; 0x12
     34c:	8b 89       	ldd	r24, Y+19	; 0x13
     34e:	9c 89       	ldd	r25, Y+20	; 0x14
     350:	0e 94 4c 0e 	call	0x1c98	; 0x1c98 <__addsf3>
     354:	0e 94 1c 0f 	call	0x1e38	; 0x1e38 <__fixsfsi>
     358:	2b 01       	movw	r4, r22
     35a:	3c 01       	movw	r6, r24
	SENS=pow(2,15)/8*C1+dT/pow(2,8)/8*C3;
     35c:	b4 01       	movw	r22, r8
     35e:	80 e0       	ldi	r24, 0x00	; 0
     360:	90 e0       	ldi	r25, 0x00	; 0
     362:	0e 94 4d 0f 	call	0x1e9a	; 0x1e9a <__floatunsisf>
     366:	20 e0       	ldi	r18, 0x00	; 0
     368:	30 e0       	ldi	r19, 0x00	; 0
     36a:	40 e8       	ldi	r20, 0x80	; 128
     36c:	55 e4       	ldi	r21, 0x45	; 69
     36e:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     372:	6d 83       	std	Y+5, r22	; 0x05
     374:	7e 83       	std	Y+6, r23	; 0x06
     376:	8f 83       	std	Y+7, r24	; 0x07
     378:	98 87       	std	Y+8, r25	; 0x08
     37a:	20 e0       	ldi	r18, 0x00	; 0
     37c:	30 e0       	ldi	r19, 0x00	; 0
     37e:	40 e8       	ldi	r20, 0x80	; 128
     380:	5b e3       	ldi	r21, 0x3B	; 59
     382:	69 81       	ldd	r22, Y+1	; 0x01
     384:	7a 81       	ldd	r23, Y+2	; 0x02
     386:	8b 81       	ldd	r24, Y+3	; 0x03
     388:	9c 81       	ldd	r25, Y+4	; 0x04
     38a:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     38e:	20 e0       	ldi	r18, 0x00	; 0
     390:	30 e0       	ldi	r19, 0x00	; 0
     392:	40 e0       	ldi	r20, 0x00	; 0
     394:	5e e3       	ldi	r21, 0x3E	; 62
     396:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     39a:	69 83       	std	Y+1, r22	; 0x01
     39c:	7a 83       	std	Y+2, r23	; 0x02
     39e:	8b 83       	std	Y+3, r24	; 0x03
     3a0:	9c 83       	std	Y+4, r25	; 0x04
     3a2:	4d 85       	ldd	r20, Y+13	; 0x0d
     3a4:	5e 85       	ldd	r21, Y+14	; 0x0e
     3a6:	ba 01       	movw	r22, r20
     3a8:	80 e0       	ldi	r24, 0x00	; 0
     3aa:	90 e0       	ldi	r25, 0x00	; 0
     3ac:	0e 94 4d 0f 	call	0x1e9a	; 0x1e9a <__floatunsisf>
     3b0:	9b 01       	movw	r18, r22
     3b2:	ac 01       	movw	r20, r24
     3b4:	69 81       	ldd	r22, Y+1	; 0x01
     3b6:	7a 81       	ldd	r23, Y+2	; 0x02
     3b8:	8b 81       	ldd	r24, Y+3	; 0x03
     3ba:	9c 81       	ldd	r25, Y+4	; 0x04
     3bc:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     3c0:	9b 01       	movw	r18, r22
     3c2:	ac 01       	movw	r20, r24
     3c4:	6d 81       	ldd	r22, Y+5	; 0x05
     3c6:	7e 81       	ldd	r23, Y+6	; 0x06
     3c8:	8f 81       	ldd	r24, Y+7	; 0x07
     3ca:	98 85       	ldd	r25, Y+8	; 0x08
     3cc:	0e 94 4c 0e 	call	0x1c98	; 0x1c98 <__addsf3>
     3d0:	0e 94 1c 0f 	call	0x1e38	; 0x1e38 <__fixsfsi>
     3d4:	69 83       	std	Y+1, r22	; 0x01
     3d6:	7a 83       	std	Y+2, r23	; 0x02
     3d8:	8b 83       	std	Y+3, r24	; 0x03
     3da:	9c 83       	std	Y+4, r25	; 0x04

	if (TEMP<20)
     3dc:	20 e0       	ldi	r18, 0x00	; 0
     3de:	30 e0       	ldi	r19, 0x00	; 0
     3e0:	40 ea       	ldi	r20, 0xA0	; 160
     3e2:	51 e4       	ldi	r21, 0x41	; 65
     3e4:	69 85       	ldd	r22, Y+9	; 0x09
     3e6:	7a 85       	ldd	r23, Y+10	; 0x0a
     3e8:	8b 85       	ldd	r24, Y+11	; 0x0b
     3ea:	9c 85       	ldd	r25, Y+12	; 0x0c
     3ec:	0e 94 b0 0e 	call	0x1d60	; 0x1d60 <__cmpsf2>
     3f0:	88 23       	and	r24, r24
     3f2:	0c f0       	brlt	.+2      	; 0x3f6 <MS5611_calculate+0x1be>
     3f4:	bb c0       	rjmp	.+374    	; 0x56c <MS5611_calculate+0x334>
	{
		//T2=(dT/(float)pow(2,31))*dT;
		OFF2=(pow((TEMP-2000),2)/(float)2)*5;
     3f6:	20 e0       	ldi	r18, 0x00	; 0
     3f8:	30 e0       	ldi	r19, 0x00	; 0
     3fa:	4a ef       	ldi	r20, 0xFA	; 250
     3fc:	54 e4       	ldi	r21, 0x44	; 68
     3fe:	69 85       	ldd	r22, Y+9	; 0x09
     400:	7a 85       	ldd	r23, Y+10	; 0x0a
     402:	8b 85       	ldd	r24, Y+11	; 0x0b
     404:	9c 85       	ldd	r25, Y+12	; 0x0c
     406:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <__subsf3>
     40a:	9b 01       	movw	r18, r22
     40c:	ac 01       	movw	r20, r24
     40e:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     412:	6d 83       	std	Y+5, r22	; 0x05
     414:	7e 83       	std	Y+6, r23	; 0x06
     416:	8f 83       	std	Y+7, r24	; 0x07
     418:	98 87       	std	Y+8, r25	; 0x08
     41a:	20 e0       	ldi	r18, 0x00	; 0
     41c:	30 e0       	ldi	r19, 0x00	; 0
     41e:	40 e0       	ldi	r20, 0x00	; 0
     420:	5f e3       	ldi	r21, 0x3F	; 63
     422:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     426:	20 e0       	ldi	r18, 0x00	; 0
     428:	30 e0       	ldi	r19, 0x00	; 0
     42a:	40 ea       	ldi	r20, 0xA0	; 160
     42c:	50 e4       	ldi	r21, 0x40	; 64
     42e:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     432:	0e 94 1c 0f 	call	0x1e38	; 0x1e38 <__fixsfsi>
     436:	6d 87       	std	Y+13, r22	; 0x0d
     438:	7e 87       	std	Y+14, r23	; 0x0e
     43a:	8f 87       	std	Y+15, r24	; 0x0f
     43c:	98 8b       	std	Y+16, r25	; 0x10
		SENS2=(pow((TEMP-2000),2)/(float)4)*5;
     43e:	20 e0       	ldi	r18, 0x00	; 0
     440:	30 e0       	ldi	r19, 0x00	; 0
     442:	40 e8       	ldi	r20, 0x80	; 128
     444:	5e e3       	ldi	r21, 0x3E	; 62
     446:	6d 81       	ldd	r22, Y+5	; 0x05
     448:	7e 81       	ldd	r23, Y+6	; 0x06
     44a:	8f 81       	ldd	r24, Y+7	; 0x07
     44c:	98 85       	ldd	r25, Y+8	; 0x08
     44e:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     452:	20 e0       	ldi	r18, 0x00	; 0
     454:	30 e0       	ldi	r19, 0x00	; 0
     456:	40 ea       	ldi	r20, 0xA0	; 160
     458:	50 e4       	ldi	r21, 0x40	; 64
     45a:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     45e:	0e 94 1c 0f 	call	0x1e38	; 0x1e38 <__fixsfsi>
     462:	6d 83       	std	Y+5, r22	; 0x05
     464:	7e 83       	std	Y+6, r23	; 0x06
     466:	8f 83       	std	Y+7, r24	; 0x07
     468:	98 87       	std	Y+8, r25	; 0x08
		
		if (TEMP<-15)
     46a:	20 e0       	ldi	r18, 0x00	; 0
     46c:	30 e0       	ldi	r19, 0x00	; 0
     46e:	40 e7       	ldi	r20, 0x70	; 112
     470:	51 ec       	ldi	r21, 0xC1	; 193
     472:	69 85       	ldd	r22, Y+9	; 0x09
     474:	7a 85       	ldd	r23, Y+10	; 0x0a
     476:	8b 85       	ldd	r24, Y+11	; 0x0b
     478:	9c 85       	ldd	r25, Y+12	; 0x0c
     47a:	0e 94 b0 0e 	call	0x1d60	; 0x1d60 <__cmpsf2>
     47e:	88 23       	and	r24, r24
     480:	0c f0       	brlt	.+2      	; 0x484 <MS5611_calculate+0x24c>
     482:	5c c0       	rjmp	.+184    	; 0x53c <MS5611_calculate+0x304>
		{
			OFF2=OFF2+7*pow((TEMP+1500),2);
     484:	20 e0       	ldi	r18, 0x00	; 0
     486:	30 e8       	ldi	r19, 0x80	; 128
     488:	4b eb       	ldi	r20, 0xBB	; 187
     48a:	54 e4       	ldi	r21, 0x44	; 68
     48c:	69 85       	ldd	r22, Y+9	; 0x09
     48e:	7a 85       	ldd	r23, Y+10	; 0x0a
     490:	8b 85       	ldd	r24, Y+11	; 0x0b
     492:	9c 85       	ldd	r25, Y+12	; 0x0c
     494:	0e 94 4c 0e 	call	0x1c98	; 0x1c98 <__addsf3>
     498:	9b 01       	movw	r18, r22
     49a:	ac 01       	movw	r20, r24
     49c:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     4a0:	69 8b       	std	Y+17, r22	; 0x11
     4a2:	7a 8b       	std	Y+18, r23	; 0x12
     4a4:	8b 8b       	std	Y+19, r24	; 0x13
     4a6:	9c 8b       	std	Y+20, r25	; 0x14
     4a8:	6d 85       	ldd	r22, Y+13	; 0x0d
     4aa:	7e 85       	ldd	r23, Y+14	; 0x0e
     4ac:	8f 85       	ldd	r24, Y+15	; 0x0f
     4ae:	98 89       	ldd	r25, Y+16	; 0x10
     4b0:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <__floatsisf>
     4b4:	6d 87       	std	Y+13, r22	; 0x0d
     4b6:	7e 87       	std	Y+14, r23	; 0x0e
     4b8:	8f 87       	std	Y+15, r24	; 0x0f
     4ba:	98 8b       	std	Y+16, r25	; 0x10
     4bc:	20 e0       	ldi	r18, 0x00	; 0
     4be:	30 e0       	ldi	r19, 0x00	; 0
     4c0:	40 ee       	ldi	r20, 0xE0	; 224
     4c2:	50 e4       	ldi	r21, 0x40	; 64
     4c4:	69 89       	ldd	r22, Y+17	; 0x11
     4c6:	7a 89       	ldd	r23, Y+18	; 0x12
     4c8:	8b 89       	ldd	r24, Y+19	; 0x13
     4ca:	9c 89       	ldd	r25, Y+20	; 0x14
     4cc:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     4d0:	9b 01       	movw	r18, r22
     4d2:	ac 01       	movw	r20, r24
     4d4:	6d 85       	ldd	r22, Y+13	; 0x0d
     4d6:	7e 85       	ldd	r23, Y+14	; 0x0e
     4d8:	8f 85       	ldd	r24, Y+15	; 0x0f
     4da:	98 89       	ldd	r25, Y+16	; 0x10
     4dc:	0e 94 4c 0e 	call	0x1c98	; 0x1c98 <__addsf3>
     4e0:	0e 94 1c 0f 	call	0x1e38	; 0x1e38 <__fixsfsi>
     4e4:	6d 87       	std	Y+13, r22	; 0x0d
     4e6:	7e 87       	std	Y+14, r23	; 0x0e
     4e8:	8f 87       	std	Y+15, r24	; 0x0f
     4ea:	98 8b       	std	Y+16, r25	; 0x10
			SENS2=SENS2+(pow((TEMP+1500),2)/(float)2)*11;
     4ec:	6d 81       	ldd	r22, Y+5	; 0x05
     4ee:	7e 81       	ldd	r23, Y+6	; 0x06
     4f0:	8f 81       	ldd	r24, Y+7	; 0x07
     4f2:	98 85       	ldd	r25, Y+8	; 0x08
     4f4:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <__floatsisf>
     4f8:	6d 83       	std	Y+5, r22	; 0x05
     4fa:	7e 83       	std	Y+6, r23	; 0x06
     4fc:	8f 83       	std	Y+7, r24	; 0x07
     4fe:	98 87       	std	Y+8, r25	; 0x08
     500:	20 e0       	ldi	r18, 0x00	; 0
     502:	30 e0       	ldi	r19, 0x00	; 0
     504:	40 e0       	ldi	r20, 0x00	; 0
     506:	5f e3       	ldi	r21, 0x3F	; 63
     508:	69 89       	ldd	r22, Y+17	; 0x11
     50a:	7a 89       	ldd	r23, Y+18	; 0x12
     50c:	8b 89       	ldd	r24, Y+19	; 0x13
     50e:	9c 89       	ldd	r25, Y+20	; 0x14
     510:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     514:	20 e0       	ldi	r18, 0x00	; 0
     516:	30 e0       	ldi	r19, 0x00	; 0
     518:	40 e3       	ldi	r20, 0x30	; 48
     51a:	51 e4       	ldi	r21, 0x41	; 65
     51c:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     520:	9b 01       	movw	r18, r22
     522:	ac 01       	movw	r20, r24
     524:	6d 81       	ldd	r22, Y+5	; 0x05
     526:	7e 81       	ldd	r23, Y+6	; 0x06
     528:	8f 81       	ldd	r24, Y+7	; 0x07
     52a:	98 85       	ldd	r25, Y+8	; 0x08
     52c:	0e 94 4c 0e 	call	0x1c98	; 0x1c98 <__addsf3>
     530:	0e 94 1c 0f 	call	0x1e38	; 0x1e38 <__fixsfsi>
     534:	6d 83       	std	Y+5, r22	; 0x05
     536:	7e 83       	std	Y+6, r23	; 0x06
     538:	8f 83       	std	Y+7, r24	; 0x07
     53a:	98 87       	std	Y+8, r25	; 0x08
		}
		
		//TEMP=TEMP-T2;
		OFF=OFF-OFF2;
     53c:	8d 85       	ldd	r24, Y+13	; 0x0d
     53e:	9e 85       	ldd	r25, Y+14	; 0x0e
     540:	af 85       	ldd	r26, Y+15	; 0x0f
     542:	b8 89       	ldd	r27, Y+16	; 0x10
     544:	48 1a       	sub	r4, r24
     546:	59 0a       	sbc	r5, r25
     548:	6a 0a       	sbc	r6, r26
     54a:	7b 0a       	sbc	r7, r27
		SENS=SENS-SENS2;
     54c:	29 81       	ldd	r18, Y+1	; 0x01
     54e:	3a 81       	ldd	r19, Y+2	; 0x02
     550:	4b 81       	ldd	r20, Y+3	; 0x03
     552:	5c 81       	ldd	r21, Y+4	; 0x04
     554:	8d 81       	ldd	r24, Y+5	; 0x05
     556:	9e 81       	ldd	r25, Y+6	; 0x06
     558:	af 81       	ldd	r26, Y+7	; 0x07
     55a:	b8 85       	ldd	r27, Y+8	; 0x08
     55c:	28 1b       	sub	r18, r24
     55e:	39 0b       	sbc	r19, r25
     560:	4a 0b       	sbc	r20, r26
     562:	5b 0b       	sbc	r21, r27
     564:	29 83       	std	Y+1, r18	; 0x01
     566:	3a 83       	std	Y+2, r19	; 0x02
     568:	4b 83       	std	Y+3, r20	; 0x03
     56a:	5c 83       	std	Y+4, r21	; 0x04
	}
	
	
	MS5611.pres[1]=SENS/(float)pow(2,21)/(float)pow(2,15)*8*D1;
     56c:	69 81       	ldd	r22, Y+1	; 0x01
     56e:	7a 81       	ldd	r23, Y+2	; 0x02
     570:	8b 81       	ldd	r24, Y+3	; 0x03
     572:	9c 81       	ldd	r25, Y+4	; 0x04
     574:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <__floatsisf>
     578:	20 e0       	ldi	r18, 0x00	; 0
     57a:	30 e0       	ldi	r19, 0x00	; 0
     57c:	40 e0       	ldi	r20, 0x00	; 0
     57e:	55 e3       	ldi	r21, 0x35	; 53
     580:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     584:	20 e0       	ldi	r18, 0x00	; 0
     586:	30 e0       	ldi	r19, 0x00	; 0
     588:	40 e0       	ldi	r20, 0x00	; 0
     58a:	58 e3       	ldi	r21, 0x38	; 56
     58c:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     590:	20 e0       	ldi	r18, 0x00	; 0
     592:	30 e0       	ldi	r19, 0x00	; 0
     594:	40 e0       	ldi	r20, 0x00	; 0
     596:	51 e4       	ldi	r21, 0x41	; 65
     598:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     59c:	69 83       	std	Y+1, r22	; 0x01
     59e:	7a 83       	std	Y+2, r23	; 0x02
     5a0:	8b 83       	std	Y+3, r24	; 0x03
     5a2:	9c 83       	std	Y+4, r25	; 0x04
     5a4:	c6 01       	movw	r24, r12
     5a6:	b5 01       	movw	r22, r10
     5a8:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <__floatsisf>
     5ac:	9b 01       	movw	r18, r22
     5ae:	ac 01       	movw	r20, r24
     5b0:	69 81       	ldd	r22, Y+1	; 0x01
     5b2:	7a 81       	ldd	r23, Y+2	; 0x02
     5b4:	8b 81       	ldd	r24, Y+3	; 0x03
     5b6:	9c 81       	ldd	r25, Y+4	; 0x04
     5b8:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     5bc:	6b 01       	movw	r12, r22
     5be:	7c 01       	movw	r14, r24
	q=OFF/(float)pow(2,15)*16;
     5c0:	c3 01       	movw	r24, r6
     5c2:	b2 01       	movw	r22, r4
     5c4:	0e 94 4f 0f 	call	0x1e9e	; 0x1e9e <__floatsisf>
     5c8:	20 e0       	ldi	r18, 0x00	; 0
     5ca:	30 e0       	ldi	r19, 0x00	; 0
     5cc:	40 e0       	ldi	r20, 0x00	; 0
     5ce:	58 e3       	ldi	r21, 0x38	; 56
     5d0:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     5d4:	20 e0       	ldi	r18, 0x00	; 0
     5d6:	30 e0       	ldi	r19, 0x00	; 0
     5d8:	40 e8       	ldi	r20, 0x80	; 128
     5da:	51 e4       	ldi	r21, 0x41	; 65
     5dc:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     5e0:	9b 01       	movw	r18, r22
     5e2:	ac 01       	movw	r20, r24
	MS5611.pres[1]=(MS5611.pres[1]-q)/(float)100;
     5e4:	c7 01       	movw	r24, r14
     5e6:	b6 01       	movw	r22, r12
     5e8:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <__subsf3>
     5ec:	20 e0       	ldi	r18, 0x00	; 0
     5ee:	30 e0       	ldi	r19, 0x00	; 0
     5f0:	48 ec       	ldi	r20, 0xC8	; 200
     5f2:	52 e4       	ldi	r21, 0x42	; 66
     5f4:	0e 94 b4 0e 	call	0x1d68	; 0x1d68 <__divsf3>
	
	MS5611.pres[1]=MS5611.pres[1]*100;
     5f8:	20 e0       	ldi	r18, 0x00	; 0
     5fa:	30 e0       	ldi	r19, 0x00	; 0
     5fc:	48 ec       	ldi	r20, 0xC8	; 200
     5fe:	52 e4       	ldi	r21, 0x42	; 66
     600:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     604:	6b 01       	movw	r12, r22
     606:	7c 01       	movw	r14, r24
	pressure=(long int)MS5611.pres[1];
     608:	0e 94 1c 0f 	call	0x1e38	; 0x1e38 <__fixsfsi>
     60c:	46 2e       	mov	r4, r22
     60e:	57 2e       	mov	r5, r23
     610:	78 2e       	mov	r7, r24
     612:	69 2e       	mov	r6, r25
	
	if (MS5611_flag==1)  //bare aval last_data ba data barabare
     614:	80 91 00 20 	lds	r24, 0x2000
     618:	81 30       	cpi	r24, 0x01	; 1
     61a:	51 f4       	brne	.+20     	; 0x630 <MS5611_calculate+0x3f8>
	{
		MS5611.pres[0]=MS5611.pres[1];
     61c:	c0 92 8d 20 	sts	0x208D, r12
     620:	d0 92 8e 20 	sts	0x208E, r13
     624:	e0 92 8f 20 	sts	0x208F, r14
     628:	f0 92 90 20 	sts	0x2090, r15
		MS5611_flag=0;
     62c:	10 92 00 20 	sts	0x2000, r1
	}
	
	MS5611.pres[1]=MS5611.pres[0]+(0.025/(float)(0.025+1/(float)(2*(float)(3.14)*6)))*(MS5611.pres[1]-MS5611.pres[0]);    //filter
     630:	0d e8       	ldi	r16, 0x8D	; 141
     632:	10 e2       	ldi	r17, 0x20	; 32
     634:	d8 01       	movw	r26, r16
     636:	8d 90       	ld	r8, X+
     638:	9d 90       	ld	r9, X+
     63a:	ad 90       	ld	r10, X+
     63c:	bc 90       	ld	r11, X
     63e:	a5 01       	movw	r20, r10
     640:	94 01       	movw	r18, r8
     642:	c7 01       	movw	r24, r14
     644:	b6 01       	movw	r22, r12
     646:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <__subsf3>
     64a:	22 eb       	ldi	r18, 0xB2	; 178
     64c:	3a e5       	ldi	r19, 0x5A	; 90
     64e:	48 ef       	ldi	r20, 0xF8	; 248
     650:	5e e3       	ldi	r21, 0x3E	; 62
     652:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     656:	9b 01       	movw	r18, r22
     658:	ac 01       	movw	r20, r24
     65a:	c5 01       	movw	r24, r10
     65c:	b4 01       	movw	r22, r8
     65e:	0e 94 4c 0e 	call	0x1c98	; 0x1c98 <__addsf3>
     662:	60 93 91 20 	sts	0x2091, r22
     666:	70 93 92 20 	sts	0x2092, r23
     66a:	80 93 93 20 	sts	0x2093, r24
     66e:	90 93 94 20 	sts	0x2094, r25
	MS5611.pres[0]=MS5611.pres[1];
     672:	f8 01       	movw	r30, r16
     674:	60 83       	st	Z, r22
     676:	71 83       	std	Z+1, r23	; 0x01
     678:	82 83       	std	Z+2, r24	; 0x02
     67a:	93 83       	std	Z+3, r25	; 0x03

	printf2pc("Pressure: %ld\r",pressure);
     67c:	6f 92       	push	r6
     67e:	7f 92       	push	r7
     680:	5f 92       	push	r5
     682:	4f 92       	push	r4
     684:	82 e0       	ldi	r24, 0x02	; 2
     686:	90 e2       	ldi	r25, 0x20	; 32
     688:	9f 93       	push	r25
     68a:	8f 93       	push	r24
     68c:	02 eb       	ldi	r16, 0xB2	; 178
     68e:	10 e2       	ldi	r17, 0x20	; 32
     690:	1f 93       	push	r17
     692:	0f 93       	push	r16
     694:	0e 94 88 10 	call	0x2110	; 0x2110 <sprintf>
     698:	9a d1       	rcall	.+820    	; 0x9ce <UART_SEND>
	TEMP=TEMP*100;
     69a:	20 e0       	ldi	r18, 0x00	; 0
     69c:	30 e0       	ldi	r19, 0x00	; 0
     69e:	48 ec       	ldi	r20, 0xC8	; 200
     6a0:	52 e4       	ldi	r21, 0x42	; 66
     6a2:	69 85       	ldd	r22, Y+9	; 0x09
     6a4:	7a 85       	ldd	r23, Y+10	; 0x0a
     6a6:	8b 85       	ldd	r24, Y+11	; 0x0b
     6a8:	9c 85       	ldd	r25, Y+12	; 0x0c
     6aa:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
	temperature=(long int)TEMP;
     6ae:	0e 94 1c 0f 	call	0x1e38	; 0x1e38 <__fixsfsi>
	//temperature=(long int)T2;
	printf2pc("Temperature: %ld\r\r",temperature);
     6b2:	9f 93       	push	r25
     6b4:	8f 93       	push	r24
     6b6:	7f 93       	push	r23
     6b8:	6f 93       	push	r22
     6ba:	81 e1       	ldi	r24, 0x11	; 17
     6bc:	90 e2       	ldi	r25, 0x20	; 32
     6be:	9f 93       	push	r25
     6c0:	8f 93       	push	r24
     6c2:	1f 93       	push	r17
     6c4:	0f 93       	push	r16
     6c6:	0e 94 88 10 	call	0x2110	; 0x2110 <sprintf>
     6ca:	81 d1       	rcall	.+770    	; 0x9ce <UART_SEND>
     6cc:	cd bf       	out	0x3d, r28	; 61
     6ce:	de bf       	out	0x3e, r29	; 62

}
     6d0:	64 96       	adiw	r28, 0x14	; 20
     6d2:	cd bf       	out	0x3d, r28	; 61
     6d4:	de bf       	out	0x3e, r29	; 62
     6d6:	df 91       	pop	r29
     6d8:	cf 91       	pop	r28
     6da:	1f 91       	pop	r17
     6dc:	0f 91       	pop	r16
     6de:	ff 90       	pop	r15
     6e0:	ef 90       	pop	r14
     6e2:	df 90       	pop	r13
     6e4:	cf 90       	pop	r12
     6e6:	bf 90       	pop	r11
     6e8:	af 90       	pop	r10
     6ea:	9f 90       	pop	r9
     6ec:	8f 90       	pop	r8
     6ee:	7f 90       	pop	r7
     6f0:	6f 90       	pop	r6
     6f2:	5f 90       	pop	r5
     6f4:	4f 90       	pop	r4
     6f6:	3f 90       	pop	r3
     6f8:	2f 90       	pop	r2
     6fa:	08 95       	ret

000006fc <MS5611_reset>:



 void MS5611_reset(void)
 {
     6fc:	0f 93       	push	r16
	 MS5611.ms_reset=0x1E;
     6fe:	8e e1       	ldi	r24, 0x1E	; 30
     700:	80 93 75 20 	sts	0x2075, r24
	 TWI_MasterWriteRead(&twiMaster,MS5607_ADD,&MS5611.ms_reset,1,0);
     704:	00 e0       	ldi	r16, 0x00	; 0
     706:	21 e0       	ldi	r18, 0x01	; 1
     708:	45 e7       	ldi	r20, 0x75	; 117
     70a:	50 e2       	ldi	r21, 0x20	; 32
     70c:	67 e7       	ldi	r22, 0x77	; 119
     70e:	89 e9       	ldi	r24, 0x99	; 153
     710:	90 e2       	ldi	r25, 0x20	; 32
     712:	4e d4       	rcall	.+2204   	; 0xfb0 <TWI_MasterWriteRead>
 	 while (twiMaster.status != TWIM_STATUS_READY) {
     714:	e0 eb       	ldi	r30, 0xB0	; 176
     716:	f0 e2       	ldi	r31, 0x20	; 32
     718:	80 81       	ld	r24, Z
     71a:	81 11       	cpse	r24, r1
     71c:	fd cf       	rjmp	.-6      	; 0x718 <MS5611_reset+0x1c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     71e:	8f eb       	ldi	r24, 0xBF	; 191
     720:	9d e5       	ldi	r25, 0x5D	; 93
     722:	01 97       	sbiw	r24, 0x01	; 1
     724:	f1 f7       	brne	.-4      	; 0x722 <MS5611_reset+0x26>
     726:	00 c0       	rjmp	.+0      	; 0x728 <MS5611_reset+0x2c>
     728:	00 00       	nop
      /* Wait until transaction is complete. */
      }
	 _delay_ms(3);
	
	  
 }
     72a:	0f 91       	pop	r16
     72c:	08 95       	ret

0000072e <MS5611_read_PROM>:


 
   void MS5611_read_PROM(void)
   {
     72e:	4f 92       	push	r4
     730:	5f 92       	push	r5
     732:	6f 92       	push	r6
     734:	7f 92       	push	r7
     736:	8f 92       	push	r8
     738:	9f 92       	push	r9
     73a:	af 92       	push	r10
     73c:	bf 92       	push	r11
     73e:	cf 92       	push	r12
     740:	df 92       	push	r13
     742:	ef 92       	push	r14
     744:	ff 92       	push	r15
     746:	0f 93       	push	r16
     748:	cf 93       	push	r28
     74a:	df 93       	push	r29
   	 int i;
   	 MS5611.PROM_read=0xA2;
     74c:	82 ea       	ldi	r24, 0xA2	; 162
     74e:	80 93 76 20 	sts	0x2076, r24
     752:	0f 2e       	mov	r0, r31
     754:	f9 e7       	ldi	r31, 0x79	; 121
     756:	6f 2e       	mov	r6, r31
     758:	f0 e2       	ldi	r31, 0x20	; 32
     75a:	7f 2e       	mov	r7, r31
     75c:	f0 2d       	mov	r31, r0
     75e:	0f 2e       	mov	r0, r31
     760:	f5 e8       	ldi	r31, 0x85	; 133
     762:	8f 2e       	mov	r8, r31
     764:	f0 e2       	ldi	r31, 0x20	; 32
     766:	9f 2e       	mov	r9, r31
     768:	f0 2d       	mov	r31, r0
		
   	 for(i=0;i<6;i++)
   	 {
   		  TWI_MasterWriteRead(&twiMaster,MS5607_ADD,&MS5611.PROM_read,1,2);
    		  while (twiMaster.status != TWIM_STATUS_READY) {
     76a:	c0 eb       	ldi	r28, 0xB0	; 176
     76c:	d0 e2       	ldi	r29, 0x20	; 32
    			  /* Wait until transaction is complete. */
    		  }
   		 MS5611.PROM_read=MS5611.PROM_read+2;
		 MS5611.c[0]=twiMaster.readData[0];
     76e:	0f 2e       	mov	r0, r31
     770:	f4 ea       	ldi	r31, 0xA4	; 164
     772:	af 2e       	mov	r10, r31
     774:	f0 e2       	ldi	r31, 0x20	; 32
     776:	bf 2e       	mov	r11, r31
     778:	f0 2d       	mov	r31, r0
     77a:	0f 2e       	mov	r0, r31
     77c:	f0 e7       	ldi	r31, 0x70	; 112
     77e:	cf 2e       	mov	r12, r31
     780:	f0 e2       	ldi	r31, 0x20	; 32
     782:	df 2e       	mov	r13, r31
     784:	f0 2d       	mov	r31, r0
		 MS5611.c[1]=twiMaster.readData[1];	
     786:	0f 2e       	mov	r0, r31
     788:	f5 ea       	ldi	r31, 0xA5	; 165
     78a:	ef 2e       	mov	r14, r31
     78c:	f0 e2       	ldi	r31, 0x20	; 32
     78e:	ff 2e       	mov	r15, r31
     790:	f0 2d       	mov	r31, r0
     792:	0f 2e       	mov	r0, r31
     794:	f1 e7       	ldi	r31, 0x71	; 113
     796:	4f 2e       	mov	r4, r31
     798:	f0 e2       	ldi	r31, 0x20	; 32
     79a:	5f 2e       	mov	r5, r31
     79c:	f0 2d       	mov	r31, r0
   	 int i;
   	 MS5611.PROM_read=0xA2;
		
   	 for(i=0;i<6;i++)
   	 {
   		  TWI_MasterWriteRead(&twiMaster,MS5607_ADD,&MS5611.PROM_read,1,2);
     79e:	02 e0       	ldi	r16, 0x02	; 2
     7a0:	21 e0       	ldi	r18, 0x01	; 1
     7a2:	46 e7       	ldi	r20, 0x76	; 118
     7a4:	50 e2       	ldi	r21, 0x20	; 32
     7a6:	67 e7       	ldi	r22, 0x77	; 119
     7a8:	89 e9       	ldi	r24, 0x99	; 153
     7aa:	90 e2       	ldi	r25, 0x20	; 32
     7ac:	01 d4       	rcall	.+2050   	; 0xfb0 <TWI_MasterWriteRead>
    		  while (twiMaster.status != TWIM_STATUS_READY) {
     7ae:	88 81       	ld	r24, Y
     7b0:	81 11       	cpse	r24, r1
     7b2:	fd cf       	rjmp	.-6      	; 0x7ae <MS5611_read_PROM+0x80>
    			  /* Wait until transaction is complete. */
    		  }
   		 MS5611.PROM_read=MS5611.PROM_read+2;
     7b4:	e6 e7       	ldi	r30, 0x76	; 118
     7b6:	f0 e2       	ldi	r31, 0x20	; 32
     7b8:	80 81       	ld	r24, Z
     7ba:	8e 5f       	subi	r24, 0xFE	; 254
     7bc:	80 83       	st	Z, r24
		 MS5611.c[0]=twiMaster.readData[0];
     7be:	f5 01       	movw	r30, r10
     7c0:	80 81       	ld	r24, Z
     7c2:	f6 01       	movw	r30, r12
     7c4:	80 83       	st	Z, r24
		 MS5611.c[1]=twiMaster.readData[1];	
     7c6:	f7 01       	movw	r30, r14
     7c8:	20 81       	ld	r18, Z
     7ca:	f2 01       	movw	r30, r4
     7cc:	20 83       	st	Z, r18
   		 MS5611.n[i]=(unsigned int)MS5611.c[0]*256+(unsigned int)MS5611.c[1];   //avali MSB
     7ce:	90 e0       	ldi	r25, 0x00	; 0
     7d0:	98 2f       	mov	r25, r24
     7d2:	88 27       	eor	r24, r24
     7d4:	82 0f       	add	r24, r18
     7d6:	91 1d       	adc	r25, r1
     7d8:	f3 01       	movw	r30, r6
     7da:	81 93       	st	Z+, r24
     7dc:	91 93       	st	Z+, r25
     7de:	3f 01       	movw	r6, r30
   void MS5611_read_PROM(void)
   {
   	 int i;
   	 MS5611.PROM_read=0xA2;
		
   	 for(i=0;i<6;i++)
     7e0:	e8 15       	cp	r30, r8
     7e2:	f9 05       	cpc	r31, r9
     7e4:	e1 f6       	brne	.-72     	; 0x79e <MS5611_read_PROM+0x70>
   		 MS5611.n[i]=(unsigned int)MS5611.c[0]*256+(unsigned int)MS5611.c[1];   //avali MSB
			
   	 }

  	 
   }
     7e6:	df 91       	pop	r29
     7e8:	cf 91       	pop	r28
     7ea:	0f 91       	pop	r16
     7ec:	ff 90       	pop	r15
     7ee:	ef 90       	pop	r14
     7f0:	df 90       	pop	r13
     7f2:	cf 90       	pop	r12
     7f4:	bf 90       	pop	r11
     7f6:	af 90       	pop	r10
     7f8:	9f 90       	pop	r9
     7fa:	8f 90       	pop	r8
     7fc:	7f 90       	pop	r7
     7fe:	6f 90       	pop	r6
     800:	5f 90       	pop	r5
     802:	4f 90       	pop	r4
     804:	08 95       	ret

00000806 <MS5611_D_read>:
   
   
   void MS5611_D_read(void)
   {
     806:	2f 92       	push	r2
     808:	3f 92       	push	r3
     80a:	4f 92       	push	r4
     80c:	5f 92       	push	r5
     80e:	6f 92       	push	r6
     810:	7f 92       	push	r7
     812:	8f 92       	push	r8
     814:	9f 92       	push	r9
     816:	af 92       	push	r10
     818:	bf 92       	push	r11
     81a:	cf 92       	push	r12
     81c:	df 92       	push	r13
     81e:	ef 92       	push	r14
     820:	ff 92       	push	r15
     822:	0f 93       	push	r16
     824:	cf 93       	push	r28
     826:	df 93       	push	r29
  	 
   	 int i;
   	 MS5611.read_d=0x48;
     828:	88 e4       	ldi	r24, 0x48	; 72
     82a:	80 93 77 20 	sts	0x2077, r24
   	 MS5611.ADC_read=0x00;
     82e:	10 92 78 20 	sts	0x2078, r1
     832:	0f 2e       	mov	r0, r31
     834:	f5 e8       	ldi	r31, 0x85	; 133
     836:	6f 2e       	mov	r6, r31
     838:	f0 e2       	ldi	r31, 0x20	; 32
     83a:	7f 2e       	mov	r7, r31
     83c:	f0 2d       	mov	r31, r0
     83e:	0f 2e       	mov	r0, r31
     840:	fd e8       	ldi	r31, 0x8D	; 141
     842:	8f 2e       	mov	r8, r31
     844:	f0 e2       	ldi	r31, 0x20	; 32
     846:	9f 2e       	mov	r9, r31
     848:	f0 2d       	mov	r31, r0
		
   	 for(i=0;i<2;i++)
   	 {
   		  TWI_MasterWriteRead(&twiMaster,MS5607_ADD,&MS5611.read_d,1,0);
    		  while (twiMaster.status != TWIM_STATUS_READY) {   
     84a:	c0 eb       	ldi	r28, 0xB0	; 176
     84c:	d0 e2       	ldi	r29, 0x20	; 32
   		 TWI_MasterWriteRead(&twiMaster,MS5607_ADD,&MS5611.ADC_read,1,3);
    		 while (twiMaster.status != TWIM_STATUS_READY) {    
    			 /* Wait until transaction is complete. */
    		 }
   		 MS5611.read_d=MS5611.read_d+16;
		 MS5611.d[0]=twiMaster.readData[0];
     84e:	0f 2e       	mov	r0, r31
     850:	f4 ea       	ldi	r31, 0xA4	; 164
     852:	af 2e       	mov	r10, r31
     854:	f0 e2       	ldi	r31, 0x20	; 32
     856:	bf 2e       	mov	r11, r31
     858:	f0 2d       	mov	r31, r0
     85a:	0f 2e       	mov	r0, r31
     85c:	f2 e7       	ldi	r31, 0x72	; 114
     85e:	cf 2e       	mov	r12, r31
     860:	f0 e2       	ldi	r31, 0x20	; 32
     862:	df 2e       	mov	r13, r31
     864:	f0 2d       	mov	r31, r0
		 MS5611.d[1]=twiMaster.readData[1];
     866:	0f 2e       	mov	r0, r31
     868:	f5 ea       	ldi	r31, 0xA5	; 165
     86a:	ef 2e       	mov	r14, r31
     86c:	f0 e2       	ldi	r31, 0x20	; 32
     86e:	ff 2e       	mov	r15, r31
     870:	f0 2d       	mov	r31, r0
     872:	0f 2e       	mov	r0, r31
     874:	f3 e7       	ldi	r31, 0x73	; 115
     876:	4f 2e       	mov	r4, r31
     878:	f0 e2       	ldi	r31, 0x20	; 32
     87a:	5f 2e       	mov	r5, r31
     87c:	f0 2d       	mov	r31, r0
		 MS5611.d[2]=twiMaster.readData[2];
     87e:	0f 2e       	mov	r0, r31
     880:	f6 ea       	ldi	r31, 0xA6	; 166
     882:	2f 2e       	mov	r2, r31
     884:	f0 e2       	ldi	r31, 0x20	; 32
     886:	3f 2e       	mov	r3, r31
     888:	f0 2d       	mov	r31, r0
   	 MS5611.read_d=0x48;
   	 MS5611.ADC_read=0x00;
		
   	 for(i=0;i<2;i++)
   	 {
   		  TWI_MasterWriteRead(&twiMaster,MS5607_ADD,&MS5611.read_d,1,0);
     88a:	00 e0       	ldi	r16, 0x00	; 0
     88c:	21 e0       	ldi	r18, 0x01	; 1
     88e:	47 e7       	ldi	r20, 0x77	; 119
     890:	50 e2       	ldi	r21, 0x20	; 32
     892:	67 e7       	ldi	r22, 0x77	; 119
     894:	89 e9       	ldi	r24, 0x99	; 153
     896:	90 e2       	ldi	r25, 0x20	; 32
     898:	8b d3       	rcall	.+1814   	; 0xfb0 <TWI_MasterWriteRead>
    		  while (twiMaster.status != TWIM_STATUS_READY) {   
     89a:	88 81       	ld	r24, Y
     89c:	81 11       	cpse	r24, r1
     89e:	fd cf       	rjmp	.-6      	; 0x89a <MS5611_D_read+0x94>
     8a0:	2f ef       	ldi	r18, 0xFF	; 255
     8a2:	89 ef       	ldi	r24, 0xF9	; 249
     8a4:	90 e0       	ldi	r25, 0x00	; 0
     8a6:	21 50       	subi	r18, 0x01	; 1
     8a8:	80 40       	sbci	r24, 0x00	; 0
     8aa:	90 40       	sbci	r25, 0x00	; 0
     8ac:	e1 f7       	brne	.-8      	; 0x8a6 <MS5611_D_read+0xa0>
     8ae:	00 c0       	rjmp	.+0      	; 0x8b0 <MS5611_D_read+0xaa>
     8b0:	00 00       	nop
    			  /* Wait until transaction is complete. */
    		  }
   		 _delay_ms(10);
   		 TWI_MasterWriteRead(&twiMaster,MS5607_ADD,&MS5611.ADC_read,1,3);
     8b2:	03 e0       	ldi	r16, 0x03	; 3
     8b4:	21 e0       	ldi	r18, 0x01	; 1
     8b6:	48 e7       	ldi	r20, 0x78	; 120
     8b8:	50 e2       	ldi	r21, 0x20	; 32
     8ba:	67 e7       	ldi	r22, 0x77	; 119
     8bc:	89 e9       	ldi	r24, 0x99	; 153
     8be:	90 e2       	ldi	r25, 0x20	; 32
     8c0:	77 d3       	rcall	.+1774   	; 0xfb0 <TWI_MasterWriteRead>
    		 while (twiMaster.status != TWIM_STATUS_READY) {    
     8c2:	88 81       	ld	r24, Y
     8c4:	81 11       	cpse	r24, r1
     8c6:	fd cf       	rjmp	.-6      	; 0x8c2 <MS5611_D_read+0xbc>
    			 /* Wait until transaction is complete. */
    		 }
   		 MS5611.read_d=MS5611.read_d+16;
     8c8:	e7 e7       	ldi	r30, 0x77	; 119
     8ca:	f0 e2       	ldi	r31, 0x20	; 32
     8cc:	80 81       	ld	r24, Z
     8ce:	80 5f       	subi	r24, 0xF0	; 240
     8d0:	80 83       	st	Z, r24
		 MS5611.d[0]=twiMaster.readData[0];
     8d2:	f5 01       	movw	r30, r10
     8d4:	80 81       	ld	r24, Z
     8d6:	f6 01       	movw	r30, r12
     8d8:	80 83       	st	Z, r24
		 MS5611.d[1]=twiMaster.readData[1];
     8da:	f7 01       	movw	r30, r14
     8dc:	30 81       	ld	r19, Z
     8de:	f2 01       	movw	r30, r4
     8e0:	30 83       	st	Z, r19
		 MS5611.d[2]=twiMaster.readData[2];
     8e2:	f1 01       	movw	r30, r2
     8e4:	20 81       	ld	r18, Z
     8e6:	e4 e7       	ldi	r30, 0x74	; 116
     8e8:	f0 e2       	ldi	r31, 0x20	; 32
     8ea:	20 83       	st	Z, r18
		 	
   		 MS5611.m[i]=(unsigned long int)MS5611.d[2]+(unsigned long int)MS5611.d[1]*256+(unsigned long int)MS5611.d[0]*65536;   
     8ec:	90 e0       	ldi	r25, 0x00	; 0
     8ee:	a0 e0       	ldi	r26, 0x00	; 0
     8f0:	b0 e0       	ldi	r27, 0x00	; 0
     8f2:	ba 2f       	mov	r27, r26
     8f4:	a9 2f       	mov	r26, r25
     8f6:	98 2f       	mov	r25, r24
     8f8:	88 27       	eor	r24, r24
     8fa:	83 0f       	add	r24, r19
     8fc:	91 1d       	adc	r25, r1
     8fe:	a1 1d       	adc	r26, r1
     900:	b1 1d       	adc	r27, r1
     902:	ba 2f       	mov	r27, r26
     904:	a9 2f       	mov	r26, r25
     906:	98 2f       	mov	r25, r24
     908:	88 27       	eor	r24, r24
     90a:	82 0f       	add	r24, r18
     90c:	91 1d       	adc	r25, r1
     90e:	a1 1d       	adc	r26, r1
     910:	b1 1d       	adc	r27, r1
     912:	f3 01       	movw	r30, r6
     914:	81 93       	st	Z+, r24
     916:	91 93       	st	Z+, r25
     918:	a1 93       	st	Z+, r26
     91a:	b1 93       	st	Z+, r27
     91c:	3f 01       	movw	r6, r30
  	 
   	 int i;
   	 MS5611.read_d=0x48;
   	 MS5611.ADC_read=0x00;
		
   	 for(i=0;i<2;i++)
     91e:	e8 15       	cp	r30, r8
     920:	f9 05       	cpc	r31, r9
     922:	09 f0       	breq	.+2      	; 0x926 <MS5611_D_read+0x120>
     924:	b2 cf       	rjmp	.-156    	; 0x88a <MS5611_D_read+0x84>
   		 MS5611.m[i]=(unsigned long int)MS5611.d[2]+(unsigned long int)MS5611.d[1]*256+(unsigned long int)MS5611.d[0]*65536;   
   	 }
  
  	 
  
     926:	df 91       	pop	r29
     928:	cf 91       	pop	r28
     92a:	0f 91       	pop	r16
     92c:	ff 90       	pop	r15
     92e:	ef 90       	pop	r14
     930:	df 90       	pop	r13
     932:	cf 90       	pop	r12
     934:	bf 90       	pop	r11
     936:	af 90       	pop	r10
     938:	9f 90       	pop	r9
     93a:	8f 90       	pop	r8
     93c:	7f 90       	pop	r7
     93e:	6f 90       	pop	r6
     940:	5f 90       	pop	r5
     942:	4f 90       	pop	r4
     944:	3f 90       	pop	r3
     946:	2f 90       	pop	r2
     948:	08 95       	ret

0000094a <MS5611_measure>:

uint8_t MS5611_flag=1;


void MS5611_measure(void)
{
     94a:	af 92       	push	r10
     94c:	bf 92       	push	r11
     94e:	cf 92       	push	r12
     950:	df 92       	push	r13
     952:	ef 92       	push	r14
     954:	ff 92       	push	r15
     956:	0f 93       	push	r16
     958:	1f 93       	push	r17
	MS5611_read_PROM();
     95a:	e9 de       	rcall	.-558    	; 0x72e <MS5611_read_PROM>
	MS5611_D_read();
     95c:	54 df       	rcall	.-344    	; 0x806 <MS5611_D_read>
	MS5611_calculate(MS5611.n[0],MS5611.n[1],MS5611.n[2],MS5611.n[3],MS5611.n[4],MS5611.n[5],MS5611.m[0],MS5611.m[1]);
     95e:	a0 90 85 20 	lds	r10, 0x2085
     962:	b0 90 86 20 	lds	r11, 0x2086
     966:	c0 90 87 20 	lds	r12, 0x2087
     96a:	d0 90 88 20 	lds	r13, 0x2088
     96e:	e0 90 83 20 	lds	r14, 0x2083
     972:	f0 90 84 20 	lds	r15, 0x2084
     976:	00 91 81 20 	lds	r16, 0x2081
     97a:	10 91 82 20 	lds	r17, 0x2082
     97e:	20 91 7f 20 	lds	r18, 0x207F
     982:	30 91 80 20 	lds	r19, 0x2080
     986:	40 91 7d 20 	lds	r20, 0x207D
     98a:	50 91 7e 20 	lds	r21, 0x207E
     98e:	60 91 7b 20 	lds	r22, 0x207B
     992:	70 91 7c 20 	lds	r23, 0x207C
     996:	e9 e8       	ldi	r30, 0x89	; 137
     998:	f0 e2       	ldi	r31, 0x20	; 32
     99a:	83 81       	ldd	r24, Z+3	; 0x03
     99c:	8f 93       	push	r24
     99e:	82 81       	ldd	r24, Z+2	; 0x02
     9a0:	8f 93       	push	r24
     9a2:	81 81       	ldd	r24, Z+1	; 0x01
     9a4:	8f 93       	push	r24
     9a6:	80 81       	ld	r24, Z
     9a8:	8f 93       	push	r24
     9aa:	80 91 79 20 	lds	r24, 0x2079
     9ae:	90 91 7a 20 	lds	r25, 0x207A
     9b2:	42 dc       	rcall	.-1916   	; 0x238 <MS5611_calculate>
     9b4:	0f 90       	pop	r0
     9b6:	0f 90       	pop	r0
     9b8:	0f 90       	pop	r0
     9ba:	0f 90       	pop	r0
}
     9bc:	1f 91       	pop	r17
     9be:	0f 91       	pop	r16
     9c0:	ff 90       	pop	r15
     9c2:	ef 90       	pop	r14
     9c4:	df 90       	pop	r13
     9c6:	cf 90       	pop	r12
     9c8:	bf 90       	pop	r11
     9ca:	af 90       	pop	r10
     9cc:	08 95       	ret

000009ce <UART_SEND>:
#include "setting.h"
#include "MS5611.h"

char buffer[100];
void UART_SEND(int l)
{
     9ce:	0f 93       	push	r16
     9d0:	1f 93       	push	r17
     9d2:	cf 93       	push	r28
     9d4:	df 93       	push	r29
	int i;
	for(i=0;i<l;i++)
     9d6:	18 16       	cp	r1, r24
     9d8:	19 06       	cpc	r1, r25
     9da:	6c f4       	brge	.+26     	; 0x9f6 <UART_SEND+0x28>
     9dc:	c2 eb       	ldi	r28, 0xB2	; 178
     9de:	d0 e2       	ldi	r29, 0x20	; 32
     9e0:	8c 01       	movw	r16, r24
     9e2:	0e 54       	subi	r16, 0x4E	; 78
     9e4:	1f 4d       	sbci	r17, 0xDF	; 223
	usart_putchar(&USARTD0,buffer[i]);
     9e6:	69 91       	ld	r22, Y+
     9e8:	80 ea       	ldi	r24, 0xA0	; 160
     9ea:	99 e0       	ldi	r25, 0x09	; 9
     9ec:	0e 94 f8 0c 	call	0x19f0	; 0x19f0 <usart_putchar>

char buffer[100];
void UART_SEND(int l)
{
	int i;
	for(i=0;i<l;i++)
     9f0:	c0 17       	cp	r28, r16
     9f2:	d1 07       	cpc	r29, r17
     9f4:	c1 f7       	brne	.-16     	; 0x9e6 <UART_SEND+0x18>
	usart_putchar(&USARTD0,buffer[i]);
	
}
     9f6:	df 91       	pop	r29
     9f8:	cf 91       	pop	r28
     9fa:	1f 91       	pop	r17
     9fc:	0f 91       	pop	r16
     9fe:	08 95       	ret

00000a00 <En_RC32M>:


void En_RC32M(void)
{
	// Start RC32M OSC
	OSC_CTRL |= OSC_RC32MEN_bm;
     a00:	e0 e5       	ldi	r30, 0x50	; 80
     a02:	f0 e0       	ldi	r31, 0x00	; 0
     a04:	80 81       	ld	r24, Z
     a06:	82 60       	ori	r24, 0x02	; 2
     a08:	80 83       	st	Z, r24
	while(!(OSC_STATUS & OSC_RC32MRDY_bm));
     a0a:	e1 e5       	ldi	r30, 0x51	; 81
     a0c:	f0 e0       	ldi	r31, 0x00	; 0
     a0e:	80 81       	ld	r24, Z
     a10:	81 ff       	sbrs	r24, 1
     a12:	fd cf       	rjmp	.-6      	; 0xa0e <En_RC32M+0xe>

	// Select the system clock source: 32 MHz Internal RC Osc.
	CCP = CCP_IOREG_gc;
     a14:	88 ed       	ldi	r24, 0xD8	; 216
     a16:	84 bf       	out	0x34, r24	; 52
	CLK_CTRL = CLK_SCLKSEL_RC32M_gc;
     a18:	81 e0       	ldi	r24, 0x01	; 1
     a1a:	80 93 40 00 	sts	0x0040, r24

	// Disable the unused oscillators: 2 MHz, internal 32 kHz, external clock/crystal oscillator, PLL
	OSC_CTRL &= ~(OSC_RC2MEN_bm | OSC_RC32KEN_bm | OSC_XOSCEN_bm | OSC_PLLEN_bm);
     a1e:	e0 e5       	ldi	r30, 0x50	; 80
     a20:	f0 e0       	ldi	r31, 0x00	; 0
     a22:	80 81       	ld	r24, Z
     a24:	82 7e       	andi	r24, 0xE2	; 226
     a26:	80 83       	st	Z, r24
     a28:	08 95       	ret

00000a2a <PORT_init>:
};

void PORT_init(void)
{

	PORTE_DIRSET = LED_Blue_PIN_bm;  //LED
     a2a:	88 e0       	ldi	r24, 0x08	; 8
     a2c:	80 93 81 06 	sts	0x0681, r24
	PORTE_OUTCLR = LED_Blue_PIN_bm;  //LED
     a30:	80 93 86 06 	sts	0x0686, r24
	
	PORTD_DIRSET = PIN3_bm; //TX
     a34:	80 93 61 06 	sts	0x0661, r24
	PORTD_OUTSET = PIN3_bm;
     a38:	80 93 65 06 	sts	0x0665, r24
	
	//SHT11 init
	PORTA.DIR=0x30; 
     a3c:	e0 e0       	ldi	r30, 0x00	; 0
     a3e:	f6 e0       	ldi	r31, 0x06	; 6
     a40:	80 e3       	ldi	r24, 0x30	; 48
     a42:	80 83       	st	Z, r24
	PORTA.OUT=0x00;
     a44:	14 82       	std	Z+4, r1	; 0x04
     a46:	08 95       	ret

00000a48 <USARTD0_init>:
};

#define USARTD0_conf USARTD0
#define USARTD0_BUADRATE 115200
void USARTD0_init(void)
{
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	cf 93       	push	r28
     a4e:	df 93       	push	r29
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     a50:	c0 ea       	ldi	r28, 0xA0	; 160
     a52:	d9 e0       	ldi	r29, 0x09	; 9
     a54:	8d 81       	ldd	r24, Y+5	; 0x05
     a56:	8f 73       	andi	r24, 0x3F	; 63
     a58:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     a5a:	83 e0       	ldi	r24, 0x03	; 3
     a5c:	8d 83       	std	Y+5, r24	; 0x05
	usart_set_mode(&USARTD0_conf,USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(&USARTD0_conf,USART_CHSIZE_8BIT_gc,USART_PMODE_DISABLED_gc,false);
	//usart_set_rx_interrupt_level(&USARTE0_conf,USART_INT_LVL_MED);
	//usart_set_dre_interrupt_level(&USARTE0_conf,USART_INT_LVL_LO);
	usart_set_baudrate(&USARTD0_conf,USARTD0_BUADRATE,F_CPU);
     a5e:	00 e0       	ldi	r16, 0x00	; 0
     a60:	18 e4       	ldi	r17, 0x48	; 72
     a62:	28 ee       	ldi	r18, 0xE8	; 232
     a64:	31 e0       	ldi	r19, 0x01	; 1
     a66:	40 e0       	ldi	r20, 0x00	; 0
     a68:	52 ec       	ldi	r21, 0xC2	; 194
     a6a:	61 e0       	ldi	r22, 0x01	; 1
     a6c:	70 e0       	ldi	r23, 0x00	; 0
     a6e:	80 ea       	ldi	r24, 0xA0	; 160
     a70:	99 e0       	ldi	r25, 0x09	; 9
     a72:	c6 d7       	rcall	.+3980   	; 0x1a00 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     a74:	8c 81       	ldd	r24, Y+4	; 0x04
     a76:	88 60       	ori	r24, 0x08	; 8
     a78:	8c 83       	std	Y+4, r24	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     a7a:	8c 81       	ldd	r24, Y+4	; 0x04
     a7c:	80 61       	ori	r24, 0x10	; 16
     a7e:	8c 83       	std	Y+4, r24	; 0x04
	usart_tx_enable(&USARTD0_conf);
	usart_rx_enable(&USARTD0_conf);
}
     a80:	df 91       	pop	r29
     a82:	cf 91       	pop	r28
     a84:	1f 91       	pop	r17
     a86:	0f 91       	pop	r16
     a88:	08 95       	ret

00000a8a <TimerD0_init>:
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
     a8a:	e0 e0       	ldi	r30, 0x00	; 0
     a8c:	f9 e0       	ldi	r31, 0x09	; 9
     a8e:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
     a90:	80 7f       	andi	r24, 0xF0	; 240
     a92:	86 60       	ori	r24, 0x06	; 6
     a94:	80 83       	st	Z, r24
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
     a96:	81 81       	ldd	r24, Z+1	; 0x01
     a98:	88 7f       	andi	r24, 0xF8	; 248
     a9a:	81 83       	std	Z+1, r24	; 0x01
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
     a9c:	86 81       	ldd	r24, Z+6	; 0x06
     a9e:	8c 7f       	andi	r24, 0xFC	; 252
     aa0:	86 83       	std	Z+6, r24	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
     aa2:	86 81       	ldd	r24, Z+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
     aa4:	82 60       	ori	r24, 0x02	; 2
     aa6:	86 83       	std	Z+6, r24	; 0x06
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
     aa8:	83 e2       	ldi	r24, 0x23	; 35
     aaa:	94 ef       	ldi	r25, 0xF4	; 244
     aac:	86 a3       	std	Z+38, r24	; 0x26
     aae:	97 a3       	std	Z+39, r25	; 0x27
 * \param dir Timer direction :
 */
static inline void tc_set_direction(volatile void *tc, enum tc_dir_t dir)
{
	if (dir == TC_UP) {
		((TC0_t *)tc)->CTRLFCLR |= ~TC0_DIR_bm;
     ab0:	80 85       	ldd	r24, Z+8	; 0x08
     ab2:	8e 6f       	ori	r24, 0xFE	; 254
     ab4:	80 87       	std	Z+8, r24	; 0x08
	tc_write_clock_source(&TCD0,TC_CLKSEL_DIV256_gc);
	tc_set_wgm(&TCD0,TC_WG_NORMAL);
	tc_set_overflow_interrupt_level(&TCD0,TC_INT_LVL_MED);
	tc_write_period(&TCD0,TIMERD0_PER);
	tc_set_direction(&TCD0,TC_UP);
	tc_enable(&TCD0);
     ab6:	80 e0       	ldi	r24, 0x00	; 0
     ab8:	99 e0       	ldi	r25, 0x09	; 9
     aba:	52 c7       	rjmp	.+3748   	; 0x1960 <tc_enable>
     abc:	08 95       	ret

00000abe <set_micro>:
}

void set_micro(void)
{

	En_RC32M();
     abe:	a0 df       	rcall	.-192    	; 0xa00 <En_RC32M>
	PMIC_CTRL |= PMIC_HILVLEN_bm | PMIC_LOLVLEN_bm |PMIC_MEDLVLEN_bm;
     ac0:	e2 ea       	ldi	r30, 0xA2	; 162
     ac2:	f0 e0       	ldi	r31, 0x00	; 0
     ac4:	80 81       	ld	r24, Z
     ac6:	87 60       	ori	r24, 0x07	; 7
     ac8:	80 83       	st	Z, r24
	PORT_init();
     aca:	af df       	rcall	.-162    	; 0xa2a <PORT_init>
	USARTD0_init();
     acc:	bd df       	rcall	.-134    	; 0xa48 <USARTD0_init>
	TimerD0_init();
     ace:	dd df       	rcall	.-70     	; 0xa8a <TimerD0_init>

	sei();
     ad0:	78 94       	sei

	TWI_MasterInit(&twiMaster,&TWIC,TWI_MASTER_INTLVL_LO_gc,TWI_BAUDSETTING);	
     ad2:	2b e9       	ldi	r18, 0x9B	; 155
     ad4:	40 e4       	ldi	r20, 0x40	; 64
     ad6:	60 e8       	ldi	r22, 0x80	; 128
     ad8:	74 e0       	ldi	r23, 0x04	; 4
     ada:	89 e9       	ldi	r24, 0x99	; 153
     adc:	90 e2       	ldi	r25, 0x20	; 32
     ade:	57 d2       	rcall	.+1198   	; 0xf8e <TWI_MasterInit>
	TWIC.SLAVE.CTRLA=0;  //slave disabled
     ae0:	e0 e8       	ldi	r30, 0x80	; 128
     ae2:	f4 e0       	ldi	r31, 0x04	; 4
     ae4:	10 86       	std	Z+8, r1	; 0x08
     ae6:	08 95       	ret

00000ae8 <SHT_WriteByte>:

//----------------------------------------------------------------------------------
// tulis byte ke SHT
//----------------------------------------------------------------------------------
char SHT_WriteByte(unsigned char valu) 
{ 
     ae8:	28 e0       	ldi	r18, 0x08	; 8
     aea:	30 e0       	ldi	r19, 0x00	; 0
  unsigned char i,error=0; 
  
  //puts("write");
  //putchar('\r');
   
  for (i=0x80;i>0;i/=2)   //i avalesh 10000000             
     aec:	90 e8       	ldi	r25, 0x80	; 128
     { 
     if (i & valu)    SHT_DATA_OUT(0);  //bit be bit mifresti 
    else SHT_DATA_OUT(1);                        
     aee:	e0 e0       	ldi	r30, 0x00	; 0
     af0:	f6 e0       	ldi	r31, 0x06	; 6
  //puts("write");
  //putchar('\r');
   
  for (i=0x80;i>0;i/=2)   //i avalesh 10000000             
     { 
     if (i & valu)    SHT_DATA_OUT(0);  //bit be bit mifresti 
     af2:	49 2f       	mov	r20, r25
     af4:	48 23       	and	r20, r24
     af6:	21 f0       	breq	.+8      	; 0xb00 <SHT_WriteByte+0x18>
     af8:	40 81       	ld	r20, Z
     afa:	4f 7d       	andi	r20, 0xDF	; 223
     afc:	40 83       	st	Z, r20
     afe:	03 c0       	rjmp	.+6      	; 0xb06 <SHT_WriteByte+0x1e>
    else SHT_DATA_OUT(1);                        
     b00:	40 81       	ld	r20, Z
     b02:	40 62       	ori	r20, 0x20	; 32
     b04:	40 83       	st	Z, r20
    SHT_SCK(1);                          
     b06:	44 81       	ldd	r20, Z+4	; 0x04
     b08:	40 61       	ori	r20, 0x10	; 16
     b0a:	44 83       	std	Z+4, r20	; 0x04
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b0c:	45 e3       	ldi	r20, 0x35	; 53
     b0e:	4a 95       	dec	r20
     b10:	f1 f7       	brne	.-4      	; 0xb0e <SHT_WriteByte+0x26>
     b12:	00 00       	nop
    _delay_us(5);         //pulswith approx. 5 us     
    SHT_SCK(0);
     b14:	44 81       	ldd	r20, Z+4	; 0x04
     b16:	4f 7e       	andi	r20, 0xEF	; 239
     b18:	44 83       	std	Z+4, r20	; 0x04
  unsigned char i,error=0; 
  
  //puts("write");
  //putchar('\r');
   
  for (i=0x80;i>0;i/=2)   //i avalesh 10000000             
     b1a:	96 95       	lsr	r25
     b1c:	21 50       	subi	r18, 0x01	; 1
     b1e:	31 09       	sbc	r19, r1
     b20:	21 15       	cp	r18, r1
     b22:	31 05       	cpc	r19, r1
     b24:	31 f7       	brne	.-52     	; 0xaf2 <SHT_WriteByte+0xa>
    else SHT_DATA_OUT(1);                        
    SHT_SCK(1);                          
    _delay_us(5);         //pulswith approx. 5 us     
    SHT_SCK(0);
     }
  SHT_DATA_OUT(0);                       //release DATA-line
     b26:	e0 e0       	ldi	r30, 0x00	; 0
     b28:	f6 e0       	ldi	r31, 0x06	; 6
     b2a:	80 81       	ld	r24, Z
     b2c:	8f 7d       	andi	r24, 0xDF	; 223
     b2e:	80 83       	st	Z, r24
  SHT_SCK(1);                            //clk #9 for ack 
     b30:	84 81       	ldd	r24, Z+4	; 0x04
     b32:	80 61       	ori	r24, 0x10	; 16
     b34:	84 83       	std	Z+4, r24	; 0x04
  error=SHT_DATA_IN;                    //check ack (DATA will be pulled down by SHT11)
     b36:	80 85       	ldd	r24, Z+8	; 0x08
  SHT_SCK(0);        
     b38:	94 81       	ldd	r25, Z+4	; 0x04
     b3a:	9f 7e       	andi	r25, 0xEF	; 239
     b3c:	94 83       	std	Z+4, r25	; 0x04
  return error;                        //error=1 in case of no acknowledge
}
     b3e:	80 72       	andi	r24, 0x20	; 32
     b40:	08 95       	ret

00000b42 <SHT_ReadByte>:

//----------------------------------------------------------------------------------
// baca byte dari SHT, dan berikan ACK
//----------------------------------------------------------------------------------
char SHT_ReadByte(unsigned char ack) 
{ 
     b42:	58 2f       	mov	r21, r24
  unsigned char i,val=0;
  //puts("read");
  //putchar('\r');
  
  SHT_DATA_OUT(0);                   //release DATA-line
     b44:	e0 e0       	ldi	r30, 0x00	; 0
     b46:	f6 e0       	ldi	r31, 0x06	; 6
     b48:	80 81       	ld	r24, Z
     b4a:	8f 7d       	andi	r24, 0xDF	; 223
     b4c:	80 83       	st	Z, r24
     b4e:	28 e0       	ldi	r18, 0x08	; 8
     b50:	30 e0       	ldi	r19, 0x00	; 0
//----------------------------------------------------------------------------------
// baca byte dari SHT, dan berikan ACK
//----------------------------------------------------------------------------------
char SHT_ReadByte(unsigned char ack) 
{ 
  unsigned char i,val=0;
     b52:	80 e0       	ldi	r24, 0x00	; 0
  //puts("read");
  //putchar('\r');
  
  SHT_DATA_OUT(0);                   //release DATA-line
  for (i=0x80;i>0;i/=2)   // i avalesh: 1 0 0 0 0 0 0 0 ine             
     b54:	90 e8       	ldi	r25, 0x80	; 128
    { 
    SHT_SCK(1);                
     b56:	44 81       	ldd	r20, Z+4	; 0x04
     b58:	40 61       	ori	r20, 0x10	; 16
     b5a:	44 83       	std	Z+4, r20	; 0x04
    if (SHT_DATA_IN) val=(val | i);      //read bit  
     b5c:	40 85       	ldd	r20, Z+8	; 0x08
     b5e:	45 fd       	sbrc	r20, 5
     b60:	89 2b       	or	r24, r25
    SHT_SCK(0);                  
     b62:	44 81       	ldd	r20, Z+4	; 0x04
     b64:	4f 7e       	andi	r20, 0xEF	; 239
     b66:	44 83       	std	Z+4, r20	; 0x04
  unsigned char i,val=0;
  //puts("read");
  //putchar('\r');
  
  SHT_DATA_OUT(0);                   //release DATA-line
  for (i=0x80;i>0;i/=2)   // i avalesh: 1 0 0 0 0 0 0 0 ine             
     b68:	96 95       	lsr	r25
     b6a:	21 50       	subi	r18, 0x01	; 1
     b6c:	31 09       	sbc	r19, r1
     b6e:	21 15       	cp	r18, r1
     b70:	31 05       	cpc	r19, r1
     b72:	89 f7       	brne	.-30     	; 0xb56 <SHT_ReadByte+0x14>
    { 
    SHT_SCK(1);                
    if (SHT_DATA_IN) val=(val | i);      //read bit  
    SHT_SCK(0);                  
     }
  SHT_DATA_OUT(ack);                  //in case of "ack==1" pull down DATA-Line
     b74:	51 30       	cpi	r21, 0x01	; 1
     b76:	21 f4       	brne	.+8      	; 0xb80 <SHT_ReadByte+0x3e>
     b78:	90 91 00 06 	lds	r25, 0x0600
     b7c:	90 62       	ori	r25, 0x20	; 32
     b7e:	03 c0       	rjmp	.+6      	; 0xb86 <SHT_ReadByte+0x44>
     b80:	90 91 00 06 	lds	r25, 0x0600
     b84:	9f 7d       	andi	r25, 0xDF	; 223
     b86:	e0 e0       	ldi	r30, 0x00	; 0
     b88:	f6 e0       	ldi	r31, 0x06	; 6
     b8a:	90 83       	st	Z, r25
  SHT_SCK(1);                            //clk #9 for ack
     b8c:	94 81       	ldd	r25, Z+4	; 0x04
     b8e:	90 61       	ori	r25, 0x10	; 16
     b90:	94 83       	std	Z+4, r25	; 0x04
     b92:	95 e3       	ldi	r25, 0x35	; 53
     b94:	9a 95       	dec	r25
     b96:	f1 f7       	brne	.-4      	; 0xb94 <SHT_ReadByte+0x52>
     b98:	00 00       	nop
  _delay_us(5);                  //pulswith approx. 5 us 
  SHT_SCK(0);                      
     b9a:	94 81       	ldd	r25, Z+4	; 0x04
     b9c:	9f 7e       	andi	r25, 0xEF	; 239
     b9e:	94 83       	std	Z+4, r25	; 0x04
  SHT_DATA_OUT(0);                    //release DATA-line
     ba0:	90 81       	ld	r25, Z
     ba2:	9f 7d       	andi	r25, 0xDF	; 223
     ba4:	90 83       	st	Z, r25
  
  //printf2pc("val: %c\r",val);
  copy_val=val;
     ba6:	80 93 16 21 	sts	0x2116, r24
  return val;
}
     baa:	08 95       	ret

00000bac <s_transstart>:
void s_transstart(void)
{                                
   //puts("transstart");
   //putchar('\r');
   
   SHT_DATA_OUT(0); 
     bac:	e0 e0       	ldi	r30, 0x00	; 0
     bae:	f6 e0       	ldi	r31, 0x06	; 6
     bb0:	80 81       	ld	r24, Z
     bb2:	8f 7d       	andi	r24, 0xDF	; 223
     bb4:	80 83       	st	Z, r24
   SHT_SCK(0);                   //Initial state
     bb6:	84 81       	ldd	r24, Z+4	; 0x04
     bb8:	8f 7e       	andi	r24, 0xEF	; 239
     bba:	84 83       	std	Z+4, r24	; 0x04
     bbc:	8a e0       	ldi	r24, 0x0A	; 10
     bbe:	8a 95       	dec	r24
     bc0:	f1 f7       	brne	.-4      	; 0xbbe <s_transstart+0x12>
     bc2:	00 c0       	rjmp	.+0      	; 0xbc4 <s_transstart+0x18>
   _delay_us(1);
   SHT_SCK(1);
     bc4:	84 81       	ldd	r24, Z+4	; 0x04
     bc6:	80 61       	ori	r24, 0x10	; 16
     bc8:	84 83       	std	Z+4, r24	; 0x04
     bca:	8a e0       	ldi	r24, 0x0A	; 10
     bcc:	8a 95       	dec	r24
     bce:	f1 f7       	brne	.-4      	; 0xbcc <s_transstart+0x20>
     bd0:	00 c0       	rjmp	.+0      	; 0xbd2 <s_transstart+0x26>
   _delay_us(1);
   SHT_DATA_OUT(1);
     bd2:	80 81       	ld	r24, Z
     bd4:	80 62       	ori	r24, 0x20	; 32
     bd6:	80 83       	st	Z, r24
     bd8:	8a e0       	ldi	r24, 0x0A	; 10
     bda:	8a 95       	dec	r24
     bdc:	f1 f7       	brne	.-4      	; 0xbda <s_transstart+0x2e>
     bde:	00 c0       	rjmp	.+0      	; 0xbe0 <s_transstart+0x34>
   _delay_us(1);
   SHT_SCK(0);  
     be0:	84 81       	ldd	r24, Z+4	; 0x04
     be2:	8f 7e       	andi	r24, 0xEF	; 239
     be4:	84 83       	std	Z+4, r24	; 0x04
     be6:	85 e3       	ldi	r24, 0x35	; 53
     be8:	8a 95       	dec	r24
     bea:	f1 f7       	brne	.-4      	; 0xbe8 <s_transstart+0x3c>
     bec:	00 00       	nop
   _delay_us(5);
   SHT_SCK(1);
     bee:	84 81       	ldd	r24, Z+4	; 0x04
     bf0:	80 61       	ori	r24, 0x10	; 16
     bf2:	84 83       	std	Z+4, r24	; 0x04
     bf4:	8a e0       	ldi	r24, 0x0A	; 10
     bf6:	8a 95       	dec	r24
     bf8:	f1 f7       	brne	.-4      	; 0xbf6 <s_transstart+0x4a>
     bfa:	00 c0       	rjmp	.+0      	; 0xbfc <s_transstart+0x50>
   _delay_us(1);
   SHT_DATA_OUT(0);         
     bfc:	80 81       	ld	r24, Z
     bfe:	8f 7d       	andi	r24, 0xDF	; 223
     c00:	80 83       	st	Z, r24
     c02:	8a e0       	ldi	r24, 0x0A	; 10
     c04:	8a 95       	dec	r24
     c06:	f1 f7       	brne	.-4      	; 0xc04 <s_transstart+0x58>
     c08:	00 c0       	rjmp	.+0      	; 0xc0a <s_transstart+0x5e>
   _delay_us(1);
   SHT_SCK(0);         
     c0a:	84 81       	ldd	r24, Z+4	; 0x04
     c0c:	8f 7e       	andi	r24, 0xEF	; 239
     c0e:	84 83       	std	Z+4, r24	; 0x04
     c10:	08 95       	ret

00000c12 <s_connectionreset>:
  unsigned char i;
  
  //puts("reset");
  //putchar('\r');
   
  SHT_DATA_OUT(0); SHT_SCK(0);            //Initial state
     c12:	e0 e0       	ldi	r30, 0x00	; 0
     c14:	f6 e0       	ldi	r31, 0x06	; 6
     c16:	80 81       	ld	r24, Z
     c18:	8f 7d       	andi	r24, 0xDF	; 223
     c1a:	80 83       	st	Z, r24
     c1c:	84 81       	ldd	r24, Z+4	; 0x04
     c1e:	8f 7e       	andi	r24, 0xEF	; 239
     c20:	84 83       	std	Z+4, r24	; 0x04
     c22:	89 e0       	ldi	r24, 0x09	; 9
  for(i=0;i<9;i++)                      //9 SCK cycles
     { 
     SHT_SCK(1);
     c24:	94 81       	ldd	r25, Z+4	; 0x04
     c26:	90 61       	ori	r25, 0x10	; 16
     c28:	94 83       	std	Z+4, r25	; 0x04
     c2a:	9a e0       	ldi	r25, 0x0A	; 10
     c2c:	9a 95       	dec	r25
     c2e:	f1 f7       	brne	.-4      	; 0xc2c <s_connectionreset+0x1a>
     c30:	00 c0       	rjmp	.+0      	; 0xc32 <s_connectionreset+0x20>
     _delay_us(1);
     SHT_SCK(0);
     c32:	94 81       	ldd	r25, Z+4	; 0x04
     c34:	9f 7e       	andi	r25, 0xEF	; 239
     c36:	94 83       	std	Z+4, r25	; 0x04
     c38:	81 50       	subi	r24, 0x01	; 1
  
  //puts("reset");
  //putchar('\r');
   
  SHT_DATA_OUT(0); SHT_SCK(0);            //Initial state
  for(i=0;i<9;i++)                      //9 SCK cycles
     c3a:	a1 f7       	brne	.-24     	; 0xc24 <s_connectionreset+0x12>
     { 
     SHT_SCK(1);
     _delay_us(1);
     SHT_SCK(0);
     }
  s_transstart();                       //transmission start
     c3c:	b7 cf       	rjmp	.-146    	; 0xbac <s_transstart>
     c3e:	08 95       	ret

00000c40 <SHT11_softreset>:
  unsigned char error=0;

  //puts("softreset"); 
  //putchar('\r');
   
  s_connectionreset();              //reset communication
     c40:	e8 df       	rcall	.-48     	; 0xc12 <s_connectionreset>
  error+=SHT_WriteByte(RESET);      //send RESET-command to sensor
     c42:	8e e1       	ldi	r24, 0x1E	; 30
     c44:	51 cf       	rjmp	.-350    	; 0xae8 <SHT_WriteByte>
  

  return error;                     //error=1 in case of no response form the sensor
}
     c46:	08 95       	ret

00000c48 <s_measure>:

//----------------------------------------------------------------------------------
// pengukuran data
//----------------------------------------------------------------------------------
char s_measure(unsigned char *p_value, unsigned char *p_checksum, unsigned char mode)
{ 
     c48:	ef 92       	push	r14
     c4a:	ff 92       	push	r15
     c4c:	0f 93       	push	r16
     c4e:	1f 93       	push	r17
     c50:	cf 93       	push	r28
     c52:	df 93       	push	r29
     c54:	ec 01       	movw	r28, r24
     c56:	7b 01       	movw	r14, r22
     c58:	14 2f       	mov	r17, r20
  unsigned int i,j; 
  
  //puts("s_measure");
  //putchar('\r');
  
  s_transstart();                   //transmission start
     c5a:	a8 df       	rcall	.-176    	; 0xbac <s_transstart>
  switch(mode){                     //send command to sensor
     c5c:	11 23       	and	r17, r17
     c5e:	19 f0       	breq	.+6      	; 0xc66 <s_measure+0x1e>
     c60:	11 30       	cpi	r17, 0x01	; 1
     c62:	41 f0       	breq	.+16     	; 0xc74 <s_measure+0x2c>
     c64:	0e c0       	rjmp	.+28     	; 0xc82 <s_measure+0x3a>
    case TEMP   : error+=SHT_WriteByte(MEASURE_TEMP); break;
     c66:	83 e0       	ldi	r24, 0x03	; 3
     c68:	3f df       	rcall	.-386    	; 0xae8 <SHT_WriteByte>
     c6a:	08 2f       	mov	r16, r24
     c6c:	11 27       	eor	r17, r17
     c6e:	07 fd       	sbrc	r16, 7
     c70:	10 95       	com	r17
     c72:	09 c0       	rjmp	.+18     	; 0xc86 <s_measure+0x3e>
    case HUMI   : error+=SHT_WriteByte(MEASURE_HUMI); break;
     c74:	85 e0       	ldi	r24, 0x05	; 5
     c76:	38 df       	rcall	.-400    	; 0xae8 <SHT_WriteByte>
     c78:	08 2f       	mov	r16, r24
     c7a:	11 27       	eor	r17, r17
     c7c:	07 fd       	sbrc	r16, 7
     c7e:	10 95       	com	r17
     c80:	02 c0       	rjmp	.+4      	; 0xc86 <s_measure+0x3e>
//----------------------------------------------------------------------------------
// pengukuran data
//----------------------------------------------------------------------------------
char s_measure(unsigned char *p_value, unsigned char *p_checksum, unsigned char mode)
{ 
  unsigned error=0;                                  
     c82:	00 e0       	ldi	r16, 0x00	; 0
     c84:	10 e0       	ldi	r17, 0x00	; 0
    case TEMP   : error+=SHT_WriteByte(MEASURE_TEMP); break;
    case HUMI   : error+=SHT_WriteByte(MEASURE_HUMI); break;
    default     : break;    
  }
  //*** inja ro zamanesho kam kon (test kon), chon kheili tulanie age bekhad gir kone barname be har dalili sensor natune kar kone
  for (i=0;i<65535;i++)     for (j=0;j<65535;j++)   if(SHT_DATA_IN==0) break; //wait until sensor has finished the measurement
     c86:	4f ef       	ldi	r20, 0xFF	; 255
     c88:	5f ef       	ldi	r21, 0xFF	; 255
     c8a:	e0 e0       	ldi	r30, 0x00	; 0
     c8c:	f6 e0       	ldi	r31, 0x06	; 6
     c8e:	6e ef       	ldi	r22, 0xFE	; 254
     c90:	9f ef       	ldi	r25, 0xFF	; 255
     c92:	0d c0       	rjmp	.+26     	; 0xcae <s_measure+0x66>
     c94:	80 85       	ldd	r24, Z+8	; 0x08
     c96:	85 ff       	sbrs	r24, 5
     c98:	05 c0       	rjmp	.+10     	; 0xca4 <s_measure+0x5c>
     c9a:	21 50       	subi	r18, 0x01	; 1
     c9c:	31 09       	sbc	r19, r1
     c9e:	21 15       	cp	r18, r1
     ca0:	31 05       	cpc	r19, r1
     ca2:	c1 f7       	brne	.-16     	; 0xc94 <s_measure+0x4c>
     ca4:	41 50       	subi	r20, 0x01	; 1
     ca6:	51 09       	sbc	r21, r1
     ca8:	41 15       	cp	r20, r1
     caa:	51 05       	cpc	r21, r1
     cac:	31 f0       	breq	.+12     	; 0xcba <s_measure+0x72>
     cae:	80 85       	ldd	r24, Z+8	; 0x08
     cb0:	85 ff       	sbrs	r24, 5
     cb2:	f8 cf       	rjmp	.-16     	; 0xca4 <s_measure+0x5c>
     cb4:	26 2f       	mov	r18, r22
     cb6:	39 2f       	mov	r19, r25
     cb8:	ed cf       	rjmp	.-38     	; 0xc94 <s_measure+0x4c>
  if(SHT_DATA_IN) error+=1;                // or timeout (~2 sec.) is reached
     cba:	e0 e0       	ldi	r30, 0x00	; 0
     cbc:	f6 e0       	ldi	r31, 0x06	; 6
     cbe:	80 85       	ldd	r24, Z+8	; 0x08
     cc0:	85 ff       	sbrs	r24, 5
     cc2:	02 c0       	rjmp	.+4      	; 0xcc8 <s_measure+0x80>
     cc4:	0f 5f       	subi	r16, 0xFF	; 255
     cc6:	1f 4f       	sbci	r17, 0xFF	; 255
  *(p_value+1)  =SHT_ReadByte(ACK);    //read the first byte (MSB)    dar micro harchi adrese bishtr, arzesh bishtar. baraks zakhire mikone
     cc8:	81 e0       	ldi	r24, 0x01	; 1
     cca:	3b df       	rcall	.-394    	; 0xb42 <SHT_ReadByte>
     ccc:	89 83       	std	Y+1, r24	; 0x01
  *(p_value)  =SHT_ReadByte(ACK);    //read the second byte (LSB)
     cce:	81 e0       	ldi	r24, 0x01	; 1
     cd0:	38 df       	rcall	.-400    	; 0xb42 <SHT_ReadByte>
     cd2:	88 83       	st	Y, r24
  *p_checksum =SHT_ReadByte(ACK);  //read checksum 
     cd4:	81 e0       	ldi	r24, 0x01	; 1
     cd6:	35 df       	rcall	.-406    	; 0xb42 <SHT_ReadByte>
     cd8:	f7 01       	movw	r30, r14
     cda:	80 83       	st	Z, r24
  
  
 
  check_sum= *p_checksum;
     cdc:	80 93 17 21 	sts	0x2117, r24
  return error;
}   
     ce0:	80 2f       	mov	r24, r16
     ce2:	df 91       	pop	r29
     ce4:	cf 91       	pop	r28
     ce6:	1f 91       	pop	r17
     ce8:	0f 91       	pop	r16
     cea:	ff 90       	pop	r15
     cec:	ef 90       	pop	r14
     cee:	08 95       	ret

00000cf0 <calc_sth11>:
// output:  humi [%RH]
//          temp [C] 
//----------------------------------------------------------------------------------------

void calc_sth11(float *p_humidity ,float *p_temperature)
{ 
     cf0:	2f 92       	push	r2
     cf2:	3f 92       	push	r3
     cf4:	4f 92       	push	r4
     cf6:	5f 92       	push	r5
     cf8:	6f 92       	push	r6
     cfa:	7f 92       	push	r7
     cfc:	8f 92       	push	r8
     cfe:	9f 92       	push	r9
     d00:	af 92       	push	r10
     d02:	bf 92       	push	r11
     d04:	cf 92       	push	r12
     d06:	df 92       	push	r13
     d08:	ef 92       	push	r14
     d0a:	ff 92       	push	r15
     d0c:	0f 93       	push	r16
     d0e:	1f 93       	push	r17
     d10:	cf 93       	push	r28
     d12:	df 93       	push	r29
     d14:	00 d0       	rcall	.+0      	; 0xd16 <calc_sth11+0x26>
     d16:	00 d0       	rcall	.+0      	; 0xd18 <calc_sth11+0x28>
     d18:	cd b7       	in	r28, 0x3d	; 61
     d1a:	de b7       	in	r29, 0x3e	; 62
     d1c:	8c 01       	movw	r16, r24
     d1e:	1b 01       	movw	r2, r22
  float t_C;                        // t_C   :  Temperature [C]
  
  //puts("calculate"); 
  //putchar('\r');
  
  t_C=*p_temperature*0.01 - 39.7;                  //calc. temperature from ticks to [C] //man: dar 3.5(nazdik be 3.3)!
     d20:	2a e0       	ldi	r18, 0x0A	; 10
     d22:	37 ed       	ldi	r19, 0xD7	; 215
     d24:	43 e2       	ldi	r20, 0x23	; 35
     d26:	5c e3       	ldi	r21, 0x3C	; 60
     d28:	fb 01       	movw	r30, r22
     d2a:	60 81       	ld	r22, Z
     d2c:	71 81       	ldd	r23, Z+1	; 0x01
     d2e:	82 81       	ldd	r24, Z+2	; 0x02
     d30:	93 81       	ldd	r25, Z+3	; 0x03
     d32:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     d36:	2d ec       	ldi	r18, 0xCD	; 205
     d38:	3c ec       	ldi	r19, 0xCC	; 204
     d3a:	4e e1       	ldi	r20, 0x1E	; 30
     d3c:	52 e4       	ldi	r21, 0x42	; 66
     d3e:	ab d7       	rcall	.+3926   	; 0x1c96 <__subsf3>
     d40:	2b 01       	movw	r4, r22
     d42:	3c 01       	movw	r6, r24
  rh_lin=C3*(*p_humidity)*(*p_humidity) + C2*(*p_humidity) + C1;     //calc. humidity from ticks to [%RH]
     d44:	f8 01       	movw	r30, r16
     d46:	c0 80       	ld	r12, Z
     d48:	d1 80       	ldd	r13, Z+1	; 0x01
     d4a:	e2 80       	ldd	r14, Z+2	; 0x02
     d4c:	f3 80       	ldd	r15, Z+3	; 0x03
  rh_true=(t_C-25)*(T1+T2*(*p_humidity))+rh_lin;   //calc. temperature compensated humidity [%RH]
     d4e:	20 e0       	ldi	r18, 0x00	; 0
     d50:	30 e0       	ldi	r19, 0x00	; 0
     d52:	48 ec       	ldi	r20, 0xC8	; 200
     d54:	51 e4       	ldi	r21, 0x41	; 65
     d56:	9f d7       	rcall	.+3902   	; 0x1c96 <__subsf3>
     d58:	4b 01       	movw	r8, r22
     d5a:	5c 01       	movw	r10, r24
     d5c:	2c ea       	ldi	r18, 0xAC	; 172
     d5e:	35 ec       	ldi	r19, 0xC5	; 197
     d60:	47 ea       	ldi	r20, 0xA7	; 167
     d62:	58 e3       	ldi	r21, 0x38	; 56
     d64:	c7 01       	movw	r24, r14
     d66:	b6 01       	movw	r22, r12
     d68:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     d6c:	2a e0       	ldi	r18, 0x0A	; 10
     d6e:	37 ed       	ldi	r19, 0xD7	; 215
     d70:	43 e2       	ldi	r20, 0x23	; 35
     d72:	5c e3       	ldi	r21, 0x3C	; 60
     d74:	91 d7       	rcall	.+3874   	; 0x1c98 <__addsf3>
     d76:	9b 01       	movw	r18, r22
     d78:	ac 01       	movw	r20, r24
     d7a:	c5 01       	movw	r24, r10
     d7c:	b4 01       	movw	r22, r8
     d7e:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     d82:	4b 01       	movw	r8, r22
     d84:	5c 01       	movw	r10, r24
  
  //puts("calculate"); 
  //putchar('\r');
  
  t_C=*p_temperature*0.01 - 39.7;                  //calc. temperature from ticks to [C] //man: dar 3.5(nazdik be 3.3)!
  rh_lin=C3*(*p_humidity)*(*p_humidity) + C2*(*p_humidity) + C1;     //calc. humidity from ticks to [%RH]
     d86:	22 ea       	ldi	r18, 0xA2	; 162
     d88:	37 ee       	ldi	r19, 0xE7	; 231
     d8a:	4b e3       	ldi	r20, 0x3B	; 59
     d8c:	56 eb       	ldi	r21, 0xB6	; 182
     d8e:	c7 01       	movw	r24, r14
     d90:	b6 01       	movw	r22, r12
     d92:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     d96:	9b 01       	movw	r18, r22
     d98:	ac 01       	movw	r20, r24
     d9a:	c7 01       	movw	r24, r14
     d9c:	b6 01       	movw	r22, r12
     d9e:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     da2:	69 83       	std	Y+1, r22	; 0x01
     da4:	7a 83       	std	Y+2, r23	; 0x02
     da6:	8b 83       	std	Y+3, r24	; 0x03
     da8:	9c 83       	std	Y+4, r25	; 0x04
     daa:	24 e5       	ldi	r18, 0x54	; 84
     dac:	33 ee       	ldi	r19, 0xE3	; 227
     dae:	45 e2       	ldi	r20, 0x25	; 37
     db0:	5d e3       	ldi	r21, 0x3D	; 61
     db2:	c7 01       	movw	r24, r14
     db4:	b6 01       	movw	r22, r12
     db6:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     dba:	9b 01       	movw	r18, r22
     dbc:	ac 01       	movw	r20, r24
     dbe:	69 81       	ldd	r22, Y+1	; 0x01
     dc0:	7a 81       	ldd	r23, Y+2	; 0x02
     dc2:	8b 81       	ldd	r24, Y+3	; 0x03
     dc4:	9c 81       	ldd	r25, Y+4	; 0x04
     dc6:	68 d7       	rcall	.+3792   	; 0x1c98 <__addsf3>
     dc8:	20 e0       	ldi	r18, 0x00	; 0
     dca:	30 e0       	ldi	r19, 0x00	; 0
     dcc:	40 e8       	ldi	r20, 0x80	; 128
     dce:	50 e4       	ldi	r21, 0x40	; 64
     dd0:	62 d7       	rcall	.+3780   	; 0x1c96 <__subsf3>
     dd2:	9b 01       	movw	r18, r22
     dd4:	ac 01       	movw	r20, r24
  rh_true=(t_C-25)*(T1+T2*(*p_humidity))+rh_lin;   //calc. temperature compensated humidity [%RH]
     dd6:	c5 01       	movw	r24, r10
     dd8:	b4 01       	movw	r22, r8
     dda:	5e d7       	rcall	.+3772   	; 0x1c98 <__addsf3>
     ddc:	6b 01       	movw	r12, r22
     dde:	7c 01       	movw	r14, r24
  if(rh_true>100)rh_true=100;       //cut if the value is outside of
     de0:	20 e0       	ldi	r18, 0x00	; 0
     de2:	30 e0       	ldi	r19, 0x00	; 0
     de4:	48 ec       	ldi	r20, 0xC8	; 200
     de6:	52 e4       	ldi	r21, 0x42	; 66
     de8:	0e 94 ff 0f 	call	0x1ffe	; 0x1ffe <__gesf2>
     dec:	18 16       	cp	r1, r24
     dee:	54 f0       	brlt	.+20     	; 0xe04 <calc_sth11+0x114>
  if(rh_true<0.1)rh_true=0.1;       //the physical possible range
     df0:	2d ec       	ldi	r18, 0xCD	; 205
     df2:	3c ec       	ldi	r19, 0xCC	; 204
     df4:	4c ec       	ldi	r20, 0xCC	; 204
     df6:	5d e3       	ldi	r21, 0x3D	; 61
     df8:	c7 01       	movw	r24, r14
     dfa:	b6 01       	movw	r22, r12
     dfc:	b1 d7       	rcall	.+3938   	; 0x1d60 <__cmpsf2>
     dfe:	88 23       	and	r24, r24
     e00:	54 f0       	brlt	.+20     	; 0xe16 <calc_sth11+0x126>
     e02:	12 c0       	rjmp	.+36     	; 0xe28 <calc_sth11+0x138>
  //putchar('\r');
  
  t_C=*p_temperature*0.01 - 39.7;                  //calc. temperature from ticks to [C] //man: dar 3.5(nazdik be 3.3)!
  rh_lin=C3*(*p_humidity)*(*p_humidity) + C2*(*p_humidity) + C1;     //calc. humidity from ticks to [%RH]
  rh_true=(t_C-25)*(T1+T2*(*p_humidity))+rh_lin;   //calc. temperature compensated humidity [%RH]
  if(rh_true>100)rh_true=100;       //cut if the value is outside of
     e04:	0f 2e       	mov	r0, r31
     e06:	c1 2c       	mov	r12, r1
     e08:	d1 2c       	mov	r13, r1
     e0a:	f8 ec       	ldi	r31, 0xC8	; 200
     e0c:	ef 2e       	mov	r14, r31
     e0e:	f2 e4       	ldi	r31, 0x42	; 66
     e10:	ff 2e       	mov	r15, r31
     e12:	f0 2d       	mov	r31, r0
     e14:	09 c0       	rjmp	.+18     	; 0xe28 <calc_sth11+0x138>
  if(rh_true<0.1)rh_true=0.1;       //the physical possible range
     e16:	0f 2e       	mov	r0, r31
     e18:	fd ec       	ldi	r31, 0xCD	; 205
     e1a:	cf 2e       	mov	r12, r31
     e1c:	fc ec       	ldi	r31, 0xCC	; 204
     e1e:	df 2e       	mov	r13, r31
     e20:	ed 2c       	mov	r14, r13
     e22:	fd e3       	ldi	r31, 0x3D	; 61
     e24:	ff 2e       	mov	r15, r31
     e26:	f0 2d       	mov	r31, r0

  *p_temperature=t_C;               //return temperature [C]
     e28:	f1 01       	movw	r30, r2
     e2a:	40 82       	st	Z, r4
     e2c:	51 82       	std	Z+1, r5	; 0x01
     e2e:	62 82       	std	Z+2, r6	; 0x02
     e30:	73 82       	std	Z+3, r7	; 0x03
  *p_humidity=rh_true;              //return humidity[%RH]
     e32:	f8 01       	movw	r30, r16
     e34:	c0 82       	st	Z, r12
     e36:	d1 82       	std	Z+1, r13	; 0x01
     e38:	e2 82       	std	Z+2, r14	; 0x02
     e3a:	f3 82       	std	Z+3, r15	; 0x03
}
     e3c:	24 96       	adiw	r28, 0x04	; 4
     e3e:	cd bf       	out	0x3d, r28	; 61
     e40:	de bf       	out	0x3e, r29	; 62
     e42:	df 91       	pop	r29
     e44:	cf 91       	pop	r28
     e46:	1f 91       	pop	r17
     e48:	0f 91       	pop	r16
     e4a:	ff 90       	pop	r15
     e4c:	ef 90       	pop	r14
     e4e:	df 90       	pop	r13
     e50:	cf 90       	pop	r12
     e52:	bf 90       	pop	r11
     e54:	af 90       	pop	r10
     e56:	9f 90       	pop	r9
     e58:	8f 90       	pop	r8
     e5a:	7f 90       	pop	r7
     e5c:	6f 90       	pop	r6
     e5e:	5f 90       	pop	r5
     e60:	4f 90       	pop	r4
     e62:	3f 90       	pop	r3
     e64:	2f 90       	pop	r2
     e66:	08 95       	ret

00000e68 <SHT11_print_temp_humy>:
const float T1=+0.01;             // for 14 Bit @ 5V
const float T2=+0.00008;          // for 14 Bit @ 5V	


void SHT11_print_temp_humy (void)
{
     e68:	cf 92       	push	r12
     e6a:	df 92       	push	r13
     e6c:	ef 92       	push	r14
     e6e:	ff 92       	push	r15
     e70:	0f 93       	push	r16
     e72:	1f 93       	push	r17
     e74:	cf 93       	push	r28
     e76:	df 93       	push	r29
     e78:	cd b7       	in	r28, 0x3d	; 61
     e7a:	de b7       	in	r29, 0x3e	; 62
     e7c:	29 97       	sbiw	r28, 0x09	; 9
     e7e:	cd bf       	out	0x3d, r28	; 61
     e80:	de bf       	out	0x3e, r29	; 62
    unsigned char error, checksum;
	long int H,T; 
    unsigned char crc;						
	
    error=0;
    humi_val.i=0;
     e82:	19 82       	std	Y+1, r1	; 0x01
     e84:	1a 82       	std	Y+2, r1	; 0x02
    temp_val.i=0;              
     e86:	1d 82       	std	Y+5, r1	; 0x05
     e88:	1e 82       	std	Y+6, r1	; 0x06
  
    error+=s_measure((unsigned char*) &humi_val.i,&checksum,HUMI); 
     e8a:	41 e0       	ldi	r20, 0x01	; 1
     e8c:	be 01       	movw	r22, r28
     e8e:	67 5f       	subi	r22, 0xF7	; 247
     e90:	7f 4f       	sbci	r23, 0xFF	; 255
     e92:	ce 01       	movw	r24, r28
     e94:	01 96       	adiw	r24, 0x01	; 1
     e96:	d8 de       	rcall	.-592    	; 0xc48 <s_measure>
     e98:	18 2f       	mov	r17, r24
    crc= copy_val/256 + copy_val%256;
     e9a:	90 91 16 21 	lds	r25, 0x2116
    if (crc != check_sum)
     e9e:	80 91 17 21 	lds	r24, 0x2117
     ea2:	98 13       	cpse	r25, r24
	{
    s_connectionreset(); 
     ea4:	b6 de       	rcall	.-660    	; 0xc12 <s_connectionreset>
	//PORTD_OUTSET=LED_Red_PIN_bm;
	}

    
    error+=s_measure((unsigned char*) &temp_val.i,&checksum,TEMP);
     ea6:	40 e0       	ldi	r20, 0x00	; 0
     ea8:	be 01       	movw	r22, r28
     eaa:	67 5f       	subi	r22, 0xF7	; 247
     eac:	7f 4f       	sbci	r23, 0xFF	; 255
     eae:	ce 01       	movw	r24, r28
     eb0:	05 96       	adiw	r24, 0x05	; 5
     eb2:	ca de       	rcall	.-620    	; 0xc48 <s_measure>
     eb4:	18 0f       	add	r17, r24
    crc= copy_val/256 + copy_val%256; //8 bit 8 bit ba ham jam mikone
     eb6:	90 91 16 21 	lds	r25, 0x2116
    if (crc != check_sum)
     eba:	80 91 17 21 	lds	r24, 0x2117
     ebe:	98 13       	cpse	r25, r24
	{
    s_connectionreset();
     ec0:	a8 de       	rcall	.-688    	; 0xc12 <s_connectionreset>
	//PORTD_OUTSET=LED_Red_PIN_bm;
	}
    
    if(error!=0) s_connectionreset();
     ec2:	11 23       	and	r17, r17
     ec4:	11 f0       	breq	.+4      	; 0xeca <SHT11_print_temp_humy+0x62>
     ec6:	a5 de       	rcall	.-694    	; 0xc12 <s_connectionreset>
     ec8:	56 c0       	rjmp	.+172    	; 0xf76 <SHT11_print_temp_humy+0x10e>
    else{                                   
         humi_val.f=(float)humi_val.i;                   //converts integer to float
     eca:	69 81       	ldd	r22, Y+1	; 0x01
     ecc:	7a 81       	ldd	r23, Y+2	; 0x02
     ece:	80 e0       	ldi	r24, 0x00	; 0
     ed0:	90 e0       	ldi	r25, 0x00	; 0
     ed2:	e3 d7       	rcall	.+4038   	; 0x1e9a <__floatunsisf>
     ed4:	69 83       	std	Y+1, r22	; 0x01
     ed6:	7a 83       	std	Y+2, r23	; 0x02
     ed8:	8b 83       	std	Y+3, r24	; 0x03
     eda:	9c 83       	std	Y+4, r25	; 0x04
         temp_val.f=(float)temp_val.i;                   //converts integer to float
     edc:	6d 81       	ldd	r22, Y+5	; 0x05
     ede:	7e 81       	ldd	r23, Y+6	; 0x06
     ee0:	80 e0       	ldi	r24, 0x00	; 0
     ee2:	90 e0       	ldi	r25, 0x00	; 0
     ee4:	da d7       	rcall	.+4020   	; 0x1e9a <__floatunsisf>
     ee6:	6d 83       	std	Y+5, r22	; 0x05
     ee8:	7e 83       	std	Y+6, r23	; 0x06
     eea:	8f 83       	std	Y+7, r24	; 0x07
     eec:	98 87       	std	Y+8, r25	; 0x08
         calc_sth11(&humi_val.f,&temp_val.f);            //calculate humidity, temperature
     eee:	be 01       	movw	r22, r28
     ef0:	6b 5f       	subi	r22, 0xFB	; 251
     ef2:	7f 4f       	sbci	r23, 0xFF	; 255
     ef4:	ce 01       	movw	r24, r28
     ef6:	01 96       	adiw	r24, 0x01	; 1
     ef8:	fb de       	rcall	.-522    	; 0xcf0 <calc_sth11>

		 T=(int)(temp_val.f*(float)100);
		 H=(int)(humi_val.f*(float)100);
     efa:	20 e0       	ldi	r18, 0x00	; 0
     efc:	30 e0       	ldi	r19, 0x00	; 0
     efe:	48 ec       	ldi	r20, 0xC8	; 200
     f00:	52 e4       	ldi	r21, 0x42	; 66
     f02:	69 81       	ldd	r22, Y+1	; 0x01
     f04:	7a 81       	ldd	r23, Y+2	; 0x02
     f06:	8b 81       	ldd	r24, Y+3	; 0x03
     f08:	9c 81       	ldd	r25, Y+4	; 0x04
     f0a:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     f0e:	94 d7       	rcall	.+3880   	; 0x1e38 <__fixsfsi>
     f10:	6b 01       	movw	r12, r22
     f12:	ee 24       	eor	r14, r14
     f14:	d7 fc       	sbrc	r13, 7
     f16:	e0 94       	com	r14
     f18:	fe 2c       	mov	r15, r14
    else{                                   
         humi_val.f=(float)humi_val.i;                   //converts integer to float
         temp_val.f=(float)temp_val.i;                   //converts integer to float
         calc_sth11(&humi_val.f,&temp_val.f);            //calculate humidity, temperature

		 T=(int)(temp_val.f*(float)100);
     f1a:	20 e0       	ldi	r18, 0x00	; 0
     f1c:	30 e0       	ldi	r19, 0x00	; 0
     f1e:	48 ec       	ldi	r20, 0xC8	; 200
     f20:	52 e4       	ldi	r21, 0x42	; 66
     f22:	6d 81       	ldd	r22, Y+5	; 0x05
     f24:	7e 81       	ldd	r23, Y+6	; 0x06
     f26:	8f 81       	ldd	r24, Y+7	; 0x07
     f28:	98 85       	ldd	r25, Y+8	; 0x08
     f2a:	0e 94 03 10 	call	0x2006	; 0x2006 <__mulsf3>
     f2e:	84 d7       	rcall	.+3848   	; 0x1e38 <__fixsfsi>
     f30:	cb 01       	movw	r24, r22
     f32:	aa 27       	eor	r26, r26
     f34:	97 fd       	sbrc	r25, 7
     f36:	a0 95       	com	r26
     f38:	ba 2f       	mov	r27, r26
		 H=(int)(humi_val.f*(float)100);
 		 printf2pc("Temp: %ld \r",T); 
     f3a:	bf 93       	push	r27
     f3c:	af 93       	push	r26
     f3e:	9f 93       	push	r25
     f40:	8f 93       	push	r24
     f42:	84 e2       	ldi	r24, 0x24	; 36
     f44:	90 e2       	ldi	r25, 0x20	; 32
     f46:	9f 93       	push	r25
     f48:	8f 93       	push	r24
     f4a:	02 eb       	ldi	r16, 0xB2	; 178
     f4c:	10 e2       	ldi	r17, 0x20	; 32
     f4e:	1f 93       	push	r17
     f50:	0f 93       	push	r16
     f52:	0e 94 88 10 	call	0x2110	; 0x2110 <sprintf>
     f56:	3b dd       	rcall	.-1418   	; 0x9ce <UART_SEND>
 		 printf2pc("Humi: %ld \r\r",H); 
     f58:	ff 92       	push	r15
     f5a:	ef 92       	push	r14
     f5c:	df 92       	push	r13
     f5e:	cf 92       	push	r12
     f60:	80 e3       	ldi	r24, 0x30	; 48
     f62:	90 e2       	ldi	r25, 0x20	; 32
     f64:	9f 93       	push	r25
     f66:	8f 93       	push	r24
     f68:	1f 93       	push	r17
     f6a:	0f 93       	push	r16
     f6c:	0e 94 88 10 	call	0x2110	; 0x2110 <sprintf>
     f70:	2e dd       	rcall	.-1444   	; 0x9ce <UART_SEND>
     f72:	cd bf       	out	0x3d, r28	; 61
     f74:	de bf       	out	0x3e, r29	; 62
    }                 
}
     f76:	29 96       	adiw	r28, 0x09	; 9
     f78:	cd bf       	out	0x3d, r28	; 61
     f7a:	de bf       	out	0x3e, r29	; 62
     f7c:	df 91       	pop	r29
     f7e:	cf 91       	pop	r28
     f80:	1f 91       	pop	r17
     f82:	0f 91       	pop	r16
     f84:	ff 90       	pop	r15
     f86:	ef 90       	pop	r14
     f88:	df 90       	pop	r13
     f8a:	cf 90       	pop	r12
     f8c:	08 95       	ret

00000f8e <TWI_MasterInit>:
                    uint8_t address,
                    uint8_t bytesToRead)
{
	bool twi_status = TWI_MasterWriteRead(twi, address, 0, 0, bytesToRead);
	return twi_status;
}
     f8e:	fc 01       	movw	r30, r24
     f90:	60 83       	st	Z, r22
     f92:	71 83       	std	Z+1, r23	; 0x01
     f94:	48 63       	ori	r20, 0x38	; 56
     f96:	db 01       	movw	r26, r22
     f98:	11 96       	adiw	r26, 0x01	; 1
     f9a:	4c 93       	st	X, r20
     f9c:	a0 81       	ld	r26, Z
     f9e:	b1 81       	ldd	r27, Z+1	; 0x01
     fa0:	15 96       	adiw	r26, 0x05	; 5
     fa2:	2c 93       	st	X, r18
     fa4:	01 90       	ld	r0, Z+
     fa6:	f0 81       	ld	r31, Z
     fa8:	e0 2d       	mov	r30, r0
     faa:	81 e0       	ldi	r24, 0x01	; 1
     fac:	84 83       	std	Z+4, r24	; 0x04
     fae:	08 95       	ret

00000fb0 <TWI_MasterWriteRead>:
     fb0:	0f 93       	push	r16
     fb2:	cf 93       	push	r28
     fb4:	df 93       	push	r29
     fb6:	fc 01       	movw	r30, r24
     fb8:	29 30       	cpi	r18, 0x09	; 9
     fba:	98 f5       	brcc	.+102    	; 0x1022 <TWI_MasterWriteRead+0x72>
     fbc:	09 30       	cpi	r16, 0x09	; 9
     fbe:	98 f5       	brcc	.+102    	; 0x1026 <TWI_MasterWriteRead+0x76>
     fc0:	87 89       	ldd	r24, Z+23	; 0x17
     fc2:	81 11       	cpse	r24, r1
     fc4:	32 c0       	rjmp	.+100    	; 0x102a <TWI_MasterWriteRead+0x7a>
     fc6:	81 e0       	ldi	r24, 0x01	; 1
     fc8:	87 8b       	std	Z+23, r24	; 0x17
     fca:	10 8e       	std	Z+24, r1	; 0x18
     fcc:	66 0f       	add	r22, r22
     fce:	62 83       	std	Z+2, r22	; 0x02
     fd0:	22 23       	and	r18, r18
     fd2:	69 f0       	breq	.+26     	; 0xfee <TWI_MasterWriteRead+0x3e>
     fd4:	a4 2f       	mov	r26, r20
     fd6:	b5 2f       	mov	r27, r21
     fd8:	40 e0       	ldi	r20, 0x00	; 0
     fda:	50 e0       	ldi	r21, 0x00	; 0
     fdc:	8d 91       	ld	r24, X+
     fde:	ef 01       	movw	r28, r30
     fe0:	c4 0f       	add	r28, r20
     fe2:	d5 1f       	adc	r29, r21
     fe4:	8b 83       	std	Y+3, r24	; 0x03
     fe6:	4f 5f       	subi	r20, 0xFF	; 255
     fe8:	5f 4f       	sbci	r21, 0xFF	; 255
     fea:	42 17       	cp	r20, r18
     fec:	b8 f3       	brcs	.-18     	; 0xfdc <TWI_MasterWriteRead+0x2c>
     fee:	23 8b       	std	Z+19, r18	; 0x13
     ff0:	04 8b       	std	Z+20, r16	; 0x14
     ff2:	15 8a       	std	Z+21, r1	; 0x15
     ff4:	16 8a       	std	Z+22, r1	; 0x16
     ff6:	83 89       	ldd	r24, Z+19	; 0x13
     ff8:	88 23       	and	r24, r24
     ffa:	41 f0       	breq	.+16     	; 0x100c <TWI_MasterWriteRead+0x5c>
     ffc:	82 81       	ldd	r24, Z+2	; 0x02
     ffe:	8e 7f       	andi	r24, 0xFE	; 254
    1000:	01 90       	ld	r0, Z+
    1002:	f0 81       	ld	r31, Z
    1004:	e0 2d       	mov	r30, r0
    1006:	86 83       	std	Z+6, r24	; 0x06
    1008:	81 e0       	ldi	r24, 0x01	; 1
    100a:	12 c0       	rjmp	.+36     	; 0x1030 <TWI_MasterWriteRead+0x80>
    100c:	84 89       	ldd	r24, Z+20	; 0x14
    100e:	88 23       	and	r24, r24
    1010:	71 f0       	breq	.+28     	; 0x102e <TWI_MasterWriteRead+0x7e>
    1012:	82 81       	ldd	r24, Z+2	; 0x02
    1014:	81 60       	ori	r24, 0x01	; 1
    1016:	01 90       	ld	r0, Z+
    1018:	f0 81       	ld	r31, Z
    101a:	e0 2d       	mov	r30, r0
    101c:	86 83       	std	Z+6, r24	; 0x06
    101e:	81 e0       	ldi	r24, 0x01	; 1
    1020:	07 c0       	rjmp	.+14     	; 0x1030 <TWI_MasterWriteRead+0x80>
    1022:	80 e0       	ldi	r24, 0x00	; 0
    1024:	05 c0       	rjmp	.+10     	; 0x1030 <TWI_MasterWriteRead+0x80>
    1026:	80 e0       	ldi	r24, 0x00	; 0
    1028:	03 c0       	rjmp	.+6      	; 0x1030 <TWI_MasterWriteRead+0x80>
    102a:	80 e0       	ldi	r24, 0x00	; 0
    102c:	01 c0       	rjmp	.+2      	; 0x1030 <TWI_MasterWriteRead+0x80>
    102e:	81 e0       	ldi	r24, 0x01	; 1
    1030:	df 91       	pop	r29
    1032:	cf 91       	pop	r28
    1034:	0f 91       	pop	r16
    1036:	08 95       	ret

00001038 <TWI_MasterArbitrationLostBusErrorHandler>:
 *  Handles TWI responses to lost arbitration and bus error.
 *
 *  \param twi  The TWI_Master_t struct instance.
 */
void TWI_MasterArbitrationLostBusErrorHandler(TWI_Master_t *twi)
{
    1038:	fc 01       	movw	r30, r24
	uint8_t currentStatus = twi->interface->MASTER.STATUS;
    103a:	a0 81       	ld	r26, Z
    103c:	b1 81       	ldd	r27, Z+1	; 0x01
    103e:	14 96       	adiw	r26, 0x04	; 4
    1040:	8c 91       	ld	r24, X
    1042:	14 97       	sbiw	r26, 0x04	; 4

	/* If bus error. */
	if (currentStatus & TWI_MASTER_BUSERR_bm) 
    1044:	82 ff       	sbrs	r24, 2
    1046:	03 c0       	rjmp	.+6      	; 0x104e <TWI_MasterArbitrationLostBusErrorHandler+0x16>
	{
		twi->result = TWIM_RESULT_BUS_ERROR;
    1048:	94 e0       	ldi	r25, 0x04	; 4
    104a:	90 8f       	std	Z+24, r25	; 0x18
    104c:	02 c0       	rjmp	.+4      	; 0x1052 <TWI_MasterArbitrationLostBusErrorHandler+0x1a>
	}
	/* If arbitration lost. */
	else {
		twi->result = TWIM_RESULT_ARBITRATION_LOST;
    104e:	93 e0       	ldi	r25, 0x03	; 3
    1050:	90 8f       	std	Z+24, r25	; 0x18
	}

	/* Clear interrupt flag. */
	twi->interface->MASTER.STATUS = currentStatus | TWI_MASTER_ARBLOST_bm;
    1052:	88 60       	ori	r24, 0x08	; 8
    1054:	14 96       	adiw	r26, 0x04	; 4
    1056:	8c 93       	st	X, r24

	twi->status = TWIM_STATUS_READY;
    1058:	17 8a       	std	Z+23, r1	; 0x17
    105a:	08 95       	ret

0000105c <TWI_MasterWriteHandler>:
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 *
 *  \param twi The TWI_Master_t struct instance.
 */
void TWI_MasterWriteHandler(TWI_Master_t *twi)
{
    105c:	cf 93       	push	r28
    105e:	df 93       	push	r29
    1060:	fc 01       	movw	r30, r24
	/* Local variables used in if tests to avoid compiler warning. */
	uint8_t bytesToWrite  = twi->bytesToWrite;
    1062:	93 89       	ldd	r25, Z+19	; 0x13
	uint8_t bytesToRead   = twi->bytesToRead;
    1064:	24 89       	ldd	r18, Z+20	; 0x14

	/* If NOT acknowledged (NACK) by slave cancel the transaction. */
	if (twi->interface->MASTER.STATUS & TWI_MASTER_RXACK_bm) {
    1066:	a0 81       	ld	r26, Z
    1068:	b1 81       	ldd	r27, Z+1	; 0x01
    106a:	14 96       	adiw	r26, 0x04	; 4
    106c:	8c 91       	ld	r24, X
    106e:	14 97       	sbiw	r26, 0x04	; 4
    1070:	84 ff       	sbrs	r24, 4
    1072:	07 c0       	rjmp	.+14     	; 0x1082 <TWI_MasterWriteHandler+0x26>
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1074:	83 e0       	ldi	r24, 0x03	; 3
    1076:	13 96       	adiw	r26, 0x03	; 3
    1078:	8c 93       	st	X, r24
		twi->result = TWIM_RESULT_NACK_RECEIVED;
    107a:	85 e0       	ldi	r24, 0x05	; 5
    107c:	80 8f       	std	Z+24, r24	; 0x18
		twi->status = TWIM_STATUS_READY;
    107e:	17 8a       	std	Z+23, r1	; 0x17
    1080:	1c c0       	rjmp	.+56     	; 0x10ba <TWI_MasterWriteHandler+0x5e>
	}

	/* If more bytes to write, send data. */
	else if (twi->bytesWritten < bytesToWrite) {
    1082:	85 89       	ldd	r24, Z+21	; 0x15
    1084:	89 17       	cp	r24, r25
    1086:	58 f4       	brcc	.+22     	; 0x109e <TWI_MasterWriteHandler+0x42>
		uint8_t data = twi->writeData[twi->bytesWritten];
    1088:	85 89       	ldd	r24, Z+21	; 0x15
    108a:	ef 01       	movw	r28, r30
    108c:	c8 0f       	add	r28, r24
    108e:	d1 1d       	adc	r29, r1
    1090:	8b 81       	ldd	r24, Y+3	; 0x03
		twi->interface->MASTER.DATA = data;
    1092:	17 96       	adiw	r26, 0x07	; 7
    1094:	8c 93       	st	X, r24
		++twi->bytesWritten;
    1096:	85 89       	ldd	r24, Z+21	; 0x15
    1098:	8f 5f       	subi	r24, 0xFF	; 255
    109a:	85 8b       	std	Z+21, r24	; 0x15
    109c:	0e c0       	rjmp	.+28     	; 0x10ba <TWI_MasterWriteHandler+0x5e>
	}

	/* If bytes to read, send repeated START condition + Address +
	 * 'R/_W = 1'
	 */
	else if (twi->bytesRead < bytesToRead) {
    109e:	86 89       	ldd	r24, Z+22	; 0x16
    10a0:	82 17       	cp	r24, r18
    10a2:	28 f4       	brcc	.+10     	; 0x10ae <TWI_MasterWriteHandler+0x52>
		uint8_t readAddress = twi->address | 0x01;
    10a4:	82 81       	ldd	r24, Z+2	; 0x02
    10a6:	81 60       	ori	r24, 0x01	; 1
		twi->interface->MASTER.ADDR = readAddress;
    10a8:	16 96       	adiw	r26, 0x06	; 6
    10aa:	8c 93       	st	X, r24
    10ac:	06 c0       	rjmp	.+12     	; 0x10ba <TWI_MasterWriteHandler+0x5e>
	}

	/* If transaction finished, send STOP condition and set RESULT OK. */
	else {
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    10ae:	83 e0       	ldi	r24, 0x03	; 3
    10b0:	13 96       	adiw	r26, 0x03	; 3
    10b2:	8c 93       	st	X, r24
 *  \param twi     The TWI_Master_t struct instance.
 *  \param result  The result of the operation.
 */
void TWI_MasterTransactionFinished(TWI_Master_t *twi, uint8_t result)
{
	twi->result = result;
    10b4:	81 e0       	ldi	r24, 0x01	; 1
    10b6:	80 8f       	std	Z+24, r24	; 0x18
	twi->status = TWIM_STATUS_READY;
    10b8:	17 8a       	std	Z+23, r1	; 0x17
	/* If transaction finished, send STOP condition and set RESULT OK. */
	else {
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		TWI_MasterTransactionFinished(twi, TWIM_RESULT_OK);
	}
}
    10ba:	df 91       	pop	r29
    10bc:	cf 91       	pop	r28
    10be:	08 95       	ret

000010c0 <TWI_MasterReadHandler>:
 *  reading bytes from the TWI slave.
 *
 *  \param twi The TWI_Master_t struct instance.
 */
void TWI_MasterReadHandler(TWI_Master_t *twi)
{
    10c0:	fc 01       	movw	r30, r24
	/* Fetch data if bytes to be read. */
	if (twi->bytesRead < TWIM_READ_BUFFER_SIZE) {
    10c2:	86 89       	ldd	r24, Z+22	; 0x16
    10c4:	88 30       	cpi	r24, 0x08	; 8
    10c6:	70 f4       	brcc	.+28     	; 0x10e4 <TWI_MasterReadHandler+0x24>
		uint8_t data = twi->interface->MASTER.DATA;
    10c8:	a0 81       	ld	r26, Z
    10ca:	b1 81       	ldd	r27, Z+1	; 0x01
    10cc:	17 96       	adiw	r26, 0x07	; 7
    10ce:	8c 91       	ld	r24, X
		twi->readData[twi->bytesRead] = data;
    10d0:	96 89       	ldd	r25, Z+22	; 0x16
    10d2:	df 01       	movw	r26, r30
    10d4:	a9 0f       	add	r26, r25
    10d6:	b1 1d       	adc	r27, r1
    10d8:	1b 96       	adiw	r26, 0x0b	; 11
    10da:	8c 93       	st	X, r24
		twi->bytesRead++;
    10dc:	86 89       	ldd	r24, Z+22	; 0x16
    10de:	8f 5f       	subi	r24, 0xFF	; 255
    10e0:	86 8b       	std	Z+22, r24	; 0x16
    10e2:	08 c0       	rjmp	.+16     	; 0x10f4 <TWI_MasterReadHandler+0x34>
	}

	/* If buffer overflow, issue STOP and BUFFER_OVERFLOW condition. */
	else {
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    10e4:	a0 81       	ld	r26, Z
    10e6:	b1 81       	ldd	r27, Z+1	; 0x01
    10e8:	83 e0       	ldi	r24, 0x03	; 3
    10ea:	13 96       	adiw	r26, 0x03	; 3
    10ec:	8c 93       	st	X, r24
 *  \param twi     The TWI_Master_t struct instance.
 *  \param result  The result of the operation.
 */
void TWI_MasterTransactionFinished(TWI_Master_t *twi, uint8_t result)
{
	twi->result = result;
    10ee:	82 e0       	ldi	r24, 0x02	; 2
    10f0:	80 8f       	std	Z+24, r24	; 0x18
	twi->status = TWIM_STATUS_READY;
    10f2:	17 8a       	std	Z+23, r1	; 0x17
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		TWI_MasterTransactionFinished(twi, TWIM_RESULT_BUFFER_OVERFLOW);
	}

	/* Local variable used in if test to avoid compiler warning. */
	uint8_t bytesToRead = twi->bytesToRead;
    10f4:	94 89       	ldd	r25, Z+20	; 0x14

	/* If more bytes to read, issue ACK and start a byte read. */
	if (twi->bytesRead < bytesToRead) {
    10f6:	86 89       	ldd	r24, Z+22	; 0x16
    10f8:	89 17       	cp	r24, r25
    10fa:	30 f4       	brcc	.+12     	; 0x1108 <TWI_MasterReadHandler+0x48>
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    10fc:	01 90       	ld	r0, Z+
    10fe:	f0 81       	ld	r31, Z
    1100:	e0 2d       	mov	r30, r0
    1102:	82 e0       	ldi	r24, 0x02	; 2
    1104:	83 83       	std	Z+3, r24	; 0x03
    1106:	08 95       	ret
	}

	/* If transaction finished, issue NACK and STOP condition. */
	else {
		twi->interface->MASTER.CTRLC = TWI_MASTER_ACKACT_bm |
    1108:	a0 81       	ld	r26, Z
    110a:	b1 81       	ldd	r27, Z+1	; 0x01
    110c:	87 e0       	ldi	r24, 0x07	; 7
    110e:	13 96       	adiw	r26, 0x03	; 3
    1110:	8c 93       	st	X, r24
 *  \param twi     The TWI_Master_t struct instance.
 *  \param result  The result of the operation.
 */
void TWI_MasterTransactionFinished(TWI_Master_t *twi, uint8_t result)
{
	twi->result = result;
    1112:	81 e0       	ldi	r24, 0x01	; 1
    1114:	80 8f       	std	Z+24, r24	; 0x18
	twi->status = TWIM_STATUS_READY;
    1116:	17 8a       	std	Z+23, r1	; 0x17
    1118:	08 95       	ret

0000111a <TWI_MasterInterruptHandler>:
 *
 *  \param twi  The TWI_Master_t struct instance.
 */
void TWI_MasterInterruptHandler(TWI_Master_t *twi)
{
	uint8_t currentStatus = twi->interface->MASTER.STATUS;
    111a:	dc 01       	movw	r26, r24
    111c:	ed 91       	ld	r30, X+
    111e:	fc 91       	ld	r31, X
    1120:	24 81       	ldd	r18, Z+4	; 0x04
    1122:	32 2f       	mov	r19, r18
    1124:	3c 70       	andi	r19, 0x0C	; 12

	/* If arbitration lost or bus error. */
	if ((currentStatus & TWI_MASTER_ARBLOST_bm) ||
    1126:	11 f0       	breq	.+4      	; 0x112c <TWI_MasterInterruptHandler+0x12>
	    (currentStatus & TWI_MASTER_BUSERR_bm)) {

		TWI_MasterArbitrationLostBusErrorHandler(twi);
    1128:	87 cf       	rjmp	.-242    	; 0x1038 <TWI_MasterArbitrationLostBusErrorHandler>
    112a:	08 95       	ret
	}

	/* If master write interrupt. */
	else if (currentStatus & TWI_MASTER_WIF_bm) {
    112c:	26 ff       	sbrs	r18, 6
    112e:	02 c0       	rjmp	.+4      	; 0x1134 <TWI_MasterInterruptHandler+0x1a>
		TWI_MasterWriteHandler(twi);
    1130:	95 cf       	rjmp	.-214    	; 0x105c <TWI_MasterWriteHandler>
    1132:	08 95       	ret
	}

	/* If master read interrupt. */
	else if (currentStatus & TWI_MASTER_RIF_bm) {
    1134:	22 23       	and	r18, r18
    1136:	14 f4       	brge	.+4      	; 0x113c <TWI_MasterInterruptHandler+0x22>
		TWI_MasterReadHandler(twi);
    1138:	c3 cf       	rjmp	.-122    	; 0x10c0 <TWI_MasterReadHandler>
    113a:	08 95       	ret
 *  \param twi     The TWI_Master_t struct instance.
 *  \param result  The result of the operation.
 */
void TWI_MasterTransactionFinished(TWI_Master_t *twi, uint8_t result)
{
	twi->result = result;
    113c:	26 e0       	ldi	r18, 0x06	; 6
    113e:	fc 01       	movw	r30, r24
    1140:	20 8f       	std	Z+24, r18	; 0x18
	twi->status = TWIM_STATUS_READY;
    1142:	17 8a       	std	Z+23, r1	; 0x17
    1144:	08 95       	ret

00001146 <sysclk_enable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1146:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    1148:	f8 94       	cli

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    114a:	e8 2f       	mov	r30, r24
    114c:	f0 e0       	ldi	r31, 0x00	; 0
    114e:	e0 59       	subi	r30, 0x90	; 144
    1150:	ff 4f       	sbci	r31, 0xFF	; 255
    1152:	60 95       	com	r22
    1154:	80 81       	ld	r24, Z
    1156:	68 23       	and	r22, r24
    1158:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    115a:	9f bf       	out	0x3f, r25	; 63
    115c:	08 95       	ret

0000115e <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
    115e:	1f 92       	push	r1
    1160:	0f 92       	push	r0
    1162:	0f b6       	in	r0, 0x3f	; 63
    1164:	0f 92       	push	r0
    1166:	11 24       	eor	r1, r1
    1168:	2f 93       	push	r18
    116a:	3f 93       	push	r19
    116c:	4f 93       	push	r20
    116e:	5f 93       	push	r21
    1170:	6f 93       	push	r22
    1172:	7f 93       	push	r23
    1174:	8f 93       	push	r24
    1176:	9f 93       	push	r25
    1178:	af 93       	push	r26
    117a:	bf 93       	push	r27
    117c:	ef 93       	push	r30
    117e:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
    1180:	e0 91 6e 20 	lds	r30, 0x206E
    1184:	f0 91 6f 20 	lds	r31, 0x206F
    1188:	30 97       	sbiw	r30, 0x00	; 0
    118a:	09 f0       	breq	.+2      	; 0x118e <__vector_14+0x30>
		tc_tcc0_ovf_callback();
    118c:	09 95       	icall
	}
}
    118e:	ff 91       	pop	r31
    1190:	ef 91       	pop	r30
    1192:	bf 91       	pop	r27
    1194:	af 91       	pop	r26
    1196:	9f 91       	pop	r25
    1198:	8f 91       	pop	r24
    119a:	7f 91       	pop	r23
    119c:	6f 91       	pop	r22
    119e:	5f 91       	pop	r21
    11a0:	4f 91       	pop	r20
    11a2:	3f 91       	pop	r19
    11a4:	2f 91       	pop	r18
    11a6:	0f 90       	pop	r0
    11a8:	0f be       	out	0x3f, r0	; 63
    11aa:	0f 90       	pop	r0
    11ac:	1f 90       	pop	r1
    11ae:	18 95       	reti

000011b0 <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
    11b0:	1f 92       	push	r1
    11b2:	0f 92       	push	r0
    11b4:	0f b6       	in	r0, 0x3f	; 63
    11b6:	0f 92       	push	r0
    11b8:	11 24       	eor	r1, r1
    11ba:	2f 93       	push	r18
    11bc:	3f 93       	push	r19
    11be:	4f 93       	push	r20
    11c0:	5f 93       	push	r21
    11c2:	6f 93       	push	r22
    11c4:	7f 93       	push	r23
    11c6:	8f 93       	push	r24
    11c8:	9f 93       	push	r25
    11ca:	af 93       	push	r26
    11cc:	bf 93       	push	r27
    11ce:	ef 93       	push	r30
    11d0:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
    11d2:	e0 91 6c 20 	lds	r30, 0x206C
    11d6:	f0 91 6d 20 	lds	r31, 0x206D
    11da:	30 97       	sbiw	r30, 0x00	; 0
    11dc:	09 f0       	breq	.+2      	; 0x11e0 <__vector_15+0x30>
		tc_tcc0_err_callback();
    11de:	09 95       	icall
	}
}
    11e0:	ff 91       	pop	r31
    11e2:	ef 91       	pop	r30
    11e4:	bf 91       	pop	r27
    11e6:	af 91       	pop	r26
    11e8:	9f 91       	pop	r25
    11ea:	8f 91       	pop	r24
    11ec:	7f 91       	pop	r23
    11ee:	6f 91       	pop	r22
    11f0:	5f 91       	pop	r21
    11f2:	4f 91       	pop	r20
    11f4:	3f 91       	pop	r19
    11f6:	2f 91       	pop	r18
    11f8:	0f 90       	pop	r0
    11fa:	0f be       	out	0x3f, r0	; 63
    11fc:	0f 90       	pop	r0
    11fe:	1f 90       	pop	r1
    1200:	18 95       	reti

00001202 <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
    1202:	1f 92       	push	r1
    1204:	0f 92       	push	r0
    1206:	0f b6       	in	r0, 0x3f	; 63
    1208:	0f 92       	push	r0
    120a:	11 24       	eor	r1, r1
    120c:	2f 93       	push	r18
    120e:	3f 93       	push	r19
    1210:	4f 93       	push	r20
    1212:	5f 93       	push	r21
    1214:	6f 93       	push	r22
    1216:	7f 93       	push	r23
    1218:	8f 93       	push	r24
    121a:	9f 93       	push	r25
    121c:	af 93       	push	r26
    121e:	bf 93       	push	r27
    1220:	ef 93       	push	r30
    1222:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
    1224:	e0 91 6a 20 	lds	r30, 0x206A
    1228:	f0 91 6b 20 	lds	r31, 0x206B
    122c:	30 97       	sbiw	r30, 0x00	; 0
    122e:	09 f0       	breq	.+2      	; 0x1232 <__vector_16+0x30>
		tc_tcc0_cca_callback();
    1230:	09 95       	icall
	}
}
    1232:	ff 91       	pop	r31
    1234:	ef 91       	pop	r30
    1236:	bf 91       	pop	r27
    1238:	af 91       	pop	r26
    123a:	9f 91       	pop	r25
    123c:	8f 91       	pop	r24
    123e:	7f 91       	pop	r23
    1240:	6f 91       	pop	r22
    1242:	5f 91       	pop	r21
    1244:	4f 91       	pop	r20
    1246:	3f 91       	pop	r19
    1248:	2f 91       	pop	r18
    124a:	0f 90       	pop	r0
    124c:	0f be       	out	0x3f, r0	; 63
    124e:	0f 90       	pop	r0
    1250:	1f 90       	pop	r1
    1252:	18 95       	reti

00001254 <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
    1254:	1f 92       	push	r1
    1256:	0f 92       	push	r0
    1258:	0f b6       	in	r0, 0x3f	; 63
    125a:	0f 92       	push	r0
    125c:	11 24       	eor	r1, r1
    125e:	2f 93       	push	r18
    1260:	3f 93       	push	r19
    1262:	4f 93       	push	r20
    1264:	5f 93       	push	r21
    1266:	6f 93       	push	r22
    1268:	7f 93       	push	r23
    126a:	8f 93       	push	r24
    126c:	9f 93       	push	r25
    126e:	af 93       	push	r26
    1270:	bf 93       	push	r27
    1272:	ef 93       	push	r30
    1274:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
    1276:	e0 91 68 20 	lds	r30, 0x2068
    127a:	f0 91 69 20 	lds	r31, 0x2069
    127e:	30 97       	sbiw	r30, 0x00	; 0
    1280:	09 f0       	breq	.+2      	; 0x1284 <__vector_17+0x30>
		tc_tcc0_ccb_callback();
    1282:	09 95       	icall
	}
}
    1284:	ff 91       	pop	r31
    1286:	ef 91       	pop	r30
    1288:	bf 91       	pop	r27
    128a:	af 91       	pop	r26
    128c:	9f 91       	pop	r25
    128e:	8f 91       	pop	r24
    1290:	7f 91       	pop	r23
    1292:	6f 91       	pop	r22
    1294:	5f 91       	pop	r21
    1296:	4f 91       	pop	r20
    1298:	3f 91       	pop	r19
    129a:	2f 91       	pop	r18
    129c:	0f 90       	pop	r0
    129e:	0f be       	out	0x3f, r0	; 63
    12a0:	0f 90       	pop	r0
    12a2:	1f 90       	pop	r1
    12a4:	18 95       	reti

000012a6 <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
    12a6:	1f 92       	push	r1
    12a8:	0f 92       	push	r0
    12aa:	0f b6       	in	r0, 0x3f	; 63
    12ac:	0f 92       	push	r0
    12ae:	11 24       	eor	r1, r1
    12b0:	2f 93       	push	r18
    12b2:	3f 93       	push	r19
    12b4:	4f 93       	push	r20
    12b6:	5f 93       	push	r21
    12b8:	6f 93       	push	r22
    12ba:	7f 93       	push	r23
    12bc:	8f 93       	push	r24
    12be:	9f 93       	push	r25
    12c0:	af 93       	push	r26
    12c2:	bf 93       	push	r27
    12c4:	ef 93       	push	r30
    12c6:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
    12c8:	e0 91 66 20 	lds	r30, 0x2066
    12cc:	f0 91 67 20 	lds	r31, 0x2067
    12d0:	30 97       	sbiw	r30, 0x00	; 0
    12d2:	09 f0       	breq	.+2      	; 0x12d6 <__vector_18+0x30>
		tc_tcc0_ccc_callback();
    12d4:	09 95       	icall
	}
}
    12d6:	ff 91       	pop	r31
    12d8:	ef 91       	pop	r30
    12da:	bf 91       	pop	r27
    12dc:	af 91       	pop	r26
    12de:	9f 91       	pop	r25
    12e0:	8f 91       	pop	r24
    12e2:	7f 91       	pop	r23
    12e4:	6f 91       	pop	r22
    12e6:	5f 91       	pop	r21
    12e8:	4f 91       	pop	r20
    12ea:	3f 91       	pop	r19
    12ec:	2f 91       	pop	r18
    12ee:	0f 90       	pop	r0
    12f0:	0f be       	out	0x3f, r0	; 63
    12f2:	0f 90       	pop	r0
    12f4:	1f 90       	pop	r1
    12f6:	18 95       	reti

000012f8 <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
    12f8:	1f 92       	push	r1
    12fa:	0f 92       	push	r0
    12fc:	0f b6       	in	r0, 0x3f	; 63
    12fe:	0f 92       	push	r0
    1300:	11 24       	eor	r1, r1
    1302:	2f 93       	push	r18
    1304:	3f 93       	push	r19
    1306:	4f 93       	push	r20
    1308:	5f 93       	push	r21
    130a:	6f 93       	push	r22
    130c:	7f 93       	push	r23
    130e:	8f 93       	push	r24
    1310:	9f 93       	push	r25
    1312:	af 93       	push	r26
    1314:	bf 93       	push	r27
    1316:	ef 93       	push	r30
    1318:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
    131a:	e0 91 64 20 	lds	r30, 0x2064
    131e:	f0 91 65 20 	lds	r31, 0x2065
    1322:	30 97       	sbiw	r30, 0x00	; 0
    1324:	09 f0       	breq	.+2      	; 0x1328 <__vector_19+0x30>
		tc_tcc0_ccd_callback();
    1326:	09 95       	icall
	}
}
    1328:	ff 91       	pop	r31
    132a:	ef 91       	pop	r30
    132c:	bf 91       	pop	r27
    132e:	af 91       	pop	r26
    1330:	9f 91       	pop	r25
    1332:	8f 91       	pop	r24
    1334:	7f 91       	pop	r23
    1336:	6f 91       	pop	r22
    1338:	5f 91       	pop	r21
    133a:	4f 91       	pop	r20
    133c:	3f 91       	pop	r19
    133e:	2f 91       	pop	r18
    1340:	0f 90       	pop	r0
    1342:	0f be       	out	0x3f, r0	; 63
    1344:	0f 90       	pop	r0
    1346:	1f 90       	pop	r1
    1348:	18 95       	reti

0000134a <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
    134a:	1f 92       	push	r1
    134c:	0f 92       	push	r0
    134e:	0f b6       	in	r0, 0x3f	; 63
    1350:	0f 92       	push	r0
    1352:	11 24       	eor	r1, r1
    1354:	2f 93       	push	r18
    1356:	3f 93       	push	r19
    1358:	4f 93       	push	r20
    135a:	5f 93       	push	r21
    135c:	6f 93       	push	r22
    135e:	7f 93       	push	r23
    1360:	8f 93       	push	r24
    1362:	9f 93       	push	r25
    1364:	af 93       	push	r26
    1366:	bf 93       	push	r27
    1368:	ef 93       	push	r30
    136a:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
    136c:	e0 91 62 20 	lds	r30, 0x2062
    1370:	f0 91 63 20 	lds	r31, 0x2063
    1374:	30 97       	sbiw	r30, 0x00	; 0
    1376:	09 f0       	breq	.+2      	; 0x137a <__vector_20+0x30>
		tc_tcc1_ovf_callback();
    1378:	09 95       	icall
	}
}
    137a:	ff 91       	pop	r31
    137c:	ef 91       	pop	r30
    137e:	bf 91       	pop	r27
    1380:	af 91       	pop	r26
    1382:	9f 91       	pop	r25
    1384:	8f 91       	pop	r24
    1386:	7f 91       	pop	r23
    1388:	6f 91       	pop	r22
    138a:	5f 91       	pop	r21
    138c:	4f 91       	pop	r20
    138e:	3f 91       	pop	r19
    1390:	2f 91       	pop	r18
    1392:	0f 90       	pop	r0
    1394:	0f be       	out	0x3f, r0	; 63
    1396:	0f 90       	pop	r0
    1398:	1f 90       	pop	r1
    139a:	18 95       	reti

0000139c <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
    139c:	1f 92       	push	r1
    139e:	0f 92       	push	r0
    13a0:	0f b6       	in	r0, 0x3f	; 63
    13a2:	0f 92       	push	r0
    13a4:	11 24       	eor	r1, r1
    13a6:	2f 93       	push	r18
    13a8:	3f 93       	push	r19
    13aa:	4f 93       	push	r20
    13ac:	5f 93       	push	r21
    13ae:	6f 93       	push	r22
    13b0:	7f 93       	push	r23
    13b2:	8f 93       	push	r24
    13b4:	9f 93       	push	r25
    13b6:	af 93       	push	r26
    13b8:	bf 93       	push	r27
    13ba:	ef 93       	push	r30
    13bc:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
    13be:	e0 91 60 20 	lds	r30, 0x2060
    13c2:	f0 91 61 20 	lds	r31, 0x2061
    13c6:	30 97       	sbiw	r30, 0x00	; 0
    13c8:	09 f0       	breq	.+2      	; 0x13cc <__vector_21+0x30>
		tc_tcc1_err_callback();
    13ca:	09 95       	icall
	}
}
    13cc:	ff 91       	pop	r31
    13ce:	ef 91       	pop	r30
    13d0:	bf 91       	pop	r27
    13d2:	af 91       	pop	r26
    13d4:	9f 91       	pop	r25
    13d6:	8f 91       	pop	r24
    13d8:	7f 91       	pop	r23
    13da:	6f 91       	pop	r22
    13dc:	5f 91       	pop	r21
    13de:	4f 91       	pop	r20
    13e0:	3f 91       	pop	r19
    13e2:	2f 91       	pop	r18
    13e4:	0f 90       	pop	r0
    13e6:	0f be       	out	0x3f, r0	; 63
    13e8:	0f 90       	pop	r0
    13ea:	1f 90       	pop	r1
    13ec:	18 95       	reti

000013ee <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
    13ee:	1f 92       	push	r1
    13f0:	0f 92       	push	r0
    13f2:	0f b6       	in	r0, 0x3f	; 63
    13f4:	0f 92       	push	r0
    13f6:	11 24       	eor	r1, r1
    13f8:	2f 93       	push	r18
    13fa:	3f 93       	push	r19
    13fc:	4f 93       	push	r20
    13fe:	5f 93       	push	r21
    1400:	6f 93       	push	r22
    1402:	7f 93       	push	r23
    1404:	8f 93       	push	r24
    1406:	9f 93       	push	r25
    1408:	af 93       	push	r26
    140a:	bf 93       	push	r27
    140c:	ef 93       	push	r30
    140e:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
    1410:	e0 91 5e 20 	lds	r30, 0x205E
    1414:	f0 91 5f 20 	lds	r31, 0x205F
    1418:	30 97       	sbiw	r30, 0x00	; 0
    141a:	09 f0       	breq	.+2      	; 0x141e <__vector_22+0x30>
		tc_tcc1_cca_callback();
    141c:	09 95       	icall
	}
}
    141e:	ff 91       	pop	r31
    1420:	ef 91       	pop	r30
    1422:	bf 91       	pop	r27
    1424:	af 91       	pop	r26
    1426:	9f 91       	pop	r25
    1428:	8f 91       	pop	r24
    142a:	7f 91       	pop	r23
    142c:	6f 91       	pop	r22
    142e:	5f 91       	pop	r21
    1430:	4f 91       	pop	r20
    1432:	3f 91       	pop	r19
    1434:	2f 91       	pop	r18
    1436:	0f 90       	pop	r0
    1438:	0f be       	out	0x3f, r0	; 63
    143a:	0f 90       	pop	r0
    143c:	1f 90       	pop	r1
    143e:	18 95       	reti

00001440 <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
    1440:	1f 92       	push	r1
    1442:	0f 92       	push	r0
    1444:	0f b6       	in	r0, 0x3f	; 63
    1446:	0f 92       	push	r0
    1448:	11 24       	eor	r1, r1
    144a:	2f 93       	push	r18
    144c:	3f 93       	push	r19
    144e:	4f 93       	push	r20
    1450:	5f 93       	push	r21
    1452:	6f 93       	push	r22
    1454:	7f 93       	push	r23
    1456:	8f 93       	push	r24
    1458:	9f 93       	push	r25
    145a:	af 93       	push	r26
    145c:	bf 93       	push	r27
    145e:	ef 93       	push	r30
    1460:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
    1462:	e0 91 5c 20 	lds	r30, 0x205C
    1466:	f0 91 5d 20 	lds	r31, 0x205D
    146a:	30 97       	sbiw	r30, 0x00	; 0
    146c:	09 f0       	breq	.+2      	; 0x1470 <__vector_23+0x30>
		tc_tcc1_ccb_callback();
    146e:	09 95       	icall
	}
}
    1470:	ff 91       	pop	r31
    1472:	ef 91       	pop	r30
    1474:	bf 91       	pop	r27
    1476:	af 91       	pop	r26
    1478:	9f 91       	pop	r25
    147a:	8f 91       	pop	r24
    147c:	7f 91       	pop	r23
    147e:	6f 91       	pop	r22
    1480:	5f 91       	pop	r21
    1482:	4f 91       	pop	r20
    1484:	3f 91       	pop	r19
    1486:	2f 91       	pop	r18
    1488:	0f 90       	pop	r0
    148a:	0f be       	out	0x3f, r0	; 63
    148c:	0f 90       	pop	r0
    148e:	1f 90       	pop	r1
    1490:	18 95       	reti

00001492 <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
    1492:	1f 92       	push	r1
    1494:	0f 92       	push	r0
    1496:	0f b6       	in	r0, 0x3f	; 63
    1498:	0f 92       	push	r0
    149a:	11 24       	eor	r1, r1
    149c:	2f 93       	push	r18
    149e:	3f 93       	push	r19
    14a0:	4f 93       	push	r20
    14a2:	5f 93       	push	r21
    14a4:	6f 93       	push	r22
    14a6:	7f 93       	push	r23
    14a8:	8f 93       	push	r24
    14aa:	9f 93       	push	r25
    14ac:	af 93       	push	r26
    14ae:	bf 93       	push	r27
    14b0:	ef 93       	push	r30
    14b2:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
    14b4:	e0 91 5a 20 	lds	r30, 0x205A
    14b8:	f0 91 5b 20 	lds	r31, 0x205B
    14bc:	30 97       	sbiw	r30, 0x00	; 0
    14be:	09 f0       	breq	.+2      	; 0x14c2 <__vector_78+0x30>
		tc_tcd0_err_callback();
    14c0:	09 95       	icall
	}
}
    14c2:	ff 91       	pop	r31
    14c4:	ef 91       	pop	r30
    14c6:	bf 91       	pop	r27
    14c8:	af 91       	pop	r26
    14ca:	9f 91       	pop	r25
    14cc:	8f 91       	pop	r24
    14ce:	7f 91       	pop	r23
    14d0:	6f 91       	pop	r22
    14d2:	5f 91       	pop	r21
    14d4:	4f 91       	pop	r20
    14d6:	3f 91       	pop	r19
    14d8:	2f 91       	pop	r18
    14da:	0f 90       	pop	r0
    14dc:	0f be       	out	0x3f, r0	; 63
    14de:	0f 90       	pop	r0
    14e0:	1f 90       	pop	r1
    14e2:	18 95       	reti

000014e4 <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
    14e4:	1f 92       	push	r1
    14e6:	0f 92       	push	r0
    14e8:	0f b6       	in	r0, 0x3f	; 63
    14ea:	0f 92       	push	r0
    14ec:	11 24       	eor	r1, r1
    14ee:	2f 93       	push	r18
    14f0:	3f 93       	push	r19
    14f2:	4f 93       	push	r20
    14f4:	5f 93       	push	r21
    14f6:	6f 93       	push	r22
    14f8:	7f 93       	push	r23
    14fa:	8f 93       	push	r24
    14fc:	9f 93       	push	r25
    14fe:	af 93       	push	r26
    1500:	bf 93       	push	r27
    1502:	ef 93       	push	r30
    1504:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
    1506:	e0 91 58 20 	lds	r30, 0x2058
    150a:	f0 91 59 20 	lds	r31, 0x2059
    150e:	30 97       	sbiw	r30, 0x00	; 0
    1510:	09 f0       	breq	.+2      	; 0x1514 <__vector_79+0x30>
		tc_tcd0_cca_callback();
    1512:	09 95       	icall
	}
}
    1514:	ff 91       	pop	r31
    1516:	ef 91       	pop	r30
    1518:	bf 91       	pop	r27
    151a:	af 91       	pop	r26
    151c:	9f 91       	pop	r25
    151e:	8f 91       	pop	r24
    1520:	7f 91       	pop	r23
    1522:	6f 91       	pop	r22
    1524:	5f 91       	pop	r21
    1526:	4f 91       	pop	r20
    1528:	3f 91       	pop	r19
    152a:	2f 91       	pop	r18
    152c:	0f 90       	pop	r0
    152e:	0f be       	out	0x3f, r0	; 63
    1530:	0f 90       	pop	r0
    1532:	1f 90       	pop	r1
    1534:	18 95       	reti

00001536 <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
    1536:	1f 92       	push	r1
    1538:	0f 92       	push	r0
    153a:	0f b6       	in	r0, 0x3f	; 63
    153c:	0f 92       	push	r0
    153e:	11 24       	eor	r1, r1
    1540:	2f 93       	push	r18
    1542:	3f 93       	push	r19
    1544:	4f 93       	push	r20
    1546:	5f 93       	push	r21
    1548:	6f 93       	push	r22
    154a:	7f 93       	push	r23
    154c:	8f 93       	push	r24
    154e:	9f 93       	push	r25
    1550:	af 93       	push	r26
    1552:	bf 93       	push	r27
    1554:	ef 93       	push	r30
    1556:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
    1558:	e0 91 56 20 	lds	r30, 0x2056
    155c:	f0 91 57 20 	lds	r31, 0x2057
    1560:	30 97       	sbiw	r30, 0x00	; 0
    1562:	09 f0       	breq	.+2      	; 0x1566 <__vector_80+0x30>
		tc_tcd0_ccb_callback();
    1564:	09 95       	icall
	}
}
    1566:	ff 91       	pop	r31
    1568:	ef 91       	pop	r30
    156a:	bf 91       	pop	r27
    156c:	af 91       	pop	r26
    156e:	9f 91       	pop	r25
    1570:	8f 91       	pop	r24
    1572:	7f 91       	pop	r23
    1574:	6f 91       	pop	r22
    1576:	5f 91       	pop	r21
    1578:	4f 91       	pop	r20
    157a:	3f 91       	pop	r19
    157c:	2f 91       	pop	r18
    157e:	0f 90       	pop	r0
    1580:	0f be       	out	0x3f, r0	; 63
    1582:	0f 90       	pop	r0
    1584:	1f 90       	pop	r1
    1586:	18 95       	reti

00001588 <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
    1588:	1f 92       	push	r1
    158a:	0f 92       	push	r0
    158c:	0f b6       	in	r0, 0x3f	; 63
    158e:	0f 92       	push	r0
    1590:	11 24       	eor	r1, r1
    1592:	2f 93       	push	r18
    1594:	3f 93       	push	r19
    1596:	4f 93       	push	r20
    1598:	5f 93       	push	r21
    159a:	6f 93       	push	r22
    159c:	7f 93       	push	r23
    159e:	8f 93       	push	r24
    15a0:	9f 93       	push	r25
    15a2:	af 93       	push	r26
    15a4:	bf 93       	push	r27
    15a6:	ef 93       	push	r30
    15a8:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
    15aa:	e0 91 54 20 	lds	r30, 0x2054
    15ae:	f0 91 55 20 	lds	r31, 0x2055
    15b2:	30 97       	sbiw	r30, 0x00	; 0
    15b4:	09 f0       	breq	.+2      	; 0x15b8 <__vector_81+0x30>
		tc_tcd0_ccc_callback();
    15b6:	09 95       	icall
	}
}
    15b8:	ff 91       	pop	r31
    15ba:	ef 91       	pop	r30
    15bc:	bf 91       	pop	r27
    15be:	af 91       	pop	r26
    15c0:	9f 91       	pop	r25
    15c2:	8f 91       	pop	r24
    15c4:	7f 91       	pop	r23
    15c6:	6f 91       	pop	r22
    15c8:	5f 91       	pop	r21
    15ca:	4f 91       	pop	r20
    15cc:	3f 91       	pop	r19
    15ce:	2f 91       	pop	r18
    15d0:	0f 90       	pop	r0
    15d2:	0f be       	out	0x3f, r0	; 63
    15d4:	0f 90       	pop	r0
    15d6:	1f 90       	pop	r1
    15d8:	18 95       	reti

000015da <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
    15da:	1f 92       	push	r1
    15dc:	0f 92       	push	r0
    15de:	0f b6       	in	r0, 0x3f	; 63
    15e0:	0f 92       	push	r0
    15e2:	11 24       	eor	r1, r1
    15e4:	2f 93       	push	r18
    15e6:	3f 93       	push	r19
    15e8:	4f 93       	push	r20
    15ea:	5f 93       	push	r21
    15ec:	6f 93       	push	r22
    15ee:	7f 93       	push	r23
    15f0:	8f 93       	push	r24
    15f2:	9f 93       	push	r25
    15f4:	af 93       	push	r26
    15f6:	bf 93       	push	r27
    15f8:	ef 93       	push	r30
    15fa:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
    15fc:	e0 91 52 20 	lds	r30, 0x2052
    1600:	f0 91 53 20 	lds	r31, 0x2053
    1604:	30 97       	sbiw	r30, 0x00	; 0
    1606:	09 f0       	breq	.+2      	; 0x160a <__vector_82+0x30>
		tc_tcd0_ccd_callback();
    1608:	09 95       	icall
	}
}
    160a:	ff 91       	pop	r31
    160c:	ef 91       	pop	r30
    160e:	bf 91       	pop	r27
    1610:	af 91       	pop	r26
    1612:	9f 91       	pop	r25
    1614:	8f 91       	pop	r24
    1616:	7f 91       	pop	r23
    1618:	6f 91       	pop	r22
    161a:	5f 91       	pop	r21
    161c:	4f 91       	pop	r20
    161e:	3f 91       	pop	r19
    1620:	2f 91       	pop	r18
    1622:	0f 90       	pop	r0
    1624:	0f be       	out	0x3f, r0	; 63
    1626:	0f 90       	pop	r0
    1628:	1f 90       	pop	r1
    162a:	18 95       	reti

0000162c <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
    162c:	1f 92       	push	r1
    162e:	0f 92       	push	r0
    1630:	0f b6       	in	r0, 0x3f	; 63
    1632:	0f 92       	push	r0
    1634:	11 24       	eor	r1, r1
    1636:	2f 93       	push	r18
    1638:	3f 93       	push	r19
    163a:	4f 93       	push	r20
    163c:	5f 93       	push	r21
    163e:	6f 93       	push	r22
    1640:	7f 93       	push	r23
    1642:	8f 93       	push	r24
    1644:	9f 93       	push	r25
    1646:	af 93       	push	r26
    1648:	bf 93       	push	r27
    164a:	ef 93       	push	r30
    164c:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
    164e:	e0 91 50 20 	lds	r30, 0x2050
    1652:	f0 91 51 20 	lds	r31, 0x2051
    1656:	30 97       	sbiw	r30, 0x00	; 0
    1658:	09 f0       	breq	.+2      	; 0x165c <__vector_83+0x30>
		tc_tcd1_ovf_callback();
    165a:	09 95       	icall
	}
}
    165c:	ff 91       	pop	r31
    165e:	ef 91       	pop	r30
    1660:	bf 91       	pop	r27
    1662:	af 91       	pop	r26
    1664:	9f 91       	pop	r25
    1666:	8f 91       	pop	r24
    1668:	7f 91       	pop	r23
    166a:	6f 91       	pop	r22
    166c:	5f 91       	pop	r21
    166e:	4f 91       	pop	r20
    1670:	3f 91       	pop	r19
    1672:	2f 91       	pop	r18
    1674:	0f 90       	pop	r0
    1676:	0f be       	out	0x3f, r0	; 63
    1678:	0f 90       	pop	r0
    167a:	1f 90       	pop	r1
    167c:	18 95       	reti

0000167e <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
    167e:	1f 92       	push	r1
    1680:	0f 92       	push	r0
    1682:	0f b6       	in	r0, 0x3f	; 63
    1684:	0f 92       	push	r0
    1686:	11 24       	eor	r1, r1
    1688:	2f 93       	push	r18
    168a:	3f 93       	push	r19
    168c:	4f 93       	push	r20
    168e:	5f 93       	push	r21
    1690:	6f 93       	push	r22
    1692:	7f 93       	push	r23
    1694:	8f 93       	push	r24
    1696:	9f 93       	push	r25
    1698:	af 93       	push	r26
    169a:	bf 93       	push	r27
    169c:	ef 93       	push	r30
    169e:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
    16a0:	e0 91 4e 20 	lds	r30, 0x204E
    16a4:	f0 91 4f 20 	lds	r31, 0x204F
    16a8:	30 97       	sbiw	r30, 0x00	; 0
    16aa:	09 f0       	breq	.+2      	; 0x16ae <__vector_84+0x30>
		tc_tcd1_err_callback();
    16ac:	09 95       	icall
	}
}
    16ae:	ff 91       	pop	r31
    16b0:	ef 91       	pop	r30
    16b2:	bf 91       	pop	r27
    16b4:	af 91       	pop	r26
    16b6:	9f 91       	pop	r25
    16b8:	8f 91       	pop	r24
    16ba:	7f 91       	pop	r23
    16bc:	6f 91       	pop	r22
    16be:	5f 91       	pop	r21
    16c0:	4f 91       	pop	r20
    16c2:	3f 91       	pop	r19
    16c4:	2f 91       	pop	r18
    16c6:	0f 90       	pop	r0
    16c8:	0f be       	out	0x3f, r0	; 63
    16ca:	0f 90       	pop	r0
    16cc:	1f 90       	pop	r1
    16ce:	18 95       	reti

000016d0 <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
    16d0:	1f 92       	push	r1
    16d2:	0f 92       	push	r0
    16d4:	0f b6       	in	r0, 0x3f	; 63
    16d6:	0f 92       	push	r0
    16d8:	11 24       	eor	r1, r1
    16da:	2f 93       	push	r18
    16dc:	3f 93       	push	r19
    16de:	4f 93       	push	r20
    16e0:	5f 93       	push	r21
    16e2:	6f 93       	push	r22
    16e4:	7f 93       	push	r23
    16e6:	8f 93       	push	r24
    16e8:	9f 93       	push	r25
    16ea:	af 93       	push	r26
    16ec:	bf 93       	push	r27
    16ee:	ef 93       	push	r30
    16f0:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
    16f2:	e0 91 4c 20 	lds	r30, 0x204C
    16f6:	f0 91 4d 20 	lds	r31, 0x204D
    16fa:	30 97       	sbiw	r30, 0x00	; 0
    16fc:	09 f0       	breq	.+2      	; 0x1700 <__vector_85+0x30>
		tc_tcd1_cca_callback();
    16fe:	09 95       	icall
	}
}
    1700:	ff 91       	pop	r31
    1702:	ef 91       	pop	r30
    1704:	bf 91       	pop	r27
    1706:	af 91       	pop	r26
    1708:	9f 91       	pop	r25
    170a:	8f 91       	pop	r24
    170c:	7f 91       	pop	r23
    170e:	6f 91       	pop	r22
    1710:	5f 91       	pop	r21
    1712:	4f 91       	pop	r20
    1714:	3f 91       	pop	r19
    1716:	2f 91       	pop	r18
    1718:	0f 90       	pop	r0
    171a:	0f be       	out	0x3f, r0	; 63
    171c:	0f 90       	pop	r0
    171e:	1f 90       	pop	r1
    1720:	18 95       	reti

00001722 <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
    1722:	1f 92       	push	r1
    1724:	0f 92       	push	r0
    1726:	0f b6       	in	r0, 0x3f	; 63
    1728:	0f 92       	push	r0
    172a:	11 24       	eor	r1, r1
    172c:	2f 93       	push	r18
    172e:	3f 93       	push	r19
    1730:	4f 93       	push	r20
    1732:	5f 93       	push	r21
    1734:	6f 93       	push	r22
    1736:	7f 93       	push	r23
    1738:	8f 93       	push	r24
    173a:	9f 93       	push	r25
    173c:	af 93       	push	r26
    173e:	bf 93       	push	r27
    1740:	ef 93       	push	r30
    1742:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
    1744:	e0 91 4a 20 	lds	r30, 0x204A
    1748:	f0 91 4b 20 	lds	r31, 0x204B
    174c:	30 97       	sbiw	r30, 0x00	; 0
    174e:	09 f0       	breq	.+2      	; 0x1752 <__vector_86+0x30>
		tc_tcd1_ccb_callback();
    1750:	09 95       	icall
	}
}
    1752:	ff 91       	pop	r31
    1754:	ef 91       	pop	r30
    1756:	bf 91       	pop	r27
    1758:	af 91       	pop	r26
    175a:	9f 91       	pop	r25
    175c:	8f 91       	pop	r24
    175e:	7f 91       	pop	r23
    1760:	6f 91       	pop	r22
    1762:	5f 91       	pop	r21
    1764:	4f 91       	pop	r20
    1766:	3f 91       	pop	r19
    1768:	2f 91       	pop	r18
    176a:	0f 90       	pop	r0
    176c:	0f be       	out	0x3f, r0	; 63
    176e:	0f 90       	pop	r0
    1770:	1f 90       	pop	r1
    1772:	18 95       	reti

00001774 <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
    1774:	1f 92       	push	r1
    1776:	0f 92       	push	r0
    1778:	0f b6       	in	r0, 0x3f	; 63
    177a:	0f 92       	push	r0
    177c:	11 24       	eor	r1, r1
    177e:	2f 93       	push	r18
    1780:	3f 93       	push	r19
    1782:	4f 93       	push	r20
    1784:	5f 93       	push	r21
    1786:	6f 93       	push	r22
    1788:	7f 93       	push	r23
    178a:	8f 93       	push	r24
    178c:	9f 93       	push	r25
    178e:	af 93       	push	r26
    1790:	bf 93       	push	r27
    1792:	ef 93       	push	r30
    1794:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
    1796:	e0 91 48 20 	lds	r30, 0x2048
    179a:	f0 91 49 20 	lds	r31, 0x2049
    179e:	30 97       	sbiw	r30, 0x00	; 0
    17a0:	09 f0       	breq	.+2      	; 0x17a4 <__vector_47+0x30>
		tc_tce0_ovf_callback();
    17a2:	09 95       	icall
	}
}
    17a4:	ff 91       	pop	r31
    17a6:	ef 91       	pop	r30
    17a8:	bf 91       	pop	r27
    17aa:	af 91       	pop	r26
    17ac:	9f 91       	pop	r25
    17ae:	8f 91       	pop	r24
    17b0:	7f 91       	pop	r23
    17b2:	6f 91       	pop	r22
    17b4:	5f 91       	pop	r21
    17b6:	4f 91       	pop	r20
    17b8:	3f 91       	pop	r19
    17ba:	2f 91       	pop	r18
    17bc:	0f 90       	pop	r0
    17be:	0f be       	out	0x3f, r0	; 63
    17c0:	0f 90       	pop	r0
    17c2:	1f 90       	pop	r1
    17c4:	18 95       	reti

000017c6 <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
    17c6:	1f 92       	push	r1
    17c8:	0f 92       	push	r0
    17ca:	0f b6       	in	r0, 0x3f	; 63
    17cc:	0f 92       	push	r0
    17ce:	11 24       	eor	r1, r1
    17d0:	2f 93       	push	r18
    17d2:	3f 93       	push	r19
    17d4:	4f 93       	push	r20
    17d6:	5f 93       	push	r21
    17d8:	6f 93       	push	r22
    17da:	7f 93       	push	r23
    17dc:	8f 93       	push	r24
    17de:	9f 93       	push	r25
    17e0:	af 93       	push	r26
    17e2:	bf 93       	push	r27
    17e4:	ef 93       	push	r30
    17e6:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
    17e8:	e0 91 46 20 	lds	r30, 0x2046
    17ec:	f0 91 47 20 	lds	r31, 0x2047
    17f0:	30 97       	sbiw	r30, 0x00	; 0
    17f2:	09 f0       	breq	.+2      	; 0x17f6 <__vector_48+0x30>
		tc_tce0_err_callback();
    17f4:	09 95       	icall
	}
}
    17f6:	ff 91       	pop	r31
    17f8:	ef 91       	pop	r30
    17fa:	bf 91       	pop	r27
    17fc:	af 91       	pop	r26
    17fe:	9f 91       	pop	r25
    1800:	8f 91       	pop	r24
    1802:	7f 91       	pop	r23
    1804:	6f 91       	pop	r22
    1806:	5f 91       	pop	r21
    1808:	4f 91       	pop	r20
    180a:	3f 91       	pop	r19
    180c:	2f 91       	pop	r18
    180e:	0f 90       	pop	r0
    1810:	0f be       	out	0x3f, r0	; 63
    1812:	0f 90       	pop	r0
    1814:	1f 90       	pop	r1
    1816:	18 95       	reti

00001818 <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
    1818:	1f 92       	push	r1
    181a:	0f 92       	push	r0
    181c:	0f b6       	in	r0, 0x3f	; 63
    181e:	0f 92       	push	r0
    1820:	11 24       	eor	r1, r1
    1822:	2f 93       	push	r18
    1824:	3f 93       	push	r19
    1826:	4f 93       	push	r20
    1828:	5f 93       	push	r21
    182a:	6f 93       	push	r22
    182c:	7f 93       	push	r23
    182e:	8f 93       	push	r24
    1830:	9f 93       	push	r25
    1832:	af 93       	push	r26
    1834:	bf 93       	push	r27
    1836:	ef 93       	push	r30
    1838:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
    183a:	e0 91 44 20 	lds	r30, 0x2044
    183e:	f0 91 45 20 	lds	r31, 0x2045
    1842:	30 97       	sbiw	r30, 0x00	; 0
    1844:	09 f0       	breq	.+2      	; 0x1848 <__vector_49+0x30>
		tc_tce0_cca_callback();
    1846:	09 95       	icall
	}
}
    1848:	ff 91       	pop	r31
    184a:	ef 91       	pop	r30
    184c:	bf 91       	pop	r27
    184e:	af 91       	pop	r26
    1850:	9f 91       	pop	r25
    1852:	8f 91       	pop	r24
    1854:	7f 91       	pop	r23
    1856:	6f 91       	pop	r22
    1858:	5f 91       	pop	r21
    185a:	4f 91       	pop	r20
    185c:	3f 91       	pop	r19
    185e:	2f 91       	pop	r18
    1860:	0f 90       	pop	r0
    1862:	0f be       	out	0x3f, r0	; 63
    1864:	0f 90       	pop	r0
    1866:	1f 90       	pop	r1
    1868:	18 95       	reti

0000186a <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
    186a:	1f 92       	push	r1
    186c:	0f 92       	push	r0
    186e:	0f b6       	in	r0, 0x3f	; 63
    1870:	0f 92       	push	r0
    1872:	11 24       	eor	r1, r1
    1874:	2f 93       	push	r18
    1876:	3f 93       	push	r19
    1878:	4f 93       	push	r20
    187a:	5f 93       	push	r21
    187c:	6f 93       	push	r22
    187e:	7f 93       	push	r23
    1880:	8f 93       	push	r24
    1882:	9f 93       	push	r25
    1884:	af 93       	push	r26
    1886:	bf 93       	push	r27
    1888:	ef 93       	push	r30
    188a:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
    188c:	e0 91 42 20 	lds	r30, 0x2042
    1890:	f0 91 43 20 	lds	r31, 0x2043
    1894:	30 97       	sbiw	r30, 0x00	; 0
    1896:	09 f0       	breq	.+2      	; 0x189a <__vector_50+0x30>
		tc_tce0_ccb_callback();
    1898:	09 95       	icall
	}
}
    189a:	ff 91       	pop	r31
    189c:	ef 91       	pop	r30
    189e:	bf 91       	pop	r27
    18a0:	af 91       	pop	r26
    18a2:	9f 91       	pop	r25
    18a4:	8f 91       	pop	r24
    18a6:	7f 91       	pop	r23
    18a8:	6f 91       	pop	r22
    18aa:	5f 91       	pop	r21
    18ac:	4f 91       	pop	r20
    18ae:	3f 91       	pop	r19
    18b0:	2f 91       	pop	r18
    18b2:	0f 90       	pop	r0
    18b4:	0f be       	out	0x3f, r0	; 63
    18b6:	0f 90       	pop	r0
    18b8:	1f 90       	pop	r1
    18ba:	18 95       	reti

000018bc <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
    18bc:	1f 92       	push	r1
    18be:	0f 92       	push	r0
    18c0:	0f b6       	in	r0, 0x3f	; 63
    18c2:	0f 92       	push	r0
    18c4:	11 24       	eor	r1, r1
    18c6:	2f 93       	push	r18
    18c8:	3f 93       	push	r19
    18ca:	4f 93       	push	r20
    18cc:	5f 93       	push	r21
    18ce:	6f 93       	push	r22
    18d0:	7f 93       	push	r23
    18d2:	8f 93       	push	r24
    18d4:	9f 93       	push	r25
    18d6:	af 93       	push	r26
    18d8:	bf 93       	push	r27
    18da:	ef 93       	push	r30
    18dc:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
    18de:	e0 91 40 20 	lds	r30, 0x2040
    18e2:	f0 91 41 20 	lds	r31, 0x2041
    18e6:	30 97       	sbiw	r30, 0x00	; 0
    18e8:	09 f0       	breq	.+2      	; 0x18ec <__vector_51+0x30>
		tc_tce0_ccc_callback();
    18ea:	09 95       	icall
	}
}
    18ec:	ff 91       	pop	r31
    18ee:	ef 91       	pop	r30
    18f0:	bf 91       	pop	r27
    18f2:	af 91       	pop	r26
    18f4:	9f 91       	pop	r25
    18f6:	8f 91       	pop	r24
    18f8:	7f 91       	pop	r23
    18fa:	6f 91       	pop	r22
    18fc:	5f 91       	pop	r21
    18fe:	4f 91       	pop	r20
    1900:	3f 91       	pop	r19
    1902:	2f 91       	pop	r18
    1904:	0f 90       	pop	r0
    1906:	0f be       	out	0x3f, r0	; 63
    1908:	0f 90       	pop	r0
    190a:	1f 90       	pop	r1
    190c:	18 95       	reti

0000190e <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    190e:	1f 92       	push	r1
    1910:	0f 92       	push	r0
    1912:	0f b6       	in	r0, 0x3f	; 63
    1914:	0f 92       	push	r0
    1916:	11 24       	eor	r1, r1
    1918:	2f 93       	push	r18
    191a:	3f 93       	push	r19
    191c:	4f 93       	push	r20
    191e:	5f 93       	push	r21
    1920:	6f 93       	push	r22
    1922:	7f 93       	push	r23
    1924:	8f 93       	push	r24
    1926:	9f 93       	push	r25
    1928:	af 93       	push	r26
    192a:	bf 93       	push	r27
    192c:	ef 93       	push	r30
    192e:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    1930:	e0 91 3e 20 	lds	r30, 0x203E
    1934:	f0 91 3f 20 	lds	r31, 0x203F
    1938:	30 97       	sbiw	r30, 0x00	; 0
    193a:	09 f0       	breq	.+2      	; 0x193e <__vector_52+0x30>
		tc_tce0_ccd_callback();
    193c:	09 95       	icall
	}
}
    193e:	ff 91       	pop	r31
    1940:	ef 91       	pop	r30
    1942:	bf 91       	pop	r27
    1944:	af 91       	pop	r26
    1946:	9f 91       	pop	r25
    1948:	8f 91       	pop	r24
    194a:	7f 91       	pop	r23
    194c:	6f 91       	pop	r22
    194e:	5f 91       	pop	r21
    1950:	4f 91       	pop	r20
    1952:	3f 91       	pop	r19
    1954:	2f 91       	pop	r18
    1956:	0f 90       	pop	r0
    1958:	0f be       	out	0x3f, r0	; 63
    195a:	0f 90       	pop	r0
    195c:	1f 90       	pop	r1
    195e:	18 95       	reti

00001960 <tc_enable>:
 *
 * \note
 * unmask TC clock (sysclk), but does not configure the TC clock source.
 */
void tc_enable(volatile void *tc)
{
    1960:	cf 93       	push	r28

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1962:	cf b7       	in	r28, 0x3f	; 63
	cpu_irq_disable();
    1964:	f8 94       	cli
	irqflags_t iflags = cpu_irq_save();

#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1966:	28 2f       	mov	r18, r24
    1968:	39 2f       	mov	r19, r25
    196a:	21 15       	cp	r18, r1
    196c:	88 e0       	ldi	r24, 0x08	; 8
    196e:	38 07       	cpc	r19, r24
    1970:	39 f4       	brne	.+14     	; 0x1980 <tc_enable+0x20>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1972:	61 e0       	ldi	r22, 0x01	; 1
    1974:	83 e0       	ldi	r24, 0x03	; 3
    1976:	e7 db       	rcall	.-2098   	; 0x1146 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1978:	64 e0       	ldi	r22, 0x04	; 4
    197a:	83 e0       	ldi	r24, 0x03	; 3
    197c:	e4 db       	rcall	.-2104   	; 0x1146 <sysclk_enable_module>
    197e:	2d c0       	rjmp	.+90     	; 0x19da <tc_enable+0x7a>
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    1980:	20 34       	cpi	r18, 0x40	; 64
    1982:	88 e0       	ldi	r24, 0x08	; 8
    1984:	38 07       	cpc	r19, r24
    1986:	39 f4       	brne	.+14     	; 0x1996 <tc_enable+0x36>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1988:	62 e0       	ldi	r22, 0x02	; 2
    198a:	83 e0       	ldi	r24, 0x03	; 3
    198c:	dc db       	rcall	.-2120   	; 0x1146 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    198e:	64 e0       	ldi	r22, 0x04	; 4
    1990:	83 e0       	ldi	r24, 0x03	; 3
    1992:	d9 db       	rcall	.-2126   	; 0x1146 <sysclk_enable_module>
    1994:	22 c0       	rjmp	.+68     	; 0x19da <tc_enable+0x7a>
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    1996:	21 15       	cp	r18, r1
    1998:	89 e0       	ldi	r24, 0x09	; 9
    199a:	38 07       	cpc	r19, r24
    199c:	39 f4       	brne	.+14     	; 0x19ac <tc_enable+0x4c>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    199e:	61 e0       	ldi	r22, 0x01	; 1
    19a0:	84 e0       	ldi	r24, 0x04	; 4
    19a2:	d1 db       	rcall	.-2142   	; 0x1146 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    19a4:	64 e0       	ldi	r22, 0x04	; 4
    19a6:	84 e0       	ldi	r24, 0x04	; 4
    19a8:	ce db       	rcall	.-2148   	; 0x1146 <sysclk_enable_module>
    19aa:	17 c0       	rjmp	.+46     	; 0x19da <tc_enable+0x7a>
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    19ac:	20 34       	cpi	r18, 0x40	; 64
    19ae:	89 e0       	ldi	r24, 0x09	; 9
    19b0:	38 07       	cpc	r19, r24
    19b2:	39 f4       	brne	.+14     	; 0x19c2 <tc_enable+0x62>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    19b4:	62 e0       	ldi	r22, 0x02	; 2
    19b6:	84 e0       	ldi	r24, 0x04	; 4
    19b8:	c6 db       	rcall	.-2164   	; 0x1146 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    19ba:	64 e0       	ldi	r22, 0x04	; 4
    19bc:	84 e0       	ldi	r24, 0x04	; 4
    19be:	c3 db       	rcall	.-2170   	; 0x1146 <sysclk_enable_module>
    19c0:	0c c0       	rjmp	.+24     	; 0x19da <tc_enable+0x7a>
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    19c2:	21 15       	cp	r18, r1
    19c4:	3a 40       	sbci	r19, 0x0A	; 10
    19c6:	39 f4       	brne	.+14     	; 0x19d6 <tc_enable+0x76>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    19c8:	61 e0       	ldi	r22, 0x01	; 1
    19ca:	85 e0       	ldi	r24, 0x05	; 5
    19cc:	bc db       	rcall	.-2184   	; 0x1146 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    19ce:	64 e0       	ldi	r22, 0x04	; 4
    19d0:	85 e0       	ldi	r24, 0x05	; 5
    19d2:	b9 db       	rcall	.-2190   	; 0x1146 <sysclk_enable_module>
    19d4:	02 c0       	rjmp	.+4      	; 0x19da <tc_enable+0x7a>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    19d6:	cf bf       	out	0x3f, r28	; 63
    19d8:	09 c0       	rjmp	.+18     	; 0x19ec <tc_enable+0x8c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    19da:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    19dc:	f8 94       	cli
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    19de:	e9 e1       	ldi	r30, 0x19	; 25
    19e0:	f1 e2       	ldi	r31, 0x21	; 33
    19e2:	90 81       	ld	r25, Z
    19e4:	9f 5f       	subi	r25, 0xFF	; 255
    19e6:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    19e8:	8f bf       	out	0x3f, r24	; 63
    19ea:	cf bf       	out	0x3f, r28	; 63
		cpu_irq_restore(iflags);
		return;
	}
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
	cpu_irq_restore(iflags);
}
    19ec:	cf 91       	pop	r28
    19ee:	08 95       	ret

000019f0 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    19f0:	fc 01       	movw	r30, r24
    19f2:	81 81       	ldd	r24, Z+1	; 0x01
    19f4:	85 ff       	sbrs	r24, 5
    19f6:	fd cf       	rjmp	.-6      	; 0x19f2 <usart_putchar+0x2>
    19f8:	60 83       	st	Z, r22
    19fa:	80 e0       	ldi	r24, 0x00	; 0
    19fc:	90 e0       	ldi	r25, 0x00	; 0
    19fe:	08 95       	ret

00001a00 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1a00:	4f 92       	push	r4
    1a02:	5f 92       	push	r5
    1a04:	6f 92       	push	r6
    1a06:	7f 92       	push	r7
    1a08:	8f 92       	push	r8
    1a0a:	9f 92       	push	r9
    1a0c:	af 92       	push	r10
    1a0e:	bf 92       	push	r11
    1a10:	cf 92       	push	r12
    1a12:	df 92       	push	r13
    1a14:	ef 92       	push	r14
    1a16:	ff 92       	push	r15
    1a18:	0f 93       	push	r16
    1a1a:	1f 93       	push	r17
    1a1c:	cf 93       	push	r28
    1a1e:	df 93       	push	r29
    1a20:	ec 01       	movw	r28, r24
    1a22:	4a 01       	movw	r8, r20
    1a24:	5b 01       	movw	r10, r22
    1a26:	28 01       	movw	r4, r16
    1a28:	39 01       	movw	r6, r18

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    1a2a:	d9 01       	movw	r26, r18
    1a2c:	c8 01       	movw	r24, r16
    1a2e:	68 94       	set
    1a30:	12 f8       	bld	r1, 2
    1a32:	b6 95       	lsr	r27
    1a34:	a7 95       	ror	r26
    1a36:	97 95       	ror	r25
    1a38:	87 95       	ror	r24
    1a3a:	16 94       	lsr	r1
    1a3c:	d1 f7       	brne	.-12     	; 0x1a32 <usart_set_baudrate+0x32>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    1a3e:	b9 01       	movw	r22, r18
    1a40:	a8 01       	movw	r20, r16
    1a42:	03 2e       	mov	r0, r19
    1a44:	36 e1       	ldi	r19, 0x16	; 22
    1a46:	76 95       	lsr	r23
    1a48:	67 95       	ror	r22
    1a4a:	57 95       	ror	r21
    1a4c:	47 95       	ror	r20
    1a4e:	3a 95       	dec	r19
    1a50:	d1 f7       	brne	.-12     	; 0x1a46 <usart_set_baudrate+0x46>
    1a52:	30 2d       	mov	r19, r0

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1a54:	2c 81       	ldd	r18, Y+4	; 0x04
    1a56:	22 fd       	sbrc	r18, 2
    1a58:	08 c0       	rjmp	.+16     	; 0x1a6a <usart_set_baudrate+0x6a>
		max_rate /= 2;
    1a5a:	b6 95       	lsr	r27
    1a5c:	a7 95       	ror	r26
    1a5e:	97 95       	ror	r25
    1a60:	87 95       	ror	r24
		min_rate /= 2;
    1a62:	76 95       	lsr	r23
    1a64:	67 95       	ror	r22
    1a66:	57 95       	ror	r21
    1a68:	47 95       	ror	r20
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    1a6a:	88 15       	cp	r24, r8
    1a6c:	99 05       	cpc	r25, r9
    1a6e:	aa 05       	cpc	r26, r10
    1a70:	bb 05       	cpc	r27, r11
    1a72:	08 f4       	brcc	.+2      	; 0x1a76 <usart_set_baudrate+0x76>
    1a74:	a2 c0       	rjmp	.+324    	; 0x1bba <usart_set_baudrate+0x1ba>
    1a76:	84 16       	cp	r8, r20
    1a78:	95 06       	cpc	r9, r21
    1a7a:	a6 06       	cpc	r10, r22
    1a7c:	b7 06       	cpc	r11, r23
    1a7e:	08 f4       	brcc	.+2      	; 0x1a82 <usart_set_baudrate+0x82>
    1a80:	9e c0       	rjmp	.+316    	; 0x1bbe <usart_set_baudrate+0x1be>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1a82:	8c 81       	ldd	r24, Y+4	; 0x04
    1a84:	82 fd       	sbrc	r24, 2
    1a86:	04 c0       	rjmp	.+8      	; 0x1a90 <usart_set_baudrate+0x90>
		baud *= 2;
    1a88:	88 0c       	add	r8, r8
    1a8a:	99 1c       	adc	r9, r9
    1a8c:	aa 1c       	adc	r10, r10
    1a8e:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    1a90:	c3 01       	movw	r24, r6
    1a92:	b2 01       	movw	r22, r4
    1a94:	a5 01       	movw	r20, r10
    1a96:	94 01       	movw	r18, r8
    1a98:	19 d3       	rcall	.+1586   	; 0x20cc <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    1a9a:	2f 3f       	cpi	r18, 0xFF	; 255
    1a9c:	31 05       	cpc	r19, r1
    1a9e:	41 05       	cpc	r20, r1
    1aa0:	51 05       	cpc	r21, r1
    1aa2:	08 f4       	brcc	.+2      	; 0x1aa6 <usart_set_baudrate+0xa6>
    1aa4:	8e c0       	rjmp	.+284    	; 0x1bc2 <usart_set_baudrate+0x1c2>
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		baud *= 2;
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
    1aa6:	c1 2c       	mov	r12, r1
    1aa8:	d1 2c       	mov	r13, r1
    1aaa:	76 01       	movw	r14, r12
    1aac:	ca 94       	dec	r12
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1aae:	19 ef       	ldi	r17, 0xF9	; 249
    1ab0:	05 c0       	rjmp	.+10     	; 0x1abc <usart_set_baudrate+0xbc>
		if (ratio < limit) {
    1ab2:	2c 15       	cp	r18, r12
    1ab4:	3d 05       	cpc	r19, r13
    1ab6:	4e 05       	cpc	r20, r14
    1ab8:	5f 05       	cpc	r21, r15
    1aba:	68 f0       	brcs	.+26     	; 0x1ad6 <usart_set_baudrate+0xd6>
			break;
		}

		limit <<= 1;
    1abc:	cc 0c       	add	r12, r12
    1abe:	dd 1c       	adc	r13, r13
    1ac0:	ee 1c       	adc	r14, r14
    1ac2:	ff 1c       	adc	r15, r15

		if (exp < -3) {
    1ac4:	1d 3f       	cpi	r17, 0xFD	; 253
    1ac6:	14 f4       	brge	.+4      	; 0x1acc <usart_set_baudrate+0xcc>
			limit |= 1;
    1ac8:	68 94       	set
    1aca:	c0 f8       	bld	r12, 0

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1acc:	1f 5f       	subi	r17, 0xFF	; 255
    1ace:	17 30       	cpi	r17, 0x07	; 7
    1ad0:	81 f7       	brne	.-32     	; 0x1ab2 <usart_set_baudrate+0xb2>
    1ad2:	21 2f       	mov	r18, r17
    1ad4:	4e c0       	rjmp	.+156    	; 0x1b72 <usart_set_baudrate+0x172>
    1ad6:	21 2f       	mov	r18, r17
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    1ad8:	11 23       	and	r17, r17
    1ada:	0c f0       	brlt	.+2      	; 0x1ade <usart_set_baudrate+0xde>
    1adc:	4a c0       	rjmp	.+148    	; 0x1b72 <usart_set_baudrate+0x172>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1ade:	d5 01       	movw	r26, r10
    1ae0:	c4 01       	movw	r24, r8
    1ae2:	88 0f       	add	r24, r24
    1ae4:	99 1f       	adc	r25, r25
    1ae6:	aa 1f       	adc	r26, r26
    1ae8:	bb 1f       	adc	r27, r27
    1aea:	88 0f       	add	r24, r24
    1aec:	99 1f       	adc	r25, r25
    1aee:	aa 1f       	adc	r26, r26
    1af0:	bb 1f       	adc	r27, r27
    1af2:	88 0f       	add	r24, r24
    1af4:	99 1f       	adc	r25, r25
    1af6:	aa 1f       	adc	r26, r26
    1af8:	bb 1f       	adc	r27, r27
    1afa:	48 1a       	sub	r4, r24
    1afc:	59 0a       	sbc	r5, r25
    1afe:	6a 0a       	sbc	r6, r26
    1b00:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    1b02:	1e 3f       	cpi	r17, 0xFE	; 254
    1b04:	ec f4       	brge	.+58     	; 0x1b40 <usart_set_baudrate+0x140>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    1b06:	6d ef       	ldi	r22, 0xFD	; 253
    1b08:	7f ef       	ldi	r23, 0xFF	; 255
    1b0a:	61 1b       	sub	r22, r17
    1b0c:	71 09       	sbc	r23, r1
    1b0e:	17 fd       	sbrc	r17, 7
    1b10:	73 95       	inc	r23
    1b12:	04 c0       	rjmp	.+8      	; 0x1b1c <usart_set_baudrate+0x11c>
    1b14:	44 0c       	add	r4, r4
    1b16:	55 1c       	adc	r5, r5
    1b18:	66 1c       	adc	r6, r6
    1b1a:	77 1c       	adc	r7, r7
    1b1c:	6a 95       	dec	r22
    1b1e:	d2 f7       	brpl	.-12     	; 0x1b14 <usart_set_baudrate+0x114>
    1b20:	d5 01       	movw	r26, r10
    1b22:	c4 01       	movw	r24, r8
    1b24:	b6 95       	lsr	r27
    1b26:	a7 95       	ror	r26
    1b28:	97 95       	ror	r25
    1b2a:	87 95       	ror	r24
    1b2c:	bc 01       	movw	r22, r24
    1b2e:	cd 01       	movw	r24, r26
    1b30:	64 0d       	add	r22, r4
    1b32:	75 1d       	adc	r23, r5
    1b34:	86 1d       	adc	r24, r6
    1b36:	97 1d       	adc	r25, r7
    1b38:	a5 01       	movw	r20, r10
    1b3a:	94 01       	movw	r18, r8
    1b3c:	c7 d2       	rcall	.+1422   	; 0x20cc <__udivmodsi4>
    1b3e:	34 c0       	rjmp	.+104    	; 0x1ba8 <usart_set_baudrate+0x1a8>
		} else {
			baud <<= exp + 3;
    1b40:	23 e0       	ldi	r18, 0x03	; 3
    1b42:	21 0f       	add	r18, r17
    1b44:	d5 01       	movw	r26, r10
    1b46:	c4 01       	movw	r24, r8
    1b48:	04 c0       	rjmp	.+8      	; 0x1b52 <usart_set_baudrate+0x152>
    1b4a:	88 0f       	add	r24, r24
    1b4c:	99 1f       	adc	r25, r25
    1b4e:	aa 1f       	adc	r26, r26
    1b50:	bb 1f       	adc	r27, r27
    1b52:	2a 95       	dec	r18
    1b54:	d2 f7       	brpl	.-12     	; 0x1b4a <usart_set_baudrate+0x14a>
    1b56:	9c 01       	movw	r18, r24
    1b58:	ad 01       	movw	r20, r26
			div = (cpu_hz + baud / 2) / baud;
    1b5a:	b6 95       	lsr	r27
    1b5c:	a7 95       	ror	r26
    1b5e:	97 95       	ror	r25
    1b60:	87 95       	ror	r24
    1b62:	bc 01       	movw	r22, r24
    1b64:	cd 01       	movw	r24, r26
    1b66:	64 0d       	add	r22, r4
    1b68:	75 1d       	adc	r23, r5
    1b6a:	86 1d       	adc	r24, r6
    1b6c:	97 1d       	adc	r25, r7
    1b6e:	ae d2       	rcall	.+1372   	; 0x20cc <__udivmodsi4>
    1b70:	1b c0       	rjmp	.+54     	; 0x1ba8 <usart_set_baudrate+0x1a8>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    1b72:	2d 5f       	subi	r18, 0xFD	; 253
    1b74:	d5 01       	movw	r26, r10
    1b76:	c4 01       	movw	r24, r8
    1b78:	04 c0       	rjmp	.+8      	; 0x1b82 <usart_set_baudrate+0x182>
    1b7a:	88 0f       	add	r24, r24
    1b7c:	99 1f       	adc	r25, r25
    1b7e:	aa 1f       	adc	r26, r26
    1b80:	bb 1f       	adc	r27, r27
    1b82:	2a 95       	dec	r18
    1b84:	d2 f7       	brpl	.-12     	; 0x1b7a <usart_set_baudrate+0x17a>
    1b86:	9c 01       	movw	r18, r24
    1b88:	ad 01       	movw	r20, r26
		div = (cpu_hz + baud / 2) / baud - 1;
    1b8a:	b6 95       	lsr	r27
    1b8c:	a7 95       	ror	r26
    1b8e:	97 95       	ror	r25
    1b90:	87 95       	ror	r24
    1b92:	bc 01       	movw	r22, r24
    1b94:	cd 01       	movw	r24, r26
    1b96:	64 0d       	add	r22, r4
    1b98:	75 1d       	adc	r23, r5
    1b9a:	86 1d       	adc	r24, r6
    1b9c:	97 1d       	adc	r25, r7
    1b9e:	96 d2       	rcall	.+1324   	; 0x20cc <__udivmodsi4>
    1ba0:	21 50       	subi	r18, 0x01	; 1
    1ba2:	31 09       	sbc	r19, r1
    1ba4:	41 09       	sbc	r20, r1
    1ba6:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    1ba8:	83 2f       	mov	r24, r19
    1baa:	8f 70       	andi	r24, 0x0F	; 15
    1bac:	12 95       	swap	r17
    1bae:	10 7f       	andi	r17, 0xF0	; 240
    1bb0:	18 2b       	or	r17, r24
    1bb2:	1f 83       	std	Y+7, r17	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    1bb4:	2e 83       	std	Y+6, r18	; 0x06

	return true;
    1bb6:	81 e0       	ldi	r24, 0x01	; 1
    1bb8:	18 c0       	rjmp	.+48     	; 0x1bea <usart_set_baudrate+0x1ea>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    1bba:	80 e0       	ldi	r24, 0x00	; 0
    1bbc:	16 c0       	rjmp	.+44     	; 0x1bea <usart_set_baudrate+0x1ea>
    1bbe:	80 e0       	ldi	r24, 0x00	; 0
    1bc0:	14 c0       	rjmp	.+40     	; 0x1bea <usart_set_baudrate+0x1ea>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1bc2:	d5 01       	movw	r26, r10
    1bc4:	c4 01       	movw	r24, r8
    1bc6:	88 0f       	add	r24, r24
    1bc8:	99 1f       	adc	r25, r25
    1bca:	aa 1f       	adc	r26, r26
    1bcc:	bb 1f       	adc	r27, r27
    1bce:	88 0f       	add	r24, r24
    1bd0:	99 1f       	adc	r25, r25
    1bd2:	aa 1f       	adc	r26, r26
    1bd4:	bb 1f       	adc	r27, r27
    1bd6:	88 0f       	add	r24, r24
    1bd8:	99 1f       	adc	r25, r25
    1bda:	aa 1f       	adc	r26, r26
    1bdc:	bb 1f       	adc	r27, r27
    1bde:	48 1a       	sub	r4, r24
    1be0:	59 0a       	sbc	r5, r25
    1be2:	6a 0a       	sbc	r6, r26
    1be4:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1be6:	19 ef       	ldi	r17, 0xF9	; 249
    1be8:	8e cf       	rjmp	.-228    	; 0x1b06 <usart_set_baudrate+0x106>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    1bea:	df 91       	pop	r29
    1bec:	cf 91       	pop	r28
    1bee:	1f 91       	pop	r17
    1bf0:	0f 91       	pop	r16
    1bf2:	ff 90       	pop	r15
    1bf4:	ef 90       	pop	r14
    1bf6:	df 90       	pop	r13
    1bf8:	cf 90       	pop	r12
    1bfa:	bf 90       	pop	r11
    1bfc:	af 90       	pop	r10
    1bfe:	9f 90       	pop	r9
    1c00:	8f 90       	pop	r8
    1c02:	7f 90       	pop	r7
    1c04:	6f 90       	pop	r6
    1c06:	5f 90       	pop	r5
    1c08:	4f 90       	pop	r4
    1c0a:	08 95       	ret

00001c0c <main>:
 uint8_t data_flag=1;  //nmishe tu ye tabe dg bashe?
  
 int main (void)
 {
  	
	set_micro();
    1c0c:	0e 94 5f 05 	call	0xabe	; 0xabe <set_micro>
	MS5611_reset();
    1c10:	0e 94 7e 03 	call	0x6fc	; 0x6fc <MS5611_reset>
	SHT11_softreset(); //SHT11 PORT init in setting.c
    1c14:	15 d8       	rcall	.-4054   	; 0xc40 <SHT11_softreset>
 
 while (1)
 {
  	while(data_flag==0); 
    1c16:	80 91 01 20 	lds	r24, 0x2001
    1c1a:	81 11       	cpse	r24, r1
    1c1c:	01 c0       	rjmp	.+2      	; 0x1c20 <main+0x14>
    1c1e:	ff cf       	rjmp	.-2      	; 0x1c1e <main+0x12>
	MS5611_measure();
    1c20:	0e 94 a5 04 	call	0x94a	; 0x94a <MS5611_measure>
  	SHT11_print_temp_humy();
    1c24:	21 d9       	rcall	.-3518   	; 0xe68 <SHT11_print_temp_humy>
 }
    1c26:	f7 cf       	rjmp	.-18     	; 0x1c16 <main+0xa>

00001c28 <__vector_13>:
 
 }
 
 
  ISR(TWIC_TWIM_vect)
  {
    1c28:	1f 92       	push	r1
    1c2a:	0f 92       	push	r0
    1c2c:	0f b6       	in	r0, 0x3f	; 63
    1c2e:	0f 92       	push	r0
    1c30:	11 24       	eor	r1, r1
    1c32:	2f 93       	push	r18
    1c34:	3f 93       	push	r19
    1c36:	4f 93       	push	r20
    1c38:	5f 93       	push	r21
    1c3a:	6f 93       	push	r22
    1c3c:	7f 93       	push	r23
    1c3e:	8f 93       	push	r24
    1c40:	9f 93       	push	r25
    1c42:	af 93       	push	r26
    1c44:	bf 93       	push	r27
    1c46:	ef 93       	push	r30
    1c48:	ff 93       	push	r31
  	TWI_MasterInterruptHandler(&twiMaster);
    1c4a:	89 e9       	ldi	r24, 0x99	; 153
    1c4c:	90 e2       	ldi	r25, 0x20	; 32
    1c4e:	65 da       	rcall	.-2870   	; 0x111a <TWI_MasterInterruptHandler>
  }
    1c50:	ff 91       	pop	r31
    1c52:	ef 91       	pop	r30
    1c54:	bf 91       	pop	r27
    1c56:	af 91       	pop	r26
    1c58:	9f 91       	pop	r25
    1c5a:	8f 91       	pop	r24
    1c5c:	7f 91       	pop	r23
    1c5e:	6f 91       	pop	r22
    1c60:	5f 91       	pop	r21
    1c62:	4f 91       	pop	r20
    1c64:	3f 91       	pop	r19
    1c66:	2f 91       	pop	r18
    1c68:	0f 90       	pop	r0
    1c6a:	0f be       	out	0x3f, r0	; 63
    1c6c:	0f 90       	pop	r0
    1c6e:	1f 90       	pop	r1
    1c70:	18 95       	reti

00001c72 <__vector_77>:
 
 
  ISR(TCD0_OVF_vect)
  {
    1c72:	1f 92       	push	r1
    1c74:	0f 92       	push	r0
    1c76:	0f b6       	in	r0, 0x3f	; 63
    1c78:	0f 92       	push	r0
    1c7a:	11 24       	eor	r1, r1
    1c7c:	8f 93       	push	r24
  	PORTE_OUTTGL = LED_Blue_PIN_bm;
    1c7e:	88 e0       	ldi	r24, 0x08	; 8
    1c80:	80 93 87 06 	sts	0x0687, r24
	data_flag=1;  
    1c84:	81 e0       	ldi	r24, 0x01	; 1
    1c86:	80 93 01 20 	sts	0x2001, r24
  }
    1c8a:	8f 91       	pop	r24
    1c8c:	0f 90       	pop	r0
    1c8e:	0f be       	out	0x3f, r0	; 63
    1c90:	0f 90       	pop	r0
    1c92:	1f 90       	pop	r1
    1c94:	18 95       	reti

00001c96 <__subsf3>:
    1c96:	50 58       	subi	r21, 0x80	; 128

00001c98 <__addsf3>:
    1c98:	bb 27       	eor	r27, r27
    1c9a:	aa 27       	eor	r26, r26
    1c9c:	0e d0       	rcall	.+28     	; 0x1cba <__addsf3x>
    1c9e:	75 c1       	rjmp	.+746    	; 0x1f8a <__fp_round>
    1ca0:	66 d1       	rcall	.+716    	; 0x1f6e <__fp_pscA>
    1ca2:	30 f0       	brcs	.+12     	; 0x1cb0 <__addsf3+0x18>
    1ca4:	6b d1       	rcall	.+726    	; 0x1f7c <__fp_pscB>
    1ca6:	20 f0       	brcs	.+8      	; 0x1cb0 <__addsf3+0x18>
    1ca8:	31 f4       	brne	.+12     	; 0x1cb6 <__addsf3+0x1e>
    1caa:	9f 3f       	cpi	r25, 0xFF	; 255
    1cac:	11 f4       	brne	.+4      	; 0x1cb2 <__addsf3+0x1a>
    1cae:	1e f4       	brtc	.+6      	; 0x1cb6 <__addsf3+0x1e>
    1cb0:	5b c1       	rjmp	.+694    	; 0x1f68 <__fp_nan>
    1cb2:	0e f4       	brtc	.+2      	; 0x1cb6 <__addsf3+0x1e>
    1cb4:	e0 95       	com	r30
    1cb6:	e7 fb       	bst	r30, 7
    1cb8:	51 c1       	rjmp	.+674    	; 0x1f5c <__fp_inf>

00001cba <__addsf3x>:
    1cba:	e9 2f       	mov	r30, r25
    1cbc:	77 d1       	rcall	.+750    	; 0x1fac <__fp_split3>
    1cbe:	80 f3       	brcs	.-32     	; 0x1ca0 <__addsf3+0x8>
    1cc0:	ba 17       	cp	r27, r26
    1cc2:	62 07       	cpc	r22, r18
    1cc4:	73 07       	cpc	r23, r19
    1cc6:	84 07       	cpc	r24, r20
    1cc8:	95 07       	cpc	r25, r21
    1cca:	18 f0       	brcs	.+6      	; 0x1cd2 <__addsf3x+0x18>
    1ccc:	71 f4       	brne	.+28     	; 0x1cea <__addsf3x+0x30>
    1cce:	9e f5       	brtc	.+102    	; 0x1d36 <__addsf3x+0x7c>
    1cd0:	8f c1       	rjmp	.+798    	; 0x1ff0 <__fp_zero>
    1cd2:	0e f4       	brtc	.+2      	; 0x1cd6 <__addsf3x+0x1c>
    1cd4:	e0 95       	com	r30
    1cd6:	0b 2e       	mov	r0, r27
    1cd8:	ba 2f       	mov	r27, r26
    1cda:	a0 2d       	mov	r26, r0
    1cdc:	0b 01       	movw	r0, r22
    1cde:	b9 01       	movw	r22, r18
    1ce0:	90 01       	movw	r18, r0
    1ce2:	0c 01       	movw	r0, r24
    1ce4:	ca 01       	movw	r24, r20
    1ce6:	a0 01       	movw	r20, r0
    1ce8:	11 24       	eor	r1, r1
    1cea:	ff 27       	eor	r31, r31
    1cec:	59 1b       	sub	r21, r25
    1cee:	99 f0       	breq	.+38     	; 0x1d16 <__addsf3x+0x5c>
    1cf0:	59 3f       	cpi	r21, 0xF9	; 249
    1cf2:	50 f4       	brcc	.+20     	; 0x1d08 <__addsf3x+0x4e>
    1cf4:	50 3e       	cpi	r21, 0xE0	; 224
    1cf6:	68 f1       	brcs	.+90     	; 0x1d52 <__addsf3x+0x98>
    1cf8:	1a 16       	cp	r1, r26
    1cfa:	f0 40       	sbci	r31, 0x00	; 0
    1cfc:	a2 2f       	mov	r26, r18
    1cfe:	23 2f       	mov	r18, r19
    1d00:	34 2f       	mov	r19, r20
    1d02:	44 27       	eor	r20, r20
    1d04:	58 5f       	subi	r21, 0xF8	; 248
    1d06:	f3 cf       	rjmp	.-26     	; 0x1cee <__addsf3x+0x34>
    1d08:	46 95       	lsr	r20
    1d0a:	37 95       	ror	r19
    1d0c:	27 95       	ror	r18
    1d0e:	a7 95       	ror	r26
    1d10:	f0 40       	sbci	r31, 0x00	; 0
    1d12:	53 95       	inc	r21
    1d14:	c9 f7       	brne	.-14     	; 0x1d08 <__addsf3x+0x4e>
    1d16:	7e f4       	brtc	.+30     	; 0x1d36 <__addsf3x+0x7c>
    1d18:	1f 16       	cp	r1, r31
    1d1a:	ba 0b       	sbc	r27, r26
    1d1c:	62 0b       	sbc	r22, r18
    1d1e:	73 0b       	sbc	r23, r19
    1d20:	84 0b       	sbc	r24, r20
    1d22:	ba f0       	brmi	.+46     	; 0x1d52 <__addsf3x+0x98>
    1d24:	91 50       	subi	r25, 0x01	; 1
    1d26:	a1 f0       	breq	.+40     	; 0x1d50 <__addsf3x+0x96>
    1d28:	ff 0f       	add	r31, r31
    1d2a:	bb 1f       	adc	r27, r27
    1d2c:	66 1f       	adc	r22, r22
    1d2e:	77 1f       	adc	r23, r23
    1d30:	88 1f       	adc	r24, r24
    1d32:	c2 f7       	brpl	.-16     	; 0x1d24 <__addsf3x+0x6a>
    1d34:	0e c0       	rjmp	.+28     	; 0x1d52 <__addsf3x+0x98>
    1d36:	ba 0f       	add	r27, r26
    1d38:	62 1f       	adc	r22, r18
    1d3a:	73 1f       	adc	r23, r19
    1d3c:	84 1f       	adc	r24, r20
    1d3e:	48 f4       	brcc	.+18     	; 0x1d52 <__addsf3x+0x98>
    1d40:	87 95       	ror	r24
    1d42:	77 95       	ror	r23
    1d44:	67 95       	ror	r22
    1d46:	b7 95       	ror	r27
    1d48:	f7 95       	ror	r31
    1d4a:	9e 3f       	cpi	r25, 0xFE	; 254
    1d4c:	08 f0       	brcs	.+2      	; 0x1d50 <__addsf3x+0x96>
    1d4e:	b3 cf       	rjmp	.-154    	; 0x1cb6 <__addsf3+0x1e>
    1d50:	93 95       	inc	r25
    1d52:	88 0f       	add	r24, r24
    1d54:	08 f0       	brcs	.+2      	; 0x1d58 <__addsf3x+0x9e>
    1d56:	99 27       	eor	r25, r25
    1d58:	ee 0f       	add	r30, r30
    1d5a:	97 95       	ror	r25
    1d5c:	87 95       	ror	r24
    1d5e:	08 95       	ret

00001d60 <__cmpsf2>:
    1d60:	d9 d0       	rcall	.+434    	; 0x1f14 <__fp_cmp>
    1d62:	08 f4       	brcc	.+2      	; 0x1d66 <__cmpsf2+0x6>
    1d64:	81 e0       	ldi	r24, 0x01	; 1
    1d66:	08 95       	ret

00001d68 <__divsf3>:
    1d68:	0c d0       	rcall	.+24     	; 0x1d82 <__divsf3x>
    1d6a:	0f c1       	rjmp	.+542    	; 0x1f8a <__fp_round>
    1d6c:	07 d1       	rcall	.+526    	; 0x1f7c <__fp_pscB>
    1d6e:	40 f0       	brcs	.+16     	; 0x1d80 <__divsf3+0x18>
    1d70:	fe d0       	rcall	.+508    	; 0x1f6e <__fp_pscA>
    1d72:	30 f0       	brcs	.+12     	; 0x1d80 <__divsf3+0x18>
    1d74:	21 f4       	brne	.+8      	; 0x1d7e <__divsf3+0x16>
    1d76:	5f 3f       	cpi	r21, 0xFF	; 255
    1d78:	19 f0       	breq	.+6      	; 0x1d80 <__divsf3+0x18>
    1d7a:	f0 c0       	rjmp	.+480    	; 0x1f5c <__fp_inf>
    1d7c:	51 11       	cpse	r21, r1
    1d7e:	39 c1       	rjmp	.+626    	; 0x1ff2 <__fp_szero>
    1d80:	f3 c0       	rjmp	.+486    	; 0x1f68 <__fp_nan>

00001d82 <__divsf3x>:
    1d82:	14 d1       	rcall	.+552    	; 0x1fac <__fp_split3>
    1d84:	98 f3       	brcs	.-26     	; 0x1d6c <__divsf3+0x4>

00001d86 <__divsf3_pse>:
    1d86:	99 23       	and	r25, r25
    1d88:	c9 f3       	breq	.-14     	; 0x1d7c <__divsf3+0x14>
    1d8a:	55 23       	and	r21, r21
    1d8c:	b1 f3       	breq	.-20     	; 0x1d7a <__divsf3+0x12>
    1d8e:	95 1b       	sub	r25, r21
    1d90:	55 0b       	sbc	r21, r21
    1d92:	bb 27       	eor	r27, r27
    1d94:	aa 27       	eor	r26, r26
    1d96:	62 17       	cp	r22, r18
    1d98:	73 07       	cpc	r23, r19
    1d9a:	84 07       	cpc	r24, r20
    1d9c:	38 f0       	brcs	.+14     	; 0x1dac <__divsf3_pse+0x26>
    1d9e:	9f 5f       	subi	r25, 0xFF	; 255
    1da0:	5f 4f       	sbci	r21, 0xFF	; 255
    1da2:	22 0f       	add	r18, r18
    1da4:	33 1f       	adc	r19, r19
    1da6:	44 1f       	adc	r20, r20
    1da8:	aa 1f       	adc	r26, r26
    1daa:	a9 f3       	breq	.-22     	; 0x1d96 <__divsf3_pse+0x10>
    1dac:	33 d0       	rcall	.+102    	; 0x1e14 <__divsf3_pse+0x8e>
    1dae:	0e 2e       	mov	r0, r30
    1db0:	3a f0       	brmi	.+14     	; 0x1dc0 <__divsf3_pse+0x3a>
    1db2:	e0 e8       	ldi	r30, 0x80	; 128
    1db4:	30 d0       	rcall	.+96     	; 0x1e16 <__divsf3_pse+0x90>
    1db6:	91 50       	subi	r25, 0x01	; 1
    1db8:	50 40       	sbci	r21, 0x00	; 0
    1dba:	e6 95       	lsr	r30
    1dbc:	00 1c       	adc	r0, r0
    1dbe:	ca f7       	brpl	.-14     	; 0x1db2 <__divsf3_pse+0x2c>
    1dc0:	29 d0       	rcall	.+82     	; 0x1e14 <__divsf3_pse+0x8e>
    1dc2:	fe 2f       	mov	r31, r30
    1dc4:	27 d0       	rcall	.+78     	; 0x1e14 <__divsf3_pse+0x8e>
    1dc6:	66 0f       	add	r22, r22
    1dc8:	77 1f       	adc	r23, r23
    1dca:	88 1f       	adc	r24, r24
    1dcc:	bb 1f       	adc	r27, r27
    1dce:	26 17       	cp	r18, r22
    1dd0:	37 07       	cpc	r19, r23
    1dd2:	48 07       	cpc	r20, r24
    1dd4:	ab 07       	cpc	r26, r27
    1dd6:	b0 e8       	ldi	r27, 0x80	; 128
    1dd8:	09 f0       	breq	.+2      	; 0x1ddc <__divsf3_pse+0x56>
    1dda:	bb 0b       	sbc	r27, r27
    1ddc:	80 2d       	mov	r24, r0
    1dde:	bf 01       	movw	r22, r30
    1de0:	ff 27       	eor	r31, r31
    1de2:	93 58       	subi	r25, 0x83	; 131
    1de4:	5f 4f       	sbci	r21, 0xFF	; 255
    1de6:	2a f0       	brmi	.+10     	; 0x1df2 <__divsf3_pse+0x6c>
    1de8:	9e 3f       	cpi	r25, 0xFE	; 254
    1dea:	51 05       	cpc	r21, r1
    1dec:	68 f0       	brcs	.+26     	; 0x1e08 <__divsf3_pse+0x82>
    1dee:	b6 c0       	rjmp	.+364    	; 0x1f5c <__fp_inf>
    1df0:	00 c1       	rjmp	.+512    	; 0x1ff2 <__fp_szero>
    1df2:	5f 3f       	cpi	r21, 0xFF	; 255
    1df4:	ec f3       	brlt	.-6      	; 0x1df0 <__divsf3_pse+0x6a>
    1df6:	98 3e       	cpi	r25, 0xE8	; 232
    1df8:	dc f3       	brlt	.-10     	; 0x1df0 <__divsf3_pse+0x6a>
    1dfa:	86 95       	lsr	r24
    1dfc:	77 95       	ror	r23
    1dfe:	67 95       	ror	r22
    1e00:	b7 95       	ror	r27
    1e02:	f7 95       	ror	r31
    1e04:	9f 5f       	subi	r25, 0xFF	; 255
    1e06:	c9 f7       	brne	.-14     	; 0x1dfa <__divsf3_pse+0x74>
    1e08:	88 0f       	add	r24, r24
    1e0a:	91 1d       	adc	r25, r1
    1e0c:	96 95       	lsr	r25
    1e0e:	87 95       	ror	r24
    1e10:	97 f9       	bld	r25, 7
    1e12:	08 95       	ret
    1e14:	e1 e0       	ldi	r30, 0x01	; 1
    1e16:	66 0f       	add	r22, r22
    1e18:	77 1f       	adc	r23, r23
    1e1a:	88 1f       	adc	r24, r24
    1e1c:	bb 1f       	adc	r27, r27
    1e1e:	62 17       	cp	r22, r18
    1e20:	73 07       	cpc	r23, r19
    1e22:	84 07       	cpc	r24, r20
    1e24:	ba 07       	cpc	r27, r26
    1e26:	20 f0       	brcs	.+8      	; 0x1e30 <__divsf3_pse+0xaa>
    1e28:	62 1b       	sub	r22, r18
    1e2a:	73 0b       	sbc	r23, r19
    1e2c:	84 0b       	sbc	r24, r20
    1e2e:	ba 0b       	sbc	r27, r26
    1e30:	ee 1f       	adc	r30, r30
    1e32:	88 f7       	brcc	.-30     	; 0x1e16 <__divsf3_pse+0x90>
    1e34:	e0 95       	com	r30
    1e36:	08 95       	ret

00001e38 <__fixsfsi>:
    1e38:	04 d0       	rcall	.+8      	; 0x1e42 <__fixunssfsi>
    1e3a:	68 94       	set
    1e3c:	b1 11       	cpse	r27, r1
    1e3e:	d9 c0       	rjmp	.+434    	; 0x1ff2 <__fp_szero>
    1e40:	08 95       	ret

00001e42 <__fixunssfsi>:
    1e42:	bc d0       	rcall	.+376    	; 0x1fbc <__fp_splitA>
    1e44:	88 f0       	brcs	.+34     	; 0x1e68 <__fixunssfsi+0x26>
    1e46:	9f 57       	subi	r25, 0x7F	; 127
    1e48:	90 f0       	brcs	.+36     	; 0x1e6e <__fixunssfsi+0x2c>
    1e4a:	b9 2f       	mov	r27, r25
    1e4c:	99 27       	eor	r25, r25
    1e4e:	b7 51       	subi	r27, 0x17	; 23
    1e50:	a0 f0       	brcs	.+40     	; 0x1e7a <__fixunssfsi+0x38>
    1e52:	d1 f0       	breq	.+52     	; 0x1e88 <__fixunssfsi+0x46>
    1e54:	66 0f       	add	r22, r22
    1e56:	77 1f       	adc	r23, r23
    1e58:	88 1f       	adc	r24, r24
    1e5a:	99 1f       	adc	r25, r25
    1e5c:	1a f0       	brmi	.+6      	; 0x1e64 <__fixunssfsi+0x22>
    1e5e:	ba 95       	dec	r27
    1e60:	c9 f7       	brne	.-14     	; 0x1e54 <__fixunssfsi+0x12>
    1e62:	12 c0       	rjmp	.+36     	; 0x1e88 <__fixunssfsi+0x46>
    1e64:	b1 30       	cpi	r27, 0x01	; 1
    1e66:	81 f0       	breq	.+32     	; 0x1e88 <__fixunssfsi+0x46>
    1e68:	c3 d0       	rcall	.+390    	; 0x1ff0 <__fp_zero>
    1e6a:	b1 e0       	ldi	r27, 0x01	; 1
    1e6c:	08 95       	ret
    1e6e:	c0 c0       	rjmp	.+384    	; 0x1ff0 <__fp_zero>
    1e70:	67 2f       	mov	r22, r23
    1e72:	78 2f       	mov	r23, r24
    1e74:	88 27       	eor	r24, r24
    1e76:	b8 5f       	subi	r27, 0xF8	; 248
    1e78:	39 f0       	breq	.+14     	; 0x1e88 <__fixunssfsi+0x46>
    1e7a:	b9 3f       	cpi	r27, 0xF9	; 249
    1e7c:	cc f3       	brlt	.-14     	; 0x1e70 <__fixunssfsi+0x2e>
    1e7e:	86 95       	lsr	r24
    1e80:	77 95       	ror	r23
    1e82:	67 95       	ror	r22
    1e84:	b3 95       	inc	r27
    1e86:	d9 f7       	brne	.-10     	; 0x1e7e <__fixunssfsi+0x3c>
    1e88:	3e f4       	brtc	.+14     	; 0x1e98 <__fixunssfsi+0x56>
    1e8a:	90 95       	com	r25
    1e8c:	80 95       	com	r24
    1e8e:	70 95       	com	r23
    1e90:	61 95       	neg	r22
    1e92:	7f 4f       	sbci	r23, 0xFF	; 255
    1e94:	8f 4f       	sbci	r24, 0xFF	; 255
    1e96:	9f 4f       	sbci	r25, 0xFF	; 255
    1e98:	08 95       	ret

00001e9a <__floatunsisf>:
    1e9a:	e8 94       	clt
    1e9c:	09 c0       	rjmp	.+18     	; 0x1eb0 <__floatsisf+0x12>

00001e9e <__floatsisf>:
    1e9e:	97 fb       	bst	r25, 7
    1ea0:	3e f4       	brtc	.+14     	; 0x1eb0 <__floatsisf+0x12>
    1ea2:	90 95       	com	r25
    1ea4:	80 95       	com	r24
    1ea6:	70 95       	com	r23
    1ea8:	61 95       	neg	r22
    1eaa:	7f 4f       	sbci	r23, 0xFF	; 255
    1eac:	8f 4f       	sbci	r24, 0xFF	; 255
    1eae:	9f 4f       	sbci	r25, 0xFF	; 255
    1eb0:	99 23       	and	r25, r25
    1eb2:	a9 f0       	breq	.+42     	; 0x1ede <__floatsisf+0x40>
    1eb4:	f9 2f       	mov	r31, r25
    1eb6:	96 e9       	ldi	r25, 0x96	; 150
    1eb8:	bb 27       	eor	r27, r27
    1eba:	93 95       	inc	r25
    1ebc:	f6 95       	lsr	r31
    1ebe:	87 95       	ror	r24
    1ec0:	77 95       	ror	r23
    1ec2:	67 95       	ror	r22
    1ec4:	b7 95       	ror	r27
    1ec6:	f1 11       	cpse	r31, r1
    1ec8:	f8 cf       	rjmp	.-16     	; 0x1eba <__floatsisf+0x1c>
    1eca:	fa f4       	brpl	.+62     	; 0x1f0a <__floatsisf+0x6c>
    1ecc:	bb 0f       	add	r27, r27
    1ece:	11 f4       	brne	.+4      	; 0x1ed4 <__floatsisf+0x36>
    1ed0:	60 ff       	sbrs	r22, 0
    1ed2:	1b c0       	rjmp	.+54     	; 0x1f0a <__floatsisf+0x6c>
    1ed4:	6f 5f       	subi	r22, 0xFF	; 255
    1ed6:	7f 4f       	sbci	r23, 0xFF	; 255
    1ed8:	8f 4f       	sbci	r24, 0xFF	; 255
    1eda:	9f 4f       	sbci	r25, 0xFF	; 255
    1edc:	16 c0       	rjmp	.+44     	; 0x1f0a <__floatsisf+0x6c>
    1ede:	88 23       	and	r24, r24
    1ee0:	11 f0       	breq	.+4      	; 0x1ee6 <__floatsisf+0x48>
    1ee2:	96 e9       	ldi	r25, 0x96	; 150
    1ee4:	11 c0       	rjmp	.+34     	; 0x1f08 <__floatsisf+0x6a>
    1ee6:	77 23       	and	r23, r23
    1ee8:	21 f0       	breq	.+8      	; 0x1ef2 <__floatsisf+0x54>
    1eea:	9e e8       	ldi	r25, 0x8E	; 142
    1eec:	87 2f       	mov	r24, r23
    1eee:	76 2f       	mov	r23, r22
    1ef0:	05 c0       	rjmp	.+10     	; 0x1efc <__floatsisf+0x5e>
    1ef2:	66 23       	and	r22, r22
    1ef4:	71 f0       	breq	.+28     	; 0x1f12 <__floatsisf+0x74>
    1ef6:	96 e8       	ldi	r25, 0x86	; 134
    1ef8:	86 2f       	mov	r24, r22
    1efa:	70 e0       	ldi	r23, 0x00	; 0
    1efc:	60 e0       	ldi	r22, 0x00	; 0
    1efe:	2a f0       	brmi	.+10     	; 0x1f0a <__floatsisf+0x6c>
    1f00:	9a 95       	dec	r25
    1f02:	66 0f       	add	r22, r22
    1f04:	77 1f       	adc	r23, r23
    1f06:	88 1f       	adc	r24, r24
    1f08:	da f7       	brpl	.-10     	; 0x1f00 <__floatsisf+0x62>
    1f0a:	88 0f       	add	r24, r24
    1f0c:	96 95       	lsr	r25
    1f0e:	87 95       	ror	r24
    1f10:	97 f9       	bld	r25, 7
    1f12:	08 95       	ret

00001f14 <__fp_cmp>:
    1f14:	99 0f       	add	r25, r25
    1f16:	00 08       	sbc	r0, r0
    1f18:	55 0f       	add	r21, r21
    1f1a:	aa 0b       	sbc	r26, r26
    1f1c:	e0 e8       	ldi	r30, 0x80	; 128
    1f1e:	fe ef       	ldi	r31, 0xFE	; 254
    1f20:	16 16       	cp	r1, r22
    1f22:	17 06       	cpc	r1, r23
    1f24:	e8 07       	cpc	r30, r24
    1f26:	f9 07       	cpc	r31, r25
    1f28:	c0 f0       	brcs	.+48     	; 0x1f5a <__fp_cmp+0x46>
    1f2a:	12 16       	cp	r1, r18
    1f2c:	13 06       	cpc	r1, r19
    1f2e:	e4 07       	cpc	r30, r20
    1f30:	f5 07       	cpc	r31, r21
    1f32:	98 f0       	brcs	.+38     	; 0x1f5a <__fp_cmp+0x46>
    1f34:	62 1b       	sub	r22, r18
    1f36:	73 0b       	sbc	r23, r19
    1f38:	84 0b       	sbc	r24, r20
    1f3a:	95 0b       	sbc	r25, r21
    1f3c:	39 f4       	brne	.+14     	; 0x1f4c <__fp_cmp+0x38>
    1f3e:	0a 26       	eor	r0, r26
    1f40:	61 f0       	breq	.+24     	; 0x1f5a <__fp_cmp+0x46>
    1f42:	23 2b       	or	r18, r19
    1f44:	24 2b       	or	r18, r20
    1f46:	25 2b       	or	r18, r21
    1f48:	21 f4       	brne	.+8      	; 0x1f52 <__fp_cmp+0x3e>
    1f4a:	08 95       	ret
    1f4c:	0a 26       	eor	r0, r26
    1f4e:	09 f4       	brne	.+2      	; 0x1f52 <__fp_cmp+0x3e>
    1f50:	a1 40       	sbci	r26, 0x01	; 1
    1f52:	a6 95       	lsr	r26
    1f54:	8f ef       	ldi	r24, 0xFF	; 255
    1f56:	81 1d       	adc	r24, r1
    1f58:	81 1d       	adc	r24, r1
    1f5a:	08 95       	ret

00001f5c <__fp_inf>:
    1f5c:	97 f9       	bld	r25, 7
    1f5e:	9f 67       	ori	r25, 0x7F	; 127
    1f60:	80 e8       	ldi	r24, 0x80	; 128
    1f62:	70 e0       	ldi	r23, 0x00	; 0
    1f64:	60 e0       	ldi	r22, 0x00	; 0
    1f66:	08 95       	ret

00001f68 <__fp_nan>:
    1f68:	9f ef       	ldi	r25, 0xFF	; 255
    1f6a:	80 ec       	ldi	r24, 0xC0	; 192
    1f6c:	08 95       	ret

00001f6e <__fp_pscA>:
    1f6e:	00 24       	eor	r0, r0
    1f70:	0a 94       	dec	r0
    1f72:	16 16       	cp	r1, r22
    1f74:	17 06       	cpc	r1, r23
    1f76:	18 06       	cpc	r1, r24
    1f78:	09 06       	cpc	r0, r25
    1f7a:	08 95       	ret

00001f7c <__fp_pscB>:
    1f7c:	00 24       	eor	r0, r0
    1f7e:	0a 94       	dec	r0
    1f80:	12 16       	cp	r1, r18
    1f82:	13 06       	cpc	r1, r19
    1f84:	14 06       	cpc	r1, r20
    1f86:	05 06       	cpc	r0, r21
    1f88:	08 95       	ret

00001f8a <__fp_round>:
    1f8a:	09 2e       	mov	r0, r25
    1f8c:	03 94       	inc	r0
    1f8e:	00 0c       	add	r0, r0
    1f90:	11 f4       	brne	.+4      	; 0x1f96 <__fp_round+0xc>
    1f92:	88 23       	and	r24, r24
    1f94:	52 f0       	brmi	.+20     	; 0x1faa <__fp_round+0x20>
    1f96:	bb 0f       	add	r27, r27
    1f98:	40 f4       	brcc	.+16     	; 0x1faa <__fp_round+0x20>
    1f9a:	bf 2b       	or	r27, r31
    1f9c:	11 f4       	brne	.+4      	; 0x1fa2 <__fp_round+0x18>
    1f9e:	60 ff       	sbrs	r22, 0
    1fa0:	04 c0       	rjmp	.+8      	; 0x1faa <__fp_round+0x20>
    1fa2:	6f 5f       	subi	r22, 0xFF	; 255
    1fa4:	7f 4f       	sbci	r23, 0xFF	; 255
    1fa6:	8f 4f       	sbci	r24, 0xFF	; 255
    1fa8:	9f 4f       	sbci	r25, 0xFF	; 255
    1faa:	08 95       	ret

00001fac <__fp_split3>:
    1fac:	57 fd       	sbrc	r21, 7
    1fae:	90 58       	subi	r25, 0x80	; 128
    1fb0:	44 0f       	add	r20, r20
    1fb2:	55 1f       	adc	r21, r21
    1fb4:	59 f0       	breq	.+22     	; 0x1fcc <__fp_splitA+0x10>
    1fb6:	5f 3f       	cpi	r21, 0xFF	; 255
    1fb8:	71 f0       	breq	.+28     	; 0x1fd6 <__fp_splitA+0x1a>
    1fba:	47 95       	ror	r20

00001fbc <__fp_splitA>:
    1fbc:	88 0f       	add	r24, r24
    1fbe:	97 fb       	bst	r25, 7
    1fc0:	99 1f       	adc	r25, r25
    1fc2:	61 f0       	breq	.+24     	; 0x1fdc <__fp_splitA+0x20>
    1fc4:	9f 3f       	cpi	r25, 0xFF	; 255
    1fc6:	79 f0       	breq	.+30     	; 0x1fe6 <__fp_splitA+0x2a>
    1fc8:	87 95       	ror	r24
    1fca:	08 95       	ret
    1fcc:	12 16       	cp	r1, r18
    1fce:	13 06       	cpc	r1, r19
    1fd0:	14 06       	cpc	r1, r20
    1fd2:	55 1f       	adc	r21, r21
    1fd4:	f2 cf       	rjmp	.-28     	; 0x1fba <__fp_split3+0xe>
    1fd6:	46 95       	lsr	r20
    1fd8:	f1 df       	rcall	.-30     	; 0x1fbc <__fp_splitA>
    1fda:	08 c0       	rjmp	.+16     	; 0x1fec <__fp_splitA+0x30>
    1fdc:	16 16       	cp	r1, r22
    1fde:	17 06       	cpc	r1, r23
    1fe0:	18 06       	cpc	r1, r24
    1fe2:	99 1f       	adc	r25, r25
    1fe4:	f1 cf       	rjmp	.-30     	; 0x1fc8 <__fp_splitA+0xc>
    1fe6:	86 95       	lsr	r24
    1fe8:	71 05       	cpc	r23, r1
    1fea:	61 05       	cpc	r22, r1
    1fec:	08 94       	sec
    1fee:	08 95       	ret

00001ff0 <__fp_zero>:
    1ff0:	e8 94       	clt

00001ff2 <__fp_szero>:
    1ff2:	bb 27       	eor	r27, r27
    1ff4:	66 27       	eor	r22, r22
    1ff6:	77 27       	eor	r23, r23
    1ff8:	cb 01       	movw	r24, r22
    1ffa:	97 f9       	bld	r25, 7
    1ffc:	08 95       	ret

00001ffe <__gesf2>:
    1ffe:	8a df       	rcall	.-236    	; 0x1f14 <__fp_cmp>
    2000:	08 f4       	brcc	.+2      	; 0x2004 <__gesf2+0x6>
    2002:	8f ef       	ldi	r24, 0xFF	; 255
    2004:	08 95       	ret

00002006 <__mulsf3>:
    2006:	0b d0       	rcall	.+22     	; 0x201e <__mulsf3x>
    2008:	c0 cf       	rjmp	.-128    	; 0x1f8a <__fp_round>
    200a:	b1 df       	rcall	.-158    	; 0x1f6e <__fp_pscA>
    200c:	28 f0       	brcs	.+10     	; 0x2018 <__mulsf3+0x12>
    200e:	b6 df       	rcall	.-148    	; 0x1f7c <__fp_pscB>
    2010:	18 f0       	brcs	.+6      	; 0x2018 <__mulsf3+0x12>
    2012:	95 23       	and	r25, r21
    2014:	09 f0       	breq	.+2      	; 0x2018 <__mulsf3+0x12>
    2016:	a2 cf       	rjmp	.-188    	; 0x1f5c <__fp_inf>
    2018:	a7 cf       	rjmp	.-178    	; 0x1f68 <__fp_nan>
    201a:	11 24       	eor	r1, r1
    201c:	ea cf       	rjmp	.-44     	; 0x1ff2 <__fp_szero>

0000201e <__mulsf3x>:
    201e:	c6 df       	rcall	.-116    	; 0x1fac <__fp_split3>
    2020:	a0 f3       	brcs	.-24     	; 0x200a <__mulsf3+0x4>

00002022 <__mulsf3_pse>:
    2022:	95 9f       	mul	r25, r21
    2024:	d1 f3       	breq	.-12     	; 0x201a <__mulsf3+0x14>
    2026:	95 0f       	add	r25, r21
    2028:	50 e0       	ldi	r21, 0x00	; 0
    202a:	55 1f       	adc	r21, r21
    202c:	62 9f       	mul	r22, r18
    202e:	f0 01       	movw	r30, r0
    2030:	72 9f       	mul	r23, r18
    2032:	bb 27       	eor	r27, r27
    2034:	f0 0d       	add	r31, r0
    2036:	b1 1d       	adc	r27, r1
    2038:	63 9f       	mul	r22, r19
    203a:	aa 27       	eor	r26, r26
    203c:	f0 0d       	add	r31, r0
    203e:	b1 1d       	adc	r27, r1
    2040:	aa 1f       	adc	r26, r26
    2042:	64 9f       	mul	r22, r20
    2044:	66 27       	eor	r22, r22
    2046:	b0 0d       	add	r27, r0
    2048:	a1 1d       	adc	r26, r1
    204a:	66 1f       	adc	r22, r22
    204c:	82 9f       	mul	r24, r18
    204e:	22 27       	eor	r18, r18
    2050:	b0 0d       	add	r27, r0
    2052:	a1 1d       	adc	r26, r1
    2054:	62 1f       	adc	r22, r18
    2056:	73 9f       	mul	r23, r19
    2058:	b0 0d       	add	r27, r0
    205a:	a1 1d       	adc	r26, r1
    205c:	62 1f       	adc	r22, r18
    205e:	83 9f       	mul	r24, r19
    2060:	a0 0d       	add	r26, r0
    2062:	61 1d       	adc	r22, r1
    2064:	22 1f       	adc	r18, r18
    2066:	74 9f       	mul	r23, r20
    2068:	33 27       	eor	r19, r19
    206a:	a0 0d       	add	r26, r0
    206c:	61 1d       	adc	r22, r1
    206e:	23 1f       	adc	r18, r19
    2070:	84 9f       	mul	r24, r20
    2072:	60 0d       	add	r22, r0
    2074:	21 1d       	adc	r18, r1
    2076:	82 2f       	mov	r24, r18
    2078:	76 2f       	mov	r23, r22
    207a:	6a 2f       	mov	r22, r26
    207c:	11 24       	eor	r1, r1
    207e:	9f 57       	subi	r25, 0x7F	; 127
    2080:	50 40       	sbci	r21, 0x00	; 0
    2082:	8a f0       	brmi	.+34     	; 0x20a6 <__mulsf3_pse+0x84>
    2084:	e1 f0       	breq	.+56     	; 0x20be <__mulsf3_pse+0x9c>
    2086:	88 23       	and	r24, r24
    2088:	4a f0       	brmi	.+18     	; 0x209c <__mulsf3_pse+0x7a>
    208a:	ee 0f       	add	r30, r30
    208c:	ff 1f       	adc	r31, r31
    208e:	bb 1f       	adc	r27, r27
    2090:	66 1f       	adc	r22, r22
    2092:	77 1f       	adc	r23, r23
    2094:	88 1f       	adc	r24, r24
    2096:	91 50       	subi	r25, 0x01	; 1
    2098:	50 40       	sbci	r21, 0x00	; 0
    209a:	a9 f7       	brne	.-22     	; 0x2086 <__mulsf3_pse+0x64>
    209c:	9e 3f       	cpi	r25, 0xFE	; 254
    209e:	51 05       	cpc	r21, r1
    20a0:	70 f0       	brcs	.+28     	; 0x20be <__mulsf3_pse+0x9c>
    20a2:	5c cf       	rjmp	.-328    	; 0x1f5c <__fp_inf>
    20a4:	a6 cf       	rjmp	.-180    	; 0x1ff2 <__fp_szero>
    20a6:	5f 3f       	cpi	r21, 0xFF	; 255
    20a8:	ec f3       	brlt	.-6      	; 0x20a4 <__mulsf3_pse+0x82>
    20aa:	98 3e       	cpi	r25, 0xE8	; 232
    20ac:	dc f3       	brlt	.-10     	; 0x20a4 <__mulsf3_pse+0x82>
    20ae:	86 95       	lsr	r24
    20b0:	77 95       	ror	r23
    20b2:	67 95       	ror	r22
    20b4:	b7 95       	ror	r27
    20b6:	f7 95       	ror	r31
    20b8:	e7 95       	ror	r30
    20ba:	9f 5f       	subi	r25, 0xFF	; 255
    20bc:	c1 f7       	brne	.-16     	; 0x20ae <__mulsf3_pse+0x8c>
    20be:	fe 2b       	or	r31, r30
    20c0:	88 0f       	add	r24, r24
    20c2:	91 1d       	adc	r25, r1
    20c4:	96 95       	lsr	r25
    20c6:	87 95       	ror	r24
    20c8:	97 f9       	bld	r25, 7
    20ca:	08 95       	ret

000020cc <__udivmodsi4>:
    20cc:	a1 e2       	ldi	r26, 0x21	; 33
    20ce:	1a 2e       	mov	r1, r26
    20d0:	aa 1b       	sub	r26, r26
    20d2:	bb 1b       	sub	r27, r27
    20d4:	fd 01       	movw	r30, r26
    20d6:	0d c0       	rjmp	.+26     	; 0x20f2 <__udivmodsi4_ep>

000020d8 <__udivmodsi4_loop>:
    20d8:	aa 1f       	adc	r26, r26
    20da:	bb 1f       	adc	r27, r27
    20dc:	ee 1f       	adc	r30, r30
    20de:	ff 1f       	adc	r31, r31
    20e0:	a2 17       	cp	r26, r18
    20e2:	b3 07       	cpc	r27, r19
    20e4:	e4 07       	cpc	r30, r20
    20e6:	f5 07       	cpc	r31, r21
    20e8:	20 f0       	brcs	.+8      	; 0x20f2 <__udivmodsi4_ep>
    20ea:	a2 1b       	sub	r26, r18
    20ec:	b3 0b       	sbc	r27, r19
    20ee:	e4 0b       	sbc	r30, r20
    20f0:	f5 0b       	sbc	r31, r21

000020f2 <__udivmodsi4_ep>:
    20f2:	66 1f       	adc	r22, r22
    20f4:	77 1f       	adc	r23, r23
    20f6:	88 1f       	adc	r24, r24
    20f8:	99 1f       	adc	r25, r25
    20fa:	1a 94       	dec	r1
    20fc:	69 f7       	brne	.-38     	; 0x20d8 <__udivmodsi4_loop>
    20fe:	60 95       	com	r22
    2100:	70 95       	com	r23
    2102:	80 95       	com	r24
    2104:	90 95       	com	r25
    2106:	9b 01       	movw	r18, r22
    2108:	ac 01       	movw	r20, r24
    210a:	bd 01       	movw	r22, r26
    210c:	cf 01       	movw	r24, r30
    210e:	08 95       	ret

00002110 <sprintf>:
    2110:	ae e0       	ldi	r26, 0x0E	; 14
    2112:	b0 e0       	ldi	r27, 0x00	; 0
    2114:	ed e8       	ldi	r30, 0x8D	; 141
    2116:	f0 e1       	ldi	r31, 0x10	; 16
    2118:	91 c2       	rjmp	.+1314   	; 0x263c <__prologue_saves__+0x1c>
    211a:	0d 89       	ldd	r16, Y+21	; 0x15
    211c:	1e 89       	ldd	r17, Y+22	; 0x16
    211e:	86 e0       	ldi	r24, 0x06	; 6
    2120:	8c 83       	std	Y+4, r24	; 0x04
    2122:	09 83       	std	Y+1, r16	; 0x01
    2124:	1a 83       	std	Y+2, r17	; 0x02
    2126:	8f ef       	ldi	r24, 0xFF	; 255
    2128:	9f e7       	ldi	r25, 0x7F	; 127
    212a:	8d 83       	std	Y+5, r24	; 0x05
    212c:	9e 83       	std	Y+6, r25	; 0x06
    212e:	ae 01       	movw	r20, r28
    2130:	47 5e       	subi	r20, 0xE7	; 231
    2132:	5f 4f       	sbci	r21, 0xFF	; 255
    2134:	6f 89       	ldd	r22, Y+23	; 0x17
    2136:	78 8d       	ldd	r23, Y+24	; 0x18
    2138:	ce 01       	movw	r24, r28
    213a:	01 96       	adiw	r24, 0x01	; 1
    213c:	08 d0       	rcall	.+16     	; 0x214e <vfprintf>
    213e:	ef 81       	ldd	r30, Y+7	; 0x07
    2140:	f8 85       	ldd	r31, Y+8	; 0x08
    2142:	e0 0f       	add	r30, r16
    2144:	f1 1f       	adc	r31, r17
    2146:	10 82       	st	Z, r1
    2148:	2e 96       	adiw	r28, 0x0e	; 14
    214a:	e4 e0       	ldi	r30, 0x04	; 4
    214c:	90 c2       	rjmp	.+1312   	; 0x266e <__epilogue_restores__+0x1c>

0000214e <vfprintf>:
    214e:	ac e0       	ldi	r26, 0x0C	; 12
    2150:	b0 e0       	ldi	r27, 0x00	; 0
    2152:	ec ea       	ldi	r30, 0xAC	; 172
    2154:	f0 e1       	ldi	r31, 0x10	; 16
    2156:	64 c2       	rjmp	.+1224   	; 0x2620 <__prologue_saves__>
    2158:	7c 01       	movw	r14, r24
    215a:	6b 01       	movw	r12, r22
    215c:	8a 01       	movw	r16, r20
    215e:	fc 01       	movw	r30, r24
    2160:	16 82       	std	Z+6, r1	; 0x06
    2162:	17 82       	std	Z+7, r1	; 0x07
    2164:	83 81       	ldd	r24, Z+3	; 0x03
    2166:	81 ff       	sbrs	r24, 1
    2168:	b0 c1       	rjmp	.+864    	; 0x24ca <vfprintf+0x37c>
    216a:	ce 01       	movw	r24, r28
    216c:	01 96       	adiw	r24, 0x01	; 1
    216e:	4c 01       	movw	r8, r24
    2170:	f7 01       	movw	r30, r14
    2172:	93 81       	ldd	r25, Z+3	; 0x03
    2174:	f6 01       	movw	r30, r12
    2176:	93 fd       	sbrc	r25, 3
    2178:	85 91       	lpm	r24, Z+
    217a:	93 ff       	sbrs	r25, 3
    217c:	81 91       	ld	r24, Z+
    217e:	6f 01       	movw	r12, r30
    2180:	88 23       	and	r24, r24
    2182:	09 f4       	brne	.+2      	; 0x2186 <vfprintf+0x38>
    2184:	9e c1       	rjmp	.+828    	; 0x24c2 <vfprintf+0x374>
    2186:	85 32       	cpi	r24, 0x25	; 37
    2188:	39 f4       	brne	.+14     	; 0x2198 <vfprintf+0x4a>
    218a:	93 fd       	sbrc	r25, 3
    218c:	85 91       	lpm	r24, Z+
    218e:	93 ff       	sbrs	r25, 3
    2190:	81 91       	ld	r24, Z+
    2192:	6f 01       	movw	r12, r30
    2194:	85 32       	cpi	r24, 0x25	; 37
    2196:	21 f4       	brne	.+8      	; 0x21a0 <vfprintf+0x52>
    2198:	b7 01       	movw	r22, r14
    219a:	90 e0       	ldi	r25, 0x00	; 0
    219c:	b1 d1       	rcall	.+866    	; 0x2500 <fputc>
    219e:	e8 cf       	rjmp	.-48     	; 0x2170 <vfprintf+0x22>
    21a0:	51 2c       	mov	r5, r1
    21a2:	31 2c       	mov	r3, r1
    21a4:	20 e0       	ldi	r18, 0x00	; 0
    21a6:	20 32       	cpi	r18, 0x20	; 32
    21a8:	a0 f4       	brcc	.+40     	; 0x21d2 <vfprintf+0x84>
    21aa:	8b 32       	cpi	r24, 0x2B	; 43
    21ac:	69 f0       	breq	.+26     	; 0x21c8 <vfprintf+0x7a>
    21ae:	30 f4       	brcc	.+12     	; 0x21bc <vfprintf+0x6e>
    21b0:	80 32       	cpi	r24, 0x20	; 32
    21b2:	59 f0       	breq	.+22     	; 0x21ca <vfprintf+0x7c>
    21b4:	83 32       	cpi	r24, 0x23	; 35
    21b6:	69 f4       	brne	.+26     	; 0x21d2 <vfprintf+0x84>
    21b8:	20 61       	ori	r18, 0x10	; 16
    21ba:	2c c0       	rjmp	.+88     	; 0x2214 <vfprintf+0xc6>
    21bc:	8d 32       	cpi	r24, 0x2D	; 45
    21be:	39 f0       	breq	.+14     	; 0x21ce <vfprintf+0x80>
    21c0:	80 33       	cpi	r24, 0x30	; 48
    21c2:	39 f4       	brne	.+14     	; 0x21d2 <vfprintf+0x84>
    21c4:	21 60       	ori	r18, 0x01	; 1
    21c6:	26 c0       	rjmp	.+76     	; 0x2214 <vfprintf+0xc6>
    21c8:	22 60       	ori	r18, 0x02	; 2
    21ca:	24 60       	ori	r18, 0x04	; 4
    21cc:	23 c0       	rjmp	.+70     	; 0x2214 <vfprintf+0xc6>
    21ce:	28 60       	ori	r18, 0x08	; 8
    21d0:	21 c0       	rjmp	.+66     	; 0x2214 <vfprintf+0xc6>
    21d2:	27 fd       	sbrc	r18, 7
    21d4:	27 c0       	rjmp	.+78     	; 0x2224 <vfprintf+0xd6>
    21d6:	30 ed       	ldi	r19, 0xD0	; 208
    21d8:	38 0f       	add	r19, r24
    21da:	3a 30       	cpi	r19, 0x0A	; 10
    21dc:	78 f4       	brcc	.+30     	; 0x21fc <vfprintf+0xae>
    21de:	26 ff       	sbrs	r18, 6
    21e0:	06 c0       	rjmp	.+12     	; 0x21ee <vfprintf+0xa0>
    21e2:	fa e0       	ldi	r31, 0x0A	; 10
    21e4:	5f 9e       	mul	r5, r31
    21e6:	30 0d       	add	r19, r0
    21e8:	11 24       	eor	r1, r1
    21ea:	53 2e       	mov	r5, r19
    21ec:	13 c0       	rjmp	.+38     	; 0x2214 <vfprintf+0xc6>
    21ee:	8a e0       	ldi	r24, 0x0A	; 10
    21f0:	38 9e       	mul	r3, r24
    21f2:	30 0d       	add	r19, r0
    21f4:	11 24       	eor	r1, r1
    21f6:	33 2e       	mov	r3, r19
    21f8:	20 62       	ori	r18, 0x20	; 32
    21fa:	0c c0       	rjmp	.+24     	; 0x2214 <vfprintf+0xc6>
    21fc:	8e 32       	cpi	r24, 0x2E	; 46
    21fe:	21 f4       	brne	.+8      	; 0x2208 <vfprintf+0xba>
    2200:	26 fd       	sbrc	r18, 6
    2202:	5f c1       	rjmp	.+702    	; 0x24c2 <vfprintf+0x374>
    2204:	20 64       	ori	r18, 0x40	; 64
    2206:	06 c0       	rjmp	.+12     	; 0x2214 <vfprintf+0xc6>
    2208:	8c 36       	cpi	r24, 0x6C	; 108
    220a:	11 f4       	brne	.+4      	; 0x2210 <vfprintf+0xc2>
    220c:	20 68       	ori	r18, 0x80	; 128
    220e:	02 c0       	rjmp	.+4      	; 0x2214 <vfprintf+0xc6>
    2210:	88 36       	cpi	r24, 0x68	; 104
    2212:	41 f4       	brne	.+16     	; 0x2224 <vfprintf+0xd6>
    2214:	f6 01       	movw	r30, r12
    2216:	93 fd       	sbrc	r25, 3
    2218:	85 91       	lpm	r24, Z+
    221a:	93 ff       	sbrs	r25, 3
    221c:	81 91       	ld	r24, Z+
    221e:	6f 01       	movw	r12, r30
    2220:	81 11       	cpse	r24, r1
    2222:	c1 cf       	rjmp	.-126    	; 0x21a6 <vfprintf+0x58>
    2224:	98 2f       	mov	r25, r24
    2226:	9f 7d       	andi	r25, 0xDF	; 223
    2228:	95 54       	subi	r25, 0x45	; 69
    222a:	93 30       	cpi	r25, 0x03	; 3
    222c:	28 f4       	brcc	.+10     	; 0x2238 <vfprintf+0xea>
    222e:	0c 5f       	subi	r16, 0xFC	; 252
    2230:	1f 4f       	sbci	r17, 0xFF	; 255
    2232:	ff e3       	ldi	r31, 0x3F	; 63
    2234:	f9 83       	std	Y+1, r31	; 0x01
    2236:	0d c0       	rjmp	.+26     	; 0x2252 <vfprintf+0x104>
    2238:	83 36       	cpi	r24, 0x63	; 99
    223a:	31 f0       	breq	.+12     	; 0x2248 <vfprintf+0xfa>
    223c:	83 37       	cpi	r24, 0x73	; 115
    223e:	71 f0       	breq	.+28     	; 0x225c <vfprintf+0x10e>
    2240:	83 35       	cpi	r24, 0x53	; 83
    2242:	09 f0       	breq	.+2      	; 0x2246 <vfprintf+0xf8>
    2244:	57 c0       	rjmp	.+174    	; 0x22f4 <vfprintf+0x1a6>
    2246:	21 c0       	rjmp	.+66     	; 0x228a <vfprintf+0x13c>
    2248:	f8 01       	movw	r30, r16
    224a:	80 81       	ld	r24, Z
    224c:	89 83       	std	Y+1, r24	; 0x01
    224e:	0e 5f       	subi	r16, 0xFE	; 254
    2250:	1f 4f       	sbci	r17, 0xFF	; 255
    2252:	44 24       	eor	r4, r4
    2254:	43 94       	inc	r4
    2256:	51 2c       	mov	r5, r1
    2258:	54 01       	movw	r10, r8
    225a:	14 c0       	rjmp	.+40     	; 0x2284 <vfprintf+0x136>
    225c:	38 01       	movw	r6, r16
    225e:	f2 e0       	ldi	r31, 0x02	; 2
    2260:	6f 0e       	add	r6, r31
    2262:	71 1c       	adc	r7, r1
    2264:	f8 01       	movw	r30, r16
    2266:	a0 80       	ld	r10, Z
    2268:	b1 80       	ldd	r11, Z+1	; 0x01
    226a:	26 ff       	sbrs	r18, 6
    226c:	03 c0       	rjmp	.+6      	; 0x2274 <vfprintf+0x126>
    226e:	65 2d       	mov	r22, r5
    2270:	70 e0       	ldi	r23, 0x00	; 0
    2272:	02 c0       	rjmp	.+4      	; 0x2278 <vfprintf+0x12a>
    2274:	6f ef       	ldi	r22, 0xFF	; 255
    2276:	7f ef       	ldi	r23, 0xFF	; 255
    2278:	c5 01       	movw	r24, r10
    227a:	2c 87       	std	Y+12, r18	; 0x0c
    227c:	36 d1       	rcall	.+620    	; 0x24ea <strnlen>
    227e:	2c 01       	movw	r4, r24
    2280:	83 01       	movw	r16, r6
    2282:	2c 85       	ldd	r18, Y+12	; 0x0c
    2284:	2f 77       	andi	r18, 0x7F	; 127
    2286:	22 2e       	mov	r2, r18
    2288:	16 c0       	rjmp	.+44     	; 0x22b6 <vfprintf+0x168>
    228a:	38 01       	movw	r6, r16
    228c:	f2 e0       	ldi	r31, 0x02	; 2
    228e:	6f 0e       	add	r6, r31
    2290:	71 1c       	adc	r7, r1
    2292:	f8 01       	movw	r30, r16
    2294:	a0 80       	ld	r10, Z
    2296:	b1 80       	ldd	r11, Z+1	; 0x01
    2298:	26 ff       	sbrs	r18, 6
    229a:	03 c0       	rjmp	.+6      	; 0x22a2 <vfprintf+0x154>
    229c:	65 2d       	mov	r22, r5
    229e:	70 e0       	ldi	r23, 0x00	; 0
    22a0:	02 c0       	rjmp	.+4      	; 0x22a6 <vfprintf+0x158>
    22a2:	6f ef       	ldi	r22, 0xFF	; 255
    22a4:	7f ef       	ldi	r23, 0xFF	; 255
    22a6:	c5 01       	movw	r24, r10
    22a8:	2c 87       	std	Y+12, r18	; 0x0c
    22aa:	14 d1       	rcall	.+552    	; 0x24d4 <strnlen_P>
    22ac:	2c 01       	movw	r4, r24
    22ae:	2c 85       	ldd	r18, Y+12	; 0x0c
    22b0:	20 68       	ori	r18, 0x80	; 128
    22b2:	22 2e       	mov	r2, r18
    22b4:	83 01       	movw	r16, r6
    22b6:	23 fc       	sbrc	r2, 3
    22b8:	19 c0       	rjmp	.+50     	; 0x22ec <vfprintf+0x19e>
    22ba:	83 2d       	mov	r24, r3
    22bc:	90 e0       	ldi	r25, 0x00	; 0
    22be:	48 16       	cp	r4, r24
    22c0:	59 06       	cpc	r5, r25
    22c2:	a0 f4       	brcc	.+40     	; 0x22ec <vfprintf+0x19e>
    22c4:	b7 01       	movw	r22, r14
    22c6:	80 e2       	ldi	r24, 0x20	; 32
    22c8:	90 e0       	ldi	r25, 0x00	; 0
    22ca:	1a d1       	rcall	.+564    	; 0x2500 <fputc>
    22cc:	3a 94       	dec	r3
    22ce:	f5 cf       	rjmp	.-22     	; 0x22ba <vfprintf+0x16c>
    22d0:	f5 01       	movw	r30, r10
    22d2:	27 fc       	sbrc	r2, 7
    22d4:	85 91       	lpm	r24, Z+
    22d6:	27 fe       	sbrs	r2, 7
    22d8:	81 91       	ld	r24, Z+
    22da:	5f 01       	movw	r10, r30
    22dc:	b7 01       	movw	r22, r14
    22de:	90 e0       	ldi	r25, 0x00	; 0
    22e0:	0f d1       	rcall	.+542    	; 0x2500 <fputc>
    22e2:	31 10       	cpse	r3, r1
    22e4:	3a 94       	dec	r3
    22e6:	f1 e0       	ldi	r31, 0x01	; 1
    22e8:	4f 1a       	sub	r4, r31
    22ea:	51 08       	sbc	r5, r1
    22ec:	41 14       	cp	r4, r1
    22ee:	51 04       	cpc	r5, r1
    22f0:	79 f7       	brne	.-34     	; 0x22d0 <vfprintf+0x182>
    22f2:	de c0       	rjmp	.+444    	; 0x24b0 <vfprintf+0x362>
    22f4:	84 36       	cpi	r24, 0x64	; 100
    22f6:	11 f0       	breq	.+4      	; 0x22fc <vfprintf+0x1ae>
    22f8:	89 36       	cpi	r24, 0x69	; 105
    22fa:	31 f5       	brne	.+76     	; 0x2348 <vfprintf+0x1fa>
    22fc:	f8 01       	movw	r30, r16
    22fe:	27 ff       	sbrs	r18, 7
    2300:	07 c0       	rjmp	.+14     	; 0x2310 <vfprintf+0x1c2>
    2302:	60 81       	ld	r22, Z
    2304:	71 81       	ldd	r23, Z+1	; 0x01
    2306:	82 81       	ldd	r24, Z+2	; 0x02
    2308:	93 81       	ldd	r25, Z+3	; 0x03
    230a:	0c 5f       	subi	r16, 0xFC	; 252
    230c:	1f 4f       	sbci	r17, 0xFF	; 255
    230e:	08 c0       	rjmp	.+16     	; 0x2320 <vfprintf+0x1d2>
    2310:	60 81       	ld	r22, Z
    2312:	71 81       	ldd	r23, Z+1	; 0x01
    2314:	88 27       	eor	r24, r24
    2316:	77 fd       	sbrc	r23, 7
    2318:	80 95       	com	r24
    231a:	98 2f       	mov	r25, r24
    231c:	0e 5f       	subi	r16, 0xFE	; 254
    231e:	1f 4f       	sbci	r17, 0xFF	; 255
    2320:	2f 76       	andi	r18, 0x6F	; 111
    2322:	b2 2e       	mov	r11, r18
    2324:	97 ff       	sbrs	r25, 7
    2326:	09 c0       	rjmp	.+18     	; 0x233a <vfprintf+0x1ec>
    2328:	90 95       	com	r25
    232a:	80 95       	com	r24
    232c:	70 95       	com	r23
    232e:	61 95       	neg	r22
    2330:	7f 4f       	sbci	r23, 0xFF	; 255
    2332:	8f 4f       	sbci	r24, 0xFF	; 255
    2334:	9f 4f       	sbci	r25, 0xFF	; 255
    2336:	20 68       	ori	r18, 0x80	; 128
    2338:	b2 2e       	mov	r11, r18
    233a:	2a e0       	ldi	r18, 0x0A	; 10
    233c:	30 e0       	ldi	r19, 0x00	; 0
    233e:	a4 01       	movw	r20, r8
    2340:	11 d1       	rcall	.+546    	; 0x2564 <__ultoa_invert>
    2342:	a8 2e       	mov	r10, r24
    2344:	a8 18       	sub	r10, r8
    2346:	43 c0       	rjmp	.+134    	; 0x23ce <vfprintf+0x280>
    2348:	85 37       	cpi	r24, 0x75	; 117
    234a:	29 f4       	brne	.+10     	; 0x2356 <vfprintf+0x208>
    234c:	2f 7e       	andi	r18, 0xEF	; 239
    234e:	b2 2e       	mov	r11, r18
    2350:	2a e0       	ldi	r18, 0x0A	; 10
    2352:	30 e0       	ldi	r19, 0x00	; 0
    2354:	25 c0       	rjmp	.+74     	; 0x23a0 <vfprintf+0x252>
    2356:	f2 2f       	mov	r31, r18
    2358:	f9 7f       	andi	r31, 0xF9	; 249
    235a:	bf 2e       	mov	r11, r31
    235c:	8f 36       	cpi	r24, 0x6F	; 111
    235e:	c1 f0       	breq	.+48     	; 0x2390 <vfprintf+0x242>
    2360:	18 f4       	brcc	.+6      	; 0x2368 <vfprintf+0x21a>
    2362:	88 35       	cpi	r24, 0x58	; 88
    2364:	79 f0       	breq	.+30     	; 0x2384 <vfprintf+0x236>
    2366:	ad c0       	rjmp	.+346    	; 0x24c2 <vfprintf+0x374>
    2368:	80 37       	cpi	r24, 0x70	; 112
    236a:	19 f0       	breq	.+6      	; 0x2372 <vfprintf+0x224>
    236c:	88 37       	cpi	r24, 0x78	; 120
    236e:	21 f0       	breq	.+8      	; 0x2378 <vfprintf+0x22a>
    2370:	a8 c0       	rjmp	.+336    	; 0x24c2 <vfprintf+0x374>
    2372:	2f 2f       	mov	r18, r31
    2374:	20 61       	ori	r18, 0x10	; 16
    2376:	b2 2e       	mov	r11, r18
    2378:	b4 fe       	sbrs	r11, 4
    237a:	0d c0       	rjmp	.+26     	; 0x2396 <vfprintf+0x248>
    237c:	8b 2d       	mov	r24, r11
    237e:	84 60       	ori	r24, 0x04	; 4
    2380:	b8 2e       	mov	r11, r24
    2382:	09 c0       	rjmp	.+18     	; 0x2396 <vfprintf+0x248>
    2384:	24 ff       	sbrs	r18, 4
    2386:	0a c0       	rjmp	.+20     	; 0x239c <vfprintf+0x24e>
    2388:	9f 2f       	mov	r25, r31
    238a:	96 60       	ori	r25, 0x06	; 6
    238c:	b9 2e       	mov	r11, r25
    238e:	06 c0       	rjmp	.+12     	; 0x239c <vfprintf+0x24e>
    2390:	28 e0       	ldi	r18, 0x08	; 8
    2392:	30 e0       	ldi	r19, 0x00	; 0
    2394:	05 c0       	rjmp	.+10     	; 0x23a0 <vfprintf+0x252>
    2396:	20 e1       	ldi	r18, 0x10	; 16
    2398:	30 e0       	ldi	r19, 0x00	; 0
    239a:	02 c0       	rjmp	.+4      	; 0x23a0 <vfprintf+0x252>
    239c:	20 e1       	ldi	r18, 0x10	; 16
    239e:	32 e0       	ldi	r19, 0x02	; 2
    23a0:	f8 01       	movw	r30, r16
    23a2:	b7 fe       	sbrs	r11, 7
    23a4:	07 c0       	rjmp	.+14     	; 0x23b4 <vfprintf+0x266>
    23a6:	60 81       	ld	r22, Z
    23a8:	71 81       	ldd	r23, Z+1	; 0x01
    23aa:	82 81       	ldd	r24, Z+2	; 0x02
    23ac:	93 81       	ldd	r25, Z+3	; 0x03
    23ae:	0c 5f       	subi	r16, 0xFC	; 252
    23b0:	1f 4f       	sbci	r17, 0xFF	; 255
    23b2:	06 c0       	rjmp	.+12     	; 0x23c0 <vfprintf+0x272>
    23b4:	60 81       	ld	r22, Z
    23b6:	71 81       	ldd	r23, Z+1	; 0x01
    23b8:	80 e0       	ldi	r24, 0x00	; 0
    23ba:	90 e0       	ldi	r25, 0x00	; 0
    23bc:	0e 5f       	subi	r16, 0xFE	; 254
    23be:	1f 4f       	sbci	r17, 0xFF	; 255
    23c0:	a4 01       	movw	r20, r8
    23c2:	d0 d0       	rcall	.+416    	; 0x2564 <__ultoa_invert>
    23c4:	a8 2e       	mov	r10, r24
    23c6:	a8 18       	sub	r10, r8
    23c8:	fb 2d       	mov	r31, r11
    23ca:	ff 77       	andi	r31, 0x7F	; 127
    23cc:	bf 2e       	mov	r11, r31
    23ce:	b6 fe       	sbrs	r11, 6
    23d0:	0b c0       	rjmp	.+22     	; 0x23e8 <vfprintf+0x29a>
    23d2:	2b 2d       	mov	r18, r11
    23d4:	2e 7f       	andi	r18, 0xFE	; 254
    23d6:	a5 14       	cp	r10, r5
    23d8:	50 f4       	brcc	.+20     	; 0x23ee <vfprintf+0x2a0>
    23da:	b4 fe       	sbrs	r11, 4
    23dc:	0a c0       	rjmp	.+20     	; 0x23f2 <vfprintf+0x2a4>
    23de:	b2 fc       	sbrc	r11, 2
    23e0:	08 c0       	rjmp	.+16     	; 0x23f2 <vfprintf+0x2a4>
    23e2:	2b 2d       	mov	r18, r11
    23e4:	2e 7e       	andi	r18, 0xEE	; 238
    23e6:	05 c0       	rjmp	.+10     	; 0x23f2 <vfprintf+0x2a4>
    23e8:	7a 2c       	mov	r7, r10
    23ea:	2b 2d       	mov	r18, r11
    23ec:	03 c0       	rjmp	.+6      	; 0x23f4 <vfprintf+0x2a6>
    23ee:	7a 2c       	mov	r7, r10
    23f0:	01 c0       	rjmp	.+2      	; 0x23f4 <vfprintf+0x2a6>
    23f2:	75 2c       	mov	r7, r5
    23f4:	24 ff       	sbrs	r18, 4
    23f6:	0d c0       	rjmp	.+26     	; 0x2412 <vfprintf+0x2c4>
    23f8:	fe 01       	movw	r30, r28
    23fa:	ea 0d       	add	r30, r10
    23fc:	f1 1d       	adc	r31, r1
    23fe:	80 81       	ld	r24, Z
    2400:	80 33       	cpi	r24, 0x30	; 48
    2402:	11 f4       	brne	.+4      	; 0x2408 <vfprintf+0x2ba>
    2404:	29 7e       	andi	r18, 0xE9	; 233
    2406:	09 c0       	rjmp	.+18     	; 0x241a <vfprintf+0x2cc>
    2408:	22 ff       	sbrs	r18, 2
    240a:	06 c0       	rjmp	.+12     	; 0x2418 <vfprintf+0x2ca>
    240c:	73 94       	inc	r7
    240e:	73 94       	inc	r7
    2410:	04 c0       	rjmp	.+8      	; 0x241a <vfprintf+0x2cc>
    2412:	82 2f       	mov	r24, r18
    2414:	86 78       	andi	r24, 0x86	; 134
    2416:	09 f0       	breq	.+2      	; 0x241a <vfprintf+0x2cc>
    2418:	73 94       	inc	r7
    241a:	23 fd       	sbrc	r18, 3
    241c:	12 c0       	rjmp	.+36     	; 0x2442 <vfprintf+0x2f4>
    241e:	20 ff       	sbrs	r18, 0
    2420:	06 c0       	rjmp	.+12     	; 0x242e <vfprintf+0x2e0>
    2422:	5a 2c       	mov	r5, r10
    2424:	73 14       	cp	r7, r3
    2426:	18 f4       	brcc	.+6      	; 0x242e <vfprintf+0x2e0>
    2428:	53 0c       	add	r5, r3
    242a:	57 18       	sub	r5, r7
    242c:	73 2c       	mov	r7, r3
    242e:	73 14       	cp	r7, r3
    2430:	60 f4       	brcc	.+24     	; 0x244a <vfprintf+0x2fc>
    2432:	b7 01       	movw	r22, r14
    2434:	80 e2       	ldi	r24, 0x20	; 32
    2436:	90 e0       	ldi	r25, 0x00	; 0
    2438:	2c 87       	std	Y+12, r18	; 0x0c
    243a:	62 d0       	rcall	.+196    	; 0x2500 <fputc>
    243c:	73 94       	inc	r7
    243e:	2c 85       	ldd	r18, Y+12	; 0x0c
    2440:	f6 cf       	rjmp	.-20     	; 0x242e <vfprintf+0x2e0>
    2442:	73 14       	cp	r7, r3
    2444:	10 f4       	brcc	.+4      	; 0x244a <vfprintf+0x2fc>
    2446:	37 18       	sub	r3, r7
    2448:	01 c0       	rjmp	.+2      	; 0x244c <vfprintf+0x2fe>
    244a:	31 2c       	mov	r3, r1
    244c:	24 ff       	sbrs	r18, 4
    244e:	11 c0       	rjmp	.+34     	; 0x2472 <vfprintf+0x324>
    2450:	b7 01       	movw	r22, r14
    2452:	80 e3       	ldi	r24, 0x30	; 48
    2454:	90 e0       	ldi	r25, 0x00	; 0
    2456:	2c 87       	std	Y+12, r18	; 0x0c
    2458:	53 d0       	rcall	.+166    	; 0x2500 <fputc>
    245a:	2c 85       	ldd	r18, Y+12	; 0x0c
    245c:	22 ff       	sbrs	r18, 2
    245e:	16 c0       	rjmp	.+44     	; 0x248c <vfprintf+0x33e>
    2460:	21 ff       	sbrs	r18, 1
    2462:	03 c0       	rjmp	.+6      	; 0x246a <vfprintf+0x31c>
    2464:	88 e5       	ldi	r24, 0x58	; 88
    2466:	90 e0       	ldi	r25, 0x00	; 0
    2468:	02 c0       	rjmp	.+4      	; 0x246e <vfprintf+0x320>
    246a:	88 e7       	ldi	r24, 0x78	; 120
    246c:	90 e0       	ldi	r25, 0x00	; 0
    246e:	b7 01       	movw	r22, r14
    2470:	0c c0       	rjmp	.+24     	; 0x248a <vfprintf+0x33c>
    2472:	82 2f       	mov	r24, r18
    2474:	86 78       	andi	r24, 0x86	; 134
    2476:	51 f0       	breq	.+20     	; 0x248c <vfprintf+0x33e>
    2478:	21 fd       	sbrc	r18, 1
    247a:	02 c0       	rjmp	.+4      	; 0x2480 <vfprintf+0x332>
    247c:	80 e2       	ldi	r24, 0x20	; 32
    247e:	01 c0       	rjmp	.+2      	; 0x2482 <vfprintf+0x334>
    2480:	8b e2       	ldi	r24, 0x2B	; 43
    2482:	27 fd       	sbrc	r18, 7
    2484:	8d e2       	ldi	r24, 0x2D	; 45
    2486:	b7 01       	movw	r22, r14
    2488:	90 e0       	ldi	r25, 0x00	; 0
    248a:	3a d0       	rcall	.+116    	; 0x2500 <fputc>
    248c:	a5 14       	cp	r10, r5
    248e:	30 f4       	brcc	.+12     	; 0x249c <vfprintf+0x34e>
    2490:	b7 01       	movw	r22, r14
    2492:	80 e3       	ldi	r24, 0x30	; 48
    2494:	90 e0       	ldi	r25, 0x00	; 0
    2496:	34 d0       	rcall	.+104    	; 0x2500 <fputc>
    2498:	5a 94       	dec	r5
    249a:	f8 cf       	rjmp	.-16     	; 0x248c <vfprintf+0x33e>
    249c:	aa 94       	dec	r10
    249e:	f4 01       	movw	r30, r8
    24a0:	ea 0d       	add	r30, r10
    24a2:	f1 1d       	adc	r31, r1
    24a4:	80 81       	ld	r24, Z
    24a6:	b7 01       	movw	r22, r14
    24a8:	90 e0       	ldi	r25, 0x00	; 0
    24aa:	2a d0       	rcall	.+84     	; 0x2500 <fputc>
    24ac:	a1 10       	cpse	r10, r1
    24ae:	f6 cf       	rjmp	.-20     	; 0x249c <vfprintf+0x34e>
    24b0:	33 20       	and	r3, r3
    24b2:	09 f4       	brne	.+2      	; 0x24b6 <vfprintf+0x368>
    24b4:	5d ce       	rjmp	.-838    	; 0x2170 <vfprintf+0x22>
    24b6:	b7 01       	movw	r22, r14
    24b8:	80 e2       	ldi	r24, 0x20	; 32
    24ba:	90 e0       	ldi	r25, 0x00	; 0
    24bc:	21 d0       	rcall	.+66     	; 0x2500 <fputc>
    24be:	3a 94       	dec	r3
    24c0:	f7 cf       	rjmp	.-18     	; 0x24b0 <vfprintf+0x362>
    24c2:	f7 01       	movw	r30, r14
    24c4:	86 81       	ldd	r24, Z+6	; 0x06
    24c6:	97 81       	ldd	r25, Z+7	; 0x07
    24c8:	02 c0       	rjmp	.+4      	; 0x24ce <vfprintf+0x380>
    24ca:	8f ef       	ldi	r24, 0xFF	; 255
    24cc:	9f ef       	ldi	r25, 0xFF	; 255
    24ce:	2c 96       	adiw	r28, 0x0c	; 12
    24d0:	e2 e1       	ldi	r30, 0x12	; 18
    24d2:	bf c0       	rjmp	.+382    	; 0x2652 <__epilogue_restores__>

000024d4 <strnlen_P>:
    24d4:	fc 01       	movw	r30, r24
    24d6:	05 90       	lpm	r0, Z+
    24d8:	61 50       	subi	r22, 0x01	; 1
    24da:	70 40       	sbci	r23, 0x00	; 0
    24dc:	01 10       	cpse	r0, r1
    24de:	d8 f7       	brcc	.-10     	; 0x24d6 <strnlen_P+0x2>
    24e0:	80 95       	com	r24
    24e2:	90 95       	com	r25
    24e4:	8e 0f       	add	r24, r30
    24e6:	9f 1f       	adc	r25, r31
    24e8:	08 95       	ret

000024ea <strnlen>:
    24ea:	fc 01       	movw	r30, r24
    24ec:	61 50       	subi	r22, 0x01	; 1
    24ee:	70 40       	sbci	r23, 0x00	; 0
    24f0:	01 90       	ld	r0, Z+
    24f2:	01 10       	cpse	r0, r1
    24f4:	d8 f7       	brcc	.-10     	; 0x24ec <strnlen+0x2>
    24f6:	80 95       	com	r24
    24f8:	90 95       	com	r25
    24fa:	8e 0f       	add	r24, r30
    24fc:	9f 1f       	adc	r25, r31
    24fe:	08 95       	ret

00002500 <fputc>:
    2500:	0f 93       	push	r16
    2502:	1f 93       	push	r17
    2504:	cf 93       	push	r28
    2506:	df 93       	push	r29
    2508:	18 2f       	mov	r17, r24
    250a:	09 2f       	mov	r16, r25
    250c:	eb 01       	movw	r28, r22
    250e:	8b 81       	ldd	r24, Y+3	; 0x03
    2510:	81 fd       	sbrc	r24, 1
    2512:	03 c0       	rjmp	.+6      	; 0x251a <fputc+0x1a>
    2514:	8f ef       	ldi	r24, 0xFF	; 255
    2516:	9f ef       	ldi	r25, 0xFF	; 255
    2518:	20 c0       	rjmp	.+64     	; 0x255a <fputc+0x5a>
    251a:	82 ff       	sbrs	r24, 2
    251c:	10 c0       	rjmp	.+32     	; 0x253e <fputc+0x3e>
    251e:	4e 81       	ldd	r20, Y+6	; 0x06
    2520:	5f 81       	ldd	r21, Y+7	; 0x07
    2522:	2c 81       	ldd	r18, Y+4	; 0x04
    2524:	3d 81       	ldd	r19, Y+5	; 0x05
    2526:	42 17       	cp	r20, r18
    2528:	53 07       	cpc	r21, r19
    252a:	7c f4       	brge	.+30     	; 0x254a <fputc+0x4a>
    252c:	e8 81       	ld	r30, Y
    252e:	f9 81       	ldd	r31, Y+1	; 0x01
    2530:	9f 01       	movw	r18, r30
    2532:	2f 5f       	subi	r18, 0xFF	; 255
    2534:	3f 4f       	sbci	r19, 0xFF	; 255
    2536:	28 83       	st	Y, r18
    2538:	39 83       	std	Y+1, r19	; 0x01
    253a:	10 83       	st	Z, r17
    253c:	06 c0       	rjmp	.+12     	; 0x254a <fputc+0x4a>
    253e:	e8 85       	ldd	r30, Y+8	; 0x08
    2540:	f9 85       	ldd	r31, Y+9	; 0x09
    2542:	81 2f       	mov	r24, r17
    2544:	09 95       	icall
    2546:	89 2b       	or	r24, r25
    2548:	29 f7       	brne	.-54     	; 0x2514 <fputc+0x14>
    254a:	2e 81       	ldd	r18, Y+6	; 0x06
    254c:	3f 81       	ldd	r19, Y+7	; 0x07
    254e:	2f 5f       	subi	r18, 0xFF	; 255
    2550:	3f 4f       	sbci	r19, 0xFF	; 255
    2552:	2e 83       	std	Y+6, r18	; 0x06
    2554:	3f 83       	std	Y+7, r19	; 0x07
    2556:	81 2f       	mov	r24, r17
    2558:	90 2f       	mov	r25, r16
    255a:	df 91       	pop	r29
    255c:	cf 91       	pop	r28
    255e:	1f 91       	pop	r17
    2560:	0f 91       	pop	r16
    2562:	08 95       	ret

00002564 <__ultoa_invert>:
    2564:	fa 01       	movw	r30, r20
    2566:	aa 27       	eor	r26, r26
    2568:	28 30       	cpi	r18, 0x08	; 8
    256a:	51 f1       	breq	.+84     	; 0x25c0 <__ultoa_invert+0x5c>
    256c:	20 31       	cpi	r18, 0x10	; 16
    256e:	81 f1       	breq	.+96     	; 0x25d0 <__ultoa_invert+0x6c>
    2570:	e8 94       	clt
    2572:	6f 93       	push	r22
    2574:	6e 7f       	andi	r22, 0xFE	; 254
    2576:	6e 5f       	subi	r22, 0xFE	; 254
    2578:	7f 4f       	sbci	r23, 0xFF	; 255
    257a:	8f 4f       	sbci	r24, 0xFF	; 255
    257c:	9f 4f       	sbci	r25, 0xFF	; 255
    257e:	af 4f       	sbci	r26, 0xFF	; 255
    2580:	b1 e0       	ldi	r27, 0x01	; 1
    2582:	3e d0       	rcall	.+124    	; 0x2600 <__ultoa_invert+0x9c>
    2584:	b4 e0       	ldi	r27, 0x04	; 4
    2586:	3c d0       	rcall	.+120    	; 0x2600 <__ultoa_invert+0x9c>
    2588:	67 0f       	add	r22, r23
    258a:	78 1f       	adc	r23, r24
    258c:	89 1f       	adc	r24, r25
    258e:	9a 1f       	adc	r25, r26
    2590:	a1 1d       	adc	r26, r1
    2592:	68 0f       	add	r22, r24
    2594:	79 1f       	adc	r23, r25
    2596:	8a 1f       	adc	r24, r26
    2598:	91 1d       	adc	r25, r1
    259a:	a1 1d       	adc	r26, r1
    259c:	6a 0f       	add	r22, r26
    259e:	71 1d       	adc	r23, r1
    25a0:	81 1d       	adc	r24, r1
    25a2:	91 1d       	adc	r25, r1
    25a4:	a1 1d       	adc	r26, r1
    25a6:	20 d0       	rcall	.+64     	; 0x25e8 <__ultoa_invert+0x84>
    25a8:	09 f4       	brne	.+2      	; 0x25ac <__ultoa_invert+0x48>
    25aa:	68 94       	set
    25ac:	3f 91       	pop	r19
    25ae:	2a e0       	ldi	r18, 0x0A	; 10
    25b0:	26 9f       	mul	r18, r22
    25b2:	11 24       	eor	r1, r1
    25b4:	30 19       	sub	r19, r0
    25b6:	30 5d       	subi	r19, 0xD0	; 208
    25b8:	31 93       	st	Z+, r19
    25ba:	de f6       	brtc	.-74     	; 0x2572 <__ultoa_invert+0xe>
    25bc:	cf 01       	movw	r24, r30
    25be:	08 95       	ret
    25c0:	46 2f       	mov	r20, r22
    25c2:	47 70       	andi	r20, 0x07	; 7
    25c4:	40 5d       	subi	r20, 0xD0	; 208
    25c6:	41 93       	st	Z+, r20
    25c8:	b3 e0       	ldi	r27, 0x03	; 3
    25ca:	0f d0       	rcall	.+30     	; 0x25ea <__ultoa_invert+0x86>
    25cc:	c9 f7       	brne	.-14     	; 0x25c0 <__ultoa_invert+0x5c>
    25ce:	f6 cf       	rjmp	.-20     	; 0x25bc <__ultoa_invert+0x58>
    25d0:	46 2f       	mov	r20, r22
    25d2:	4f 70       	andi	r20, 0x0F	; 15
    25d4:	40 5d       	subi	r20, 0xD0	; 208
    25d6:	4a 33       	cpi	r20, 0x3A	; 58
    25d8:	18 f0       	brcs	.+6      	; 0x25e0 <__ultoa_invert+0x7c>
    25da:	49 5d       	subi	r20, 0xD9	; 217
    25dc:	31 fd       	sbrc	r19, 1
    25de:	40 52       	subi	r20, 0x20	; 32
    25e0:	41 93       	st	Z+, r20
    25e2:	02 d0       	rcall	.+4      	; 0x25e8 <__ultoa_invert+0x84>
    25e4:	a9 f7       	brne	.-22     	; 0x25d0 <__ultoa_invert+0x6c>
    25e6:	ea cf       	rjmp	.-44     	; 0x25bc <__ultoa_invert+0x58>
    25e8:	b4 e0       	ldi	r27, 0x04	; 4
    25ea:	a6 95       	lsr	r26
    25ec:	97 95       	ror	r25
    25ee:	87 95       	ror	r24
    25f0:	77 95       	ror	r23
    25f2:	67 95       	ror	r22
    25f4:	ba 95       	dec	r27
    25f6:	c9 f7       	brne	.-14     	; 0x25ea <__ultoa_invert+0x86>
    25f8:	00 97       	sbiw	r24, 0x00	; 0
    25fa:	61 05       	cpc	r22, r1
    25fc:	71 05       	cpc	r23, r1
    25fe:	08 95       	ret
    2600:	9b 01       	movw	r18, r22
    2602:	ac 01       	movw	r20, r24
    2604:	0a 2e       	mov	r0, r26
    2606:	06 94       	lsr	r0
    2608:	57 95       	ror	r21
    260a:	47 95       	ror	r20
    260c:	37 95       	ror	r19
    260e:	27 95       	ror	r18
    2610:	ba 95       	dec	r27
    2612:	c9 f7       	brne	.-14     	; 0x2606 <__ultoa_invert+0xa2>
    2614:	62 0f       	add	r22, r18
    2616:	73 1f       	adc	r23, r19
    2618:	84 1f       	adc	r24, r20
    261a:	95 1f       	adc	r25, r21
    261c:	a0 1d       	adc	r26, r0
    261e:	08 95       	ret

00002620 <__prologue_saves__>:
    2620:	2f 92       	push	r2
    2622:	3f 92       	push	r3
    2624:	4f 92       	push	r4
    2626:	5f 92       	push	r5
    2628:	6f 92       	push	r6
    262a:	7f 92       	push	r7
    262c:	8f 92       	push	r8
    262e:	9f 92       	push	r9
    2630:	af 92       	push	r10
    2632:	bf 92       	push	r11
    2634:	cf 92       	push	r12
    2636:	df 92       	push	r13
    2638:	ef 92       	push	r14
    263a:	ff 92       	push	r15
    263c:	0f 93       	push	r16
    263e:	1f 93       	push	r17
    2640:	cf 93       	push	r28
    2642:	df 93       	push	r29
    2644:	cd b7       	in	r28, 0x3d	; 61
    2646:	de b7       	in	r29, 0x3e	; 62
    2648:	ca 1b       	sub	r28, r26
    264a:	db 0b       	sbc	r29, r27
    264c:	cd bf       	out	0x3d, r28	; 61
    264e:	de bf       	out	0x3e, r29	; 62
    2650:	09 94       	ijmp

00002652 <__epilogue_restores__>:
    2652:	2a 88       	ldd	r2, Y+18	; 0x12
    2654:	39 88       	ldd	r3, Y+17	; 0x11
    2656:	48 88       	ldd	r4, Y+16	; 0x10
    2658:	5f 84       	ldd	r5, Y+15	; 0x0f
    265a:	6e 84       	ldd	r6, Y+14	; 0x0e
    265c:	7d 84       	ldd	r7, Y+13	; 0x0d
    265e:	8c 84       	ldd	r8, Y+12	; 0x0c
    2660:	9b 84       	ldd	r9, Y+11	; 0x0b
    2662:	aa 84       	ldd	r10, Y+10	; 0x0a
    2664:	b9 84       	ldd	r11, Y+9	; 0x09
    2666:	c8 84       	ldd	r12, Y+8	; 0x08
    2668:	df 80       	ldd	r13, Y+7	; 0x07
    266a:	ee 80       	ldd	r14, Y+6	; 0x06
    266c:	fd 80       	ldd	r15, Y+5	; 0x05
    266e:	0c 81       	ldd	r16, Y+4	; 0x04
    2670:	1b 81       	ldd	r17, Y+3	; 0x03
    2672:	aa 81       	ldd	r26, Y+2	; 0x02
    2674:	b9 81       	ldd	r27, Y+1	; 0x01
    2676:	ce 0f       	add	r28, r30
    2678:	d1 1d       	adc	r29, r1
    267a:	cd bf       	out	0x3d, r28	; 61
    267c:	de bf       	out	0x3e, r29	; 62
    267e:	ed 01       	movw	r28, r26
    2680:	08 95       	ret

00002682 <_exit>:
    2682:	f8 94       	cli

00002684 <__stop_program>:
    2684:	ff cf       	rjmp	.-2      	; 0x2684 <__stop_program>
