
module forward_dataflow_in_loop_VITIS_LOOP_4579_1_Loop_VITIS_LOOP_4010_1_proc_Pipeline_VITIS_LO (ap_clk,ap_rst,ap_start,ap_done,ap_idle,ap_ready,zext_ln4010,v3196_31_address0,v3196_31_ce0,v3196_31_q0,v3196_27_address0,v3196_27_ce0,v3196_27_q0,v3196_23_address0,v3196_23_ce0,v3196_23_q0,v3196_19_address0,v3196_19_ce0,v3196_19_q0,v3196_15_address0,v3196_15_ce0,v3196_15_q0,v3196_11_address0,v3196_11_ce0,v3196_11_q0,v3196_7_address0,v3196_7_ce0,v3196_7_q0,v3196_3_address0,v3196_3_ce0,v3196_3_q0,v3196_30_address0,v3196_30_ce0,v3196_30_q0,v3196_26_address0,v3196_26_ce0,v3196_26_q0,v3196_22_address0,v3196_22_ce0,v3196_22_q0,v3196_18_address0,v3196_18_ce0,v3196_18_q0,v3196_14_address0,v3196_14_ce0,v3196_14_q0,v3196_10_address0,v3196_10_ce0,v3196_10_q0,v3196_6_address0,v3196_6_ce0,v3196_6_q0,v3196_2_address0,v3196_2_ce0,v3196_2_q0,v3196_29_address0,v3196_29_ce0,v3196_29_q0,v3196_25_address0,v3196_25_ce0,v3196_25_q0,v3196_21_address0,v3196_21_ce0,v3196_21_q0,v3196_17_address0,v3196_17_ce0,v3196_17_q0,v3196_13_address0,v3196_13_ce0,v3196_13_q0,v3196_9_address0,v3196_9_ce0,v3196_9_q0,v3196_5_address0,v3196_5_ce0,v3196_5_q0,v3196_1_address0,v3196_1_ce0,v3196_1_q0,v3196_28_address0,v3196_28_ce0,v3196_28_q0,v3196_24_address0,v3196_24_ce0,v3196_24_q0,v3196_20_address0,v3196_20_ce0,v3196_20_q0,v3196_16_address0,v3196_16_ce0,v3196_16_q0,v3196_12_address0,v3196_12_ce0,v3196_12_q0,v3196_8_address0,v3196_8_ce0,v3196_8_q0,v3196_4_address0,v3196_4_ce0,v3196_4_q0,v3196_address0,v3196_ce0,v3196_q0,mul_ln4016,v3193_address0,v3193_ce0,v3193_we0,v3193_d0,v3193_1_address0,v3193_1_ce0,v3193_1_we0,v3193_1_d0,v3193_2_address0,v3193_2_ce0,v3193_2_we0,v3193_2_d0,v3193_3_address0,v3193_3_ce0,v3193_3_we0,v3193_3_d0,v3193_4_address0,v3193_4_ce0,v3193_4_we0,v3193_4_d0,v3193_5_address0,v3193_5_ce0,v3193_5_we0,v3193_5_d0,v3193_6_address0,v3193_6_ce0,v3193_6_we0,v3193_6_d0,v3193_7_address0,v3193_7_ce0,v3193_7_we0,v3193_7_d0,v3198_address0,v3198_ce0,v3198_we0,v3198_d0,v3198_address1,v3198_ce1,v3198_q1,v3198_1_address0,v3198_1_ce0,v3198_1_we0,v3198_1_d0,v3198_1_address1,v3198_1_ce1,v3198_1_q1,v3198_2_address0,v3198_2_ce0,v3198_2_we0,v3198_2_d0,v3198_2_address1,v3198_2_ce1,v3198_2_q1,v3198_3_address0,v3198_3_ce0,v3198_3_we0,v3198_3_d0,v3198_3_address1,v3198_3_ce1,v3198_3_q1,v3198_4_address0,v3198_4_ce0,v3198_4_we0,v3198_4_d0,v3198_4_address1,v3198_4_ce1,v3198_4_q1,v3198_5_address0,v3198_5_ce0,v3198_5_we0,v3198_5_d0,v3198_5_address1,v3198_5_ce1,v3198_5_q1,v3198_6_address0,v3198_6_ce0,v3198_6_we0,v3198_6_d0,v3198_6_address1,v3198_6_ce1,v3198_6_q1,v3198_7_address0,v3198_7_ce0,v3198_7_we0,v3198_7_d0,v3198_7_address1,v3198_7_ce1,v3198_7_q1,v3197_3_address0,v3197_3_ce0,v3197_3_q0,v3195_7_address0,v3195_7_ce0,v3195_7_q0,v3195_6_address0,v3195_6_ce0,v3195_6_q0,v3195_5_address0,v3195_5_ce0,v3195_5_q0,v3195_4_address0,v3195_4_ce0,v3195_4_q0,v3195_3_address0,v3195_3_ce0,v3195_3_q0,v3195_2_address0,v3195_2_ce0,v3195_2_q0,v3195_1_address0,v3195_1_ce0,v3195_1_q0,v3195_address0,v3195_ce0,v3195_q0,v3197_2_address0,v3197_2_ce0,v3197_2_q0,v3197_1_address0,v3197_1_ce0,v3197_1_q0,v3197_address0,v3197_ce0,v3197_q0,v3194_7_address0,v3194_7_ce0,v3194_7_q0,v3194_6_address0,v3194_6_ce0,v3194_6_q0,v3194_5_address0,v3194_5_ce0,v3194_5_q0,v3194_4_address0,v3194_4_ce0,v3194_4_q0,v3194_3_address0,v3194_3_ce0,v3194_3_q0,v3194_2_address0,v3194_2_ce0,v3194_2_q0,v3194_1_address0,v3194_1_ce0,v3194_1_q0,v3194_address0,v3194_ce0,v3194_q0,cmp33_i_i,brmerge203_i);  
parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] zext_ln4010;
output  [4:0] v3196_31_address0;
output   v3196_31_ce0;
input  [7:0] v3196_31_q0;
output  [4:0] v3196_27_address0;
output   v3196_27_ce0;
input  [7:0] v3196_27_q0;
output  [4:0] v3196_23_address0;
output   v3196_23_ce0;
input  [7:0] v3196_23_q0;
output  [4:0] v3196_19_address0;
output   v3196_19_ce0;
input  [7:0] v3196_19_q0;
output  [4:0] v3196_15_address0;
output   v3196_15_ce0;
input  [7:0] v3196_15_q0;
output  [4:0] v3196_11_address0;
output   v3196_11_ce0;
input  [7:0] v3196_11_q0;
output  [4:0] v3196_7_address0;
output   v3196_7_ce0;
input  [7:0] v3196_7_q0;
output  [4:0] v3196_3_address0;
output   v3196_3_ce0;
input  [7:0] v3196_3_q0;
output  [4:0] v3196_30_address0;
output   v3196_30_ce0;
input  [7:0] v3196_30_q0;
output  [4:0] v3196_26_address0;
output   v3196_26_ce0;
input  [7:0] v3196_26_q0;
output  [4:0] v3196_22_address0;
output   v3196_22_ce0;
input  [7:0] v3196_22_q0;
output  [4:0] v3196_18_address0;
output   v3196_18_ce0;
input  [7:0] v3196_18_q0;
output  [4:0] v3196_14_address0;
output   v3196_14_ce0;
input  [7:0] v3196_14_q0;
output  [4:0] v3196_10_address0;
output   v3196_10_ce0;
input  [7:0] v3196_10_q0;
output  [4:0] v3196_6_address0;
output   v3196_6_ce0;
input  [7:0] v3196_6_q0;
output  [4:0] v3196_2_address0;
output   v3196_2_ce0;
input  [7:0] v3196_2_q0;
output  [4:0] v3196_29_address0;
output   v3196_29_ce0;
input  [7:0] v3196_29_q0;
output  [4:0] v3196_25_address0;
output   v3196_25_ce0;
input  [7:0] v3196_25_q0;
output  [4:0] v3196_21_address0;
output   v3196_21_ce0;
input  [7:0] v3196_21_q0;
output  [4:0] v3196_17_address0;
output   v3196_17_ce0;
input  [7:0] v3196_17_q0;
output  [4:0] v3196_13_address0;
output   v3196_13_ce0;
input  [7:0] v3196_13_q0;
output  [4:0] v3196_9_address0;
output   v3196_9_ce0;
input  [7:0] v3196_9_q0;
output  [4:0] v3196_5_address0;
output   v3196_5_ce0;
input  [7:0] v3196_5_q0;
output  [4:0] v3196_1_address0;
output   v3196_1_ce0;
input  [7:0] v3196_1_q0;
output  [4:0] v3196_28_address0;
output   v3196_28_ce0;
input  [7:0] v3196_28_q0;
output  [4:0] v3196_24_address0;
output   v3196_24_ce0;
input  [7:0] v3196_24_q0;
output  [4:0] v3196_20_address0;
output   v3196_20_ce0;
input  [7:0] v3196_20_q0;
output  [4:0] v3196_16_address0;
output   v3196_16_ce0;
input  [7:0] v3196_16_q0;
output  [4:0] v3196_12_address0;
output   v3196_12_ce0;
input  [7:0] v3196_12_q0;
output  [4:0] v3196_8_address0;
output   v3196_8_ce0;
input  [7:0] v3196_8_q0;
output  [4:0] v3196_4_address0;
output   v3196_4_ce0;
input  [7:0] v3196_4_q0;
output  [4:0] v3196_address0;
output   v3196_ce0;
input  [7:0] v3196_q0;
input  [5:0] mul_ln4016;
output  [7:0] v3193_address0;
output   v3193_ce0;
output   v3193_we0;
output  [7:0] v3193_d0;
output  [7:0] v3193_1_address0;
output   v3193_1_ce0;
output   v3193_1_we0;
output  [7:0] v3193_1_d0;
output  [7:0] v3193_2_address0;
output   v3193_2_ce0;
output   v3193_2_we0;
output  [7:0] v3193_2_d0;
output  [7:0] v3193_3_address0;
output   v3193_3_ce0;
output   v3193_3_we0;
output  [7:0] v3193_3_d0;
output  [7:0] v3193_4_address0;
output   v3193_4_ce0;
output   v3193_4_we0;
output  [7:0] v3193_4_d0;
output  [7:0] v3193_5_address0;
output   v3193_5_ce0;
output   v3193_5_we0;
output  [7:0] v3193_5_d0;
output  [7:0] v3193_6_address0;
output   v3193_6_ce0;
output   v3193_6_we0;
output  [7:0] v3193_6_d0;
output  [7:0] v3193_7_address0;
output   v3193_7_ce0;
output   v3193_7_we0;
output  [7:0] v3193_7_d0;
output  [7:0] v3198_address0;
output   v3198_ce0;
output   v3198_we0;
output  [7:0] v3198_d0;
output  [7:0] v3198_address1;
output   v3198_ce1;
input  [7:0] v3198_q1;
output  [7:0] v3198_1_address0;
output   v3198_1_ce0;
output   v3198_1_we0;
output  [7:0] v3198_1_d0;
output  [7:0] v3198_1_address1;
output   v3198_1_ce1;
input  [7:0] v3198_1_q1;
output  [7:0] v3198_2_address0;
output   v3198_2_ce0;
output   v3198_2_we0;
output  [7:0] v3198_2_d0;
output  [7:0] v3198_2_address1;
output   v3198_2_ce1;
input  [7:0] v3198_2_q1;
output  [7:0] v3198_3_address0;
output   v3198_3_ce0;
output   v3198_3_we0;
output  [7:0] v3198_3_d0;
output  [7:0] v3198_3_address1;
output   v3198_3_ce1;
input  [7:0] v3198_3_q1;
output  [7:0] v3198_4_address0;
output   v3198_4_ce0;
output   v3198_4_we0;
output  [7:0] v3198_4_d0;
output  [7:0] v3198_4_address1;
output   v3198_4_ce1;
input  [7:0] v3198_4_q1;
output  [7:0] v3198_5_address0;
output   v3198_5_ce0;
output   v3198_5_we0;
output  [7:0] v3198_5_d0;
output  [7:0] v3198_5_address1;
output   v3198_5_ce1;
input  [7:0] v3198_5_q1;
output  [7:0] v3198_6_address0;
output   v3198_6_ce0;
output   v3198_6_we0;
output  [7:0] v3198_6_d0;
output  [7:0] v3198_6_address1;
output   v3198_6_ce1;
input  [7:0] v3198_6_q1;
output  [7:0] v3198_7_address0;
output   v3198_7_ce0;
output   v3198_7_we0;
output  [7:0] v3198_7_d0;
output  [7:0] v3198_7_address1;
output   v3198_7_ce1;
input  [7:0] v3198_7_q1;
output  [8:0] v3197_3_address0;
output   v3197_3_ce0;
input  [7:0] v3197_3_q0;
output  [7:0] v3195_7_address0;
output   v3195_7_ce0;
input  [7:0] v3195_7_q0;
output  [7:0] v3195_6_address0;
output   v3195_6_ce0;
input  [7:0] v3195_6_q0;
output  [7:0] v3195_5_address0;
output   v3195_5_ce0;
input  [7:0] v3195_5_q0;
output  [7:0] v3195_4_address0;
output   v3195_4_ce0;
input  [7:0] v3195_4_q0;
output  [7:0] v3195_3_address0;
output   v3195_3_ce0;
input  [7:0] v3195_3_q0;
output  [7:0] v3195_2_address0;
output   v3195_2_ce0;
input  [7:0] v3195_2_q0;
output  [7:0] v3195_1_address0;
output   v3195_1_ce0;
input  [7:0] v3195_1_q0;
output  [7:0] v3195_address0;
output   v3195_ce0;
input  [7:0] v3195_q0;
output  [8:0] v3197_2_address0;
output   v3197_2_ce0;
input  [7:0] v3197_2_q0;
output  [8:0] v3197_1_address0;
output   v3197_1_ce0;
input  [7:0] v3197_1_q0;
output  [8:0] v3197_address0;
output   v3197_ce0;
input  [7:0] v3197_q0;
output  [7:0] v3194_7_address0;
output   v3194_7_ce0;
input  [7:0] v3194_7_q0;
output  [7:0] v3194_6_address0;
output   v3194_6_ce0;
input  [7:0] v3194_6_q0;
output  [7:0] v3194_5_address0;
output   v3194_5_ce0;
input  [7:0] v3194_5_q0;
output  [7:0] v3194_4_address0;
output   v3194_4_ce0;
input  [7:0] v3194_4_q0;
output  [7:0] v3194_3_address0;
output   v3194_3_ce0;
input  [7:0] v3194_3_q0;
output  [7:0] v3194_2_address0;
output   v3194_2_ce0;
input  [7:0] v3194_2_q0;
output  [7:0] v3194_1_address0;
output   v3194_1_ce0;
input  [7:0] v3194_1_q0;
output  [7:0] v3194_address0;
output   v3194_ce0;
input  [7:0] v3194_q0;
input  [0:0] cmp33_i_i;
input  [0:0] brmerge203_i;
reg ap_idle;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln4012_fu_1192_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [0:0] brmerge203_i_read_reg_2016;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln4013_fu_1213_p2;
reg   [0:0] icmp_ln4013_reg_2046;
wire   [2:0] v2786_mid2_fu_1257_p3;
reg   [2:0] v2786_mid2_reg_2051;
reg   [2:0] v2786_mid2_reg_2051_pp0_iter1_reg;
reg   [2:0] v2786_mid2_reg_2051_pp0_iter2_reg;
wire   [2:0] select_ln4013_fu_1265_p3;
reg   [2:0] select_ln4013_reg_2057;
reg   [2:0] select_ln4013_reg_2057_pp0_iter1_reg;
wire   [1:0] lshr_ln_fu_1332_p4;
reg   [1:0] lshr_ln_reg_2063;
wire   [63:0] p_cast_fu_1349_p1;
reg   [63:0] p_cast_reg_2069;
reg   [63:0] p_cast_reg_2069_pp0_iter2_reg;
wire   [63:0] zext_ln4016_1_fu_1396_p1;
reg   [63:0] zext_ln4016_1_reg_2137;
reg   [63:0] zext_ln4016_1_reg_2137_pp0_iter2_reg;
wire   [4:0] add_ln4349_fu_1425_p2;
reg   [4:0] add_ln4349_reg_2269;
wire   [63:0] zext_ln4349_6_fu_1456_p1;
reg   [63:0] zext_ln4349_6_reg_2417;
reg   [63:0] zext_ln4349_6_reg_2417_pp0_iter4_reg;
reg   [63:0] zext_ln4349_6_reg_2417_pp0_iter5_reg;
reg   [7:0] v3198_addr_reg_2437;
reg   [7:0] v3198_addr_reg_2437_pp0_iter4_reg;
reg   [7:0] v3198_addr_reg_2437_pp0_iter5_reg;
reg   [7:0] v3198_1_addr_reg_2443;
reg   [7:0] v3198_1_addr_reg_2443_pp0_iter4_reg;
reg   [7:0] v3198_1_addr_reg_2443_pp0_iter5_reg;
reg   [7:0] v3198_2_addr_reg_2449;
reg   [7:0] v3198_2_addr_reg_2449_pp0_iter4_reg;
reg   [7:0] v3198_2_addr_reg_2449_pp0_iter5_reg;
reg   [7:0] v3198_3_addr_reg_2455;
reg   [7:0] v3198_3_addr_reg_2455_pp0_iter4_reg;
reg   [7:0] v3198_3_addr_reg_2455_pp0_iter5_reg;
reg   [7:0] v3198_4_addr_reg_2461;
reg   [7:0] v3198_4_addr_reg_2461_pp0_iter4_reg;
reg   [7:0] v3198_4_addr_reg_2461_pp0_iter5_reg;
reg   [7:0] v3198_5_addr_reg_2467;
reg   [7:0] v3198_5_addr_reg_2467_pp0_iter4_reg;
reg   [7:0] v3198_5_addr_reg_2467_pp0_iter5_reg;
reg   [7:0] v3198_6_addr_reg_2473;
reg   [7:0] v3198_6_addr_reg_2473_pp0_iter4_reg;
reg   [7:0] v3198_6_addr_reg_2473_pp0_iter5_reg;
reg   [7:0] v3198_7_addr_reg_2479;
reg   [7:0] v3198_7_addr_reg_2479_pp0_iter4_reg;
reg   [7:0] v3198_7_addr_reg_2479_pp0_iter5_reg;
wire   [7:0] mul_ln4213_1_fu_1532_p2;
reg   [7:0] mul_ln4213_1_reg_2594;
wire   [7:0] mul_ln4231_1_fu_1538_p2;
reg   [7:0] mul_ln4231_1_reg_2599;
wire   [7:0] mul_ln4249_1_fu_1544_p2;
reg   [7:0] mul_ln4249_1_reg_2604;
wire   [7:0] mul_ln4267_1_fu_1550_p2;
reg   [7:0] mul_ln4267_1_reg_2609;
wire   [7:0] mul_ln4285_1_fu_1556_p2;
reg   [7:0] mul_ln4285_1_reg_2614;
wire   [7:0] mul_ln4303_1_fu_1562_p2;
reg   [7:0] mul_ln4303_1_reg_2619;
wire   [7:0] mul_ln4321_1_fu_1568_p2;
reg   [7:0] mul_ln4321_1_reg_2624;
wire   [7:0] mul_ln4339_1_fu_1574_p2;
reg   [7:0] mul_ln4339_1_reg_2629;
wire   [7:0] grp_fu_1780_p3;
wire   [7:0] grp_fu_1788_p3;
wire   [7:0] grp_fu_1796_p3;
wire   [7:0] grp_fu_1804_p3;
wire   [7:0] grp_fu_1812_p3;
wire   [7:0] grp_fu_1820_p3;
wire   [7:0] grp_fu_1828_p3;
wire   [7:0] grp_fu_1836_p3;
reg   [7:0] v3193_addr_reg_2714;
reg   [7:0] v3193_1_addr_reg_2719;
reg   [7:0] v3193_2_addr_reg_2724;
reg   [7:0] v3193_3_addr_reg_2729;
reg   [7:0] v3193_4_addr_reg_2734;
reg   [7:0] v3193_5_addr_reg_2739;
reg   [7:0] v3193_6_addr_reg_2744;
reg   [7:0] v3193_7_addr_reg_2749;
wire   [7:0] select_ln4221_fu_1632_p3;
reg   [7:0] select_ln4221_reg_2754;
wire   [7:0] v3005_1_fu_1652_p3;
reg   [7:0] v3005_1_reg_2759;
wire   [7:0] v3019_1_fu_1672_p3;
reg   [7:0] v3019_1_reg_2764;
wire   [7:0] v3033_1_fu_1692_p3;
reg   [7:0] v3033_1_reg_2769;
wire   [7:0] v3047_1_fu_1712_p3;
reg   [7:0] v3047_1_reg_2774;
wire   [7:0] v3061_1_fu_1732_p3;
reg   [7:0] v3061_1_reg_2779;
wire   [7:0] v3075_1_fu_1752_p3;
reg   [7:0] v3075_1_reg_2784;
wire   [7:0] v3089_1_fu_1772_p3;
reg   [7:0] v3089_1_reg_2789;
wire    ap_block_pp0_stage0;
reg   [2:0] v2786_fu_212;
wire   [2:0] add_ln4014_fu_1276_p2;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_v2786_load;
reg   [2:0] v2785_fu_216;
reg   [2:0] ap_sig_allocacmp_v2785_load;
reg   [5:0] indvar_flatten_fu_220;
wire   [5:0] select_ln4013_1_fu_1288_p3;
reg   [5:0] ap_sig_allocacmp_indvar_flatten_load_1;
reg   [5:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [5:0] v2784_fu_224;
wire   [5:0] select_ln4012_1_fu_1325_p3;
reg   [7:0] indvar_flatten12_fu_228;
wire   [7:0] add_ln4012_1_fu_1198_p2;
reg   [7:0] ap_sig_allocacmp_indvar_flatten12_load;
reg    v3196_28_ce0_local;
reg    v3196_24_ce0_local;
reg    v3196_20_ce0_local;
reg    v3196_16_ce0_local;
reg    v3196_12_ce0_local;
reg    v3196_8_ce0_local;
reg    v3196_4_ce0_local;
reg    v3196_ce0_local;
reg    v3197_ce0_local;
reg    v3196_31_ce0_local;
reg    v3196_27_ce0_local;
reg    v3196_23_ce0_local;
reg    v3196_19_ce0_local;
reg    v3196_15_ce0_local;
reg    v3196_11_ce0_local;
reg    v3196_7_ce0_local;
reg    v3196_3_ce0_local;
reg    v3196_29_ce0_local;
reg    v3196_25_ce0_local;
reg    v3196_21_ce0_local;
reg    v3196_17_ce0_local;
reg    v3196_13_ce0_local;
reg    v3196_9_ce0_local;
reg    v3196_5_ce0_local;
reg    v3196_1_ce0_local;
reg    v3197_3_ce0_local;
reg    v3197_1_ce0_local;
reg    v3196_30_ce0_local;
reg    v3196_26_ce0_local;
reg    v3196_22_ce0_local;
reg    v3196_18_ce0_local;
reg    v3196_14_ce0_local;
reg    v3196_10_ce0_local;
reg    v3196_6_ce0_local;
reg    v3196_2_ce0_local;
reg    v3195_7_ce0_local;
reg    v3198_7_ce1_local;
reg    v3198_7_we0_local;
(* use_dsp48 = "no" *) wire   [7:0] v2984_fu_1580_p2;
reg    v3198_7_ce0_local;
reg    v3195_6_ce0_local;
reg    v3198_6_ce1_local;
reg    v3198_6_we0_local;
(* use_dsp48 = "no" *) wire   [7:0] v2998_fu_1585_p2;
reg    v3198_6_ce0_local;
reg    v3195_5_ce0_local;
reg    v3198_5_ce1_local;
reg    v3198_5_we0_local;
(* use_dsp48 = "no" *) wire   [7:0] v3012_fu_1590_p2;
reg    v3198_5_ce0_local;
reg    v3195_4_ce0_local;
reg    v3198_4_ce1_local;
reg    v3198_4_we0_local;
(* use_dsp48 = "no" *) wire   [7:0] v3026_fu_1595_p2;
reg    v3198_4_ce0_local;
reg    v3195_3_ce0_local;
reg    v3198_3_ce1_local;
reg    v3198_3_we0_local;
(* use_dsp48 = "no" *) wire   [7:0] v3040_fu_1600_p2;
reg    v3198_3_ce0_local;
reg    v3195_2_ce0_local;
reg    v3198_2_ce1_local;
reg    v3198_2_we0_local;
(* use_dsp48 = "no" *) wire   [7:0] v3054_fu_1605_p2;
reg    v3198_2_ce0_local;
reg    v3195_1_ce0_local;
reg    v3198_1_ce1_local;
reg    v3198_1_we0_local;
(* use_dsp48 = "no" *) wire   [7:0] v3068_fu_1610_p2;
reg    v3198_1_ce0_local;
reg    v3195_ce0_local;
reg    v3198_ce1_local;
reg    v3198_we0_local;
(* use_dsp48 = "no" *) wire   [7:0] v3082_fu_1615_p2;
reg    v3198_ce0_local;
reg    v3197_2_ce0_local;
reg    v3194_7_ce0_local;
reg    v3194_6_ce0_local;
reg    v3194_5_ce0_local;
reg    v3194_4_ce0_local;
reg    v3194_3_ce0_local;
reg    v3194_2_ce0_local;
reg    v3194_1_ce0_local;
reg    v3194_ce0_local;
reg    v3193_7_we0_local;
reg    v3193_7_ce0_local;
reg    v3193_6_we0_local;
reg    v3193_6_ce0_local;
reg    v3193_5_we0_local;
reg    v3193_5_ce0_local;
reg    v3193_4_we0_local;
reg    v3193_4_ce0_local;
reg    v3193_3_we0_local;
reg    v3193_3_ce0_local;
reg    v3193_2_we0_local;
reg    v3193_2_ce0_local;
reg    v3193_1_we0_local;
reg    v3193_1_ce0_local;
reg    v3193_we0_local;
reg    v3193_ce0_local;
wire   [0:0] icmp_ln4014_fu_1233_p2;
wire   [0:0] xor_ln4012_fu_1227_p2;
wire   [2:0] select_ln4012_fu_1219_p3;
wire   [0:0] and_ln4012_fu_1239_p2;
wire   [0:0] empty_fu_1251_p2;
wire   [2:0] add_ln4013_fu_1245_p2;
wire   [5:0] add_ln4013_1_fu_1282_p2;
wire   [5:0] add_ln4012_fu_1319_p2;
wire   [4:0] tmp_fu_1342_p3;
wire   [5:0] zext_ln4349_1_fu_1361_p1;
wire   [5:0] add_ln4016_fu_1364_p2;
wire   [8:0] p_shl_fu_1373_p3;
wire   [8:0] zext_ln4016_fu_1369_p1;
wire   [8:0] sub_ln4016_fu_1381_p2;
wire   [8:0] zext_ln4349_4_fu_1387_p1;
wire   [8:0] add_ln4016_1_fu_1390_p2;
wire   [4:0] p_shl19_fu_1409_p3;
wire   [4:0] zext_ln4349_fu_1406_p1;
wire   [4:0] sub_ln4349_fu_1416_p2;
wire   [4:0] zext_ln4349_2_fu_1422_p1;
wire   [7:0] p_shl18_fu_1434_p3;
wire   [7:0] zext_ln4349_3_fu_1431_p1;
wire   [7:0] sub_ln4349_1_fu_1441_p2;
wire   [7:0] zext_ln4349_5_fu_1447_p1;
wire   [7:0] add_ln4349_1_fu_1450_p2;
wire  signed [7:0] v2984_fu_1580_p0;
wire   [7:0] grp_fu_1852_p3;
wire  signed [7:0] v2984_fu_1580_p1;
wire   [7:0] grp_fu_1844_p3;
wire  signed [7:0] v2998_fu_1585_p0;
wire   [7:0] grp_fu_1869_p3;
wire  signed [7:0] v2998_fu_1585_p1;
wire   [7:0] grp_fu_1861_p3;
wire  signed [7:0] v3012_fu_1590_p0;
wire   [7:0] grp_fu_1886_p3;
wire  signed [7:0] v3012_fu_1590_p1;
wire   [7:0] grp_fu_1878_p3;
wire  signed [7:0] v3026_fu_1595_p0;
wire   [7:0] grp_fu_1903_p3;
wire  signed [7:0] v3026_fu_1595_p1;
wire   [7:0] grp_fu_1895_p3;
wire  signed [7:0] v3040_fu_1600_p0;
wire   [7:0] grp_fu_1920_p3;
wire  signed [7:0] v3040_fu_1600_p1;
wire   [7:0] grp_fu_1912_p3;
wire  signed [7:0] v3054_fu_1605_p0;
wire   [7:0] grp_fu_1937_p3;
wire  signed [7:0] v3054_fu_1605_p1;
wire   [7:0] grp_fu_1929_p3;
wire  signed [7:0] v3068_fu_1610_p0;
wire   [7:0] grp_fu_1954_p3;
wire  signed [7:0] v3068_fu_1610_p1;
wire   [7:0] grp_fu_1946_p3;
wire  signed [7:0] v3082_fu_1615_p0;
wire   [7:0] grp_fu_1971_p3;
wire  signed [7:0] v3082_fu_1615_p1;
wire   [7:0] grp_fu_1963_p3;
wire   [7:0] add_ln4218_fu_1620_p2;
wire   [0:0] icmp_ln4220_fu_1626_p2;
wire   [7:0] v3003_fu_1640_p2;
wire   [0:0] v3004_fu_1646_p2;
wire   [7:0] v3017_fu_1660_p2;
wire   [0:0] v3018_fu_1666_p2;
wire   [7:0] v3031_fu_1680_p2;
wire   [0:0] v3032_fu_1686_p2;
wire   [7:0] v3045_fu_1700_p2;
wire   [0:0] v3046_fu_1706_p2;
wire   [7:0] v3059_fu_1720_p2;
wire   [0:0] v3060_fu_1726_p2;
wire   [7:0] v3073_fu_1740_p2;
wire   [0:0] v3074_fu_1746_p2;
wire   [7:0] v3087_fu_1760_p2;
wire   [0:0] v3088_fu_1766_p2;
wire   [7:0] grp_fu_1780_p2;
wire   [7:0] grp_fu_1788_p2;
wire   [7:0] grp_fu_1796_p2;
wire   [7:0] grp_fu_1804_p2;
wire   [7:0] grp_fu_1812_p2;
wire   [7:0] grp_fu_1820_p2;
wire   [7:0] grp_fu_1828_p2;
wire   [7:0] grp_fu_1836_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 v2786_fu_212 = 3'd0;
#0 v2785_fu_216 = 3'd0;
#0 indvar_flatten_fu_220 = 6'd0;
#0 v2784_fu_224 = 6'd0;
#0 indvar_flatten12_fu_228 = 8'd0;
#0 ap_done_reg = 1'b0;
end
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8952(.din0(v3197_2_q0),.din1(v3196_30_q0),.dout(mul_ln4213_1_fu_1532_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8953(.din0(v3197_2_q0),.din1(v3196_26_q0),.dout(mul_ln4231_1_fu_1538_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8954(.din0(v3197_2_q0),.din1(v3196_22_q0),.dout(mul_ln4249_1_fu_1544_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8955(.din0(v3197_2_q0),.din1(v3196_18_q0),.dout(mul_ln4267_1_fu_1550_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8956(.din0(v3197_2_q0),.din1(v3196_14_q0),.dout(mul_ln4285_1_fu_1556_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8957(.din0(v3197_2_q0),.din1(v3196_10_q0),.dout(mul_ln4303_1_fu_1562_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8958(.din0(v3197_2_q0),.din1(v3196_6_q0),.dout(mul_ln4321_1_fu_1568_p2));
forward_mul_8s_8s_8_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8959(.din0(v3197_2_q0),.din1(v3196_2_q0),.dout(mul_ln4339_1_fu_1574_p2));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8960(.clk(ap_clk),.reset(ap_rst),.din0(v3197_q0),.din1(v3196_28_q0),.din2(grp_fu_1780_p2),.ce(1'b1),.dout(grp_fu_1780_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8961(.clk(ap_clk),.reset(ap_rst),.din0(v3197_q0),.din1(v3196_24_q0),.din2(grp_fu_1788_p2),.ce(1'b1),.dout(grp_fu_1788_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8962(.clk(ap_clk),.reset(ap_rst),.din0(v3197_q0),.din1(v3196_20_q0),.din2(grp_fu_1796_p2),.ce(1'b1),.dout(grp_fu_1796_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8963(.clk(ap_clk),.reset(ap_rst),.din0(v3197_q0),.din1(v3196_16_q0),.din2(grp_fu_1804_p2),.ce(1'b1),.dout(grp_fu_1804_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8964(.clk(ap_clk),.reset(ap_rst),.din0(v3197_q0),.din1(v3196_12_q0),.din2(grp_fu_1812_p2),.ce(1'b1),.dout(grp_fu_1812_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8965(.clk(ap_clk),.reset(ap_rst),.din0(v3197_q0),.din1(v3196_8_q0),.din2(grp_fu_1820_p2),.ce(1'b1),.dout(grp_fu_1820_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8966(.clk(ap_clk),.reset(ap_rst),.din0(v3197_q0),.din1(v3196_4_q0),.din2(grp_fu_1828_p2),.ce(1'b1),.dout(grp_fu_1828_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8967(.clk(ap_clk),.reset(ap_rst),.din0(v3197_q0),.din1(v3196_q0),.din2(grp_fu_1836_p2),.ce(1'b1),.dout(grp_fu_1836_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8968(.clk(ap_clk),.reset(ap_rst),.din0(v3197_1_q0),.din1(v3196_29_q0),.din2(mul_ln4213_1_reg_2594),.ce(1'b1),.dout(grp_fu_1844_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8969(.clk(ap_clk),.reset(ap_rst),.din0(v3197_3_q0),.din1(v3196_31_q0),.din2(grp_fu_1780_p3),.ce(1'b1),.dout(grp_fu_1852_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8970(.clk(ap_clk),.reset(ap_rst),.din0(v3197_1_q0),.din1(v3196_25_q0),.din2(mul_ln4231_1_reg_2599),.ce(1'b1),.dout(grp_fu_1861_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8971(.clk(ap_clk),.reset(ap_rst),.din0(v3197_3_q0),.din1(v3196_27_q0),.din2(grp_fu_1788_p3),.ce(1'b1),.dout(grp_fu_1869_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8972(.clk(ap_clk),.reset(ap_rst),.din0(v3197_1_q0),.din1(v3196_21_q0),.din2(mul_ln4249_1_reg_2604),.ce(1'b1),.dout(grp_fu_1878_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8973(.clk(ap_clk),.reset(ap_rst),.din0(v3197_3_q0),.din1(v3196_23_q0),.din2(grp_fu_1796_p3),.ce(1'b1),.dout(grp_fu_1886_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8974(.clk(ap_clk),.reset(ap_rst),.din0(v3197_1_q0),.din1(v3196_17_q0),.din2(mul_ln4267_1_reg_2609),.ce(1'b1),.dout(grp_fu_1895_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8975(.clk(ap_clk),.reset(ap_rst),.din0(v3197_3_q0),.din1(v3196_19_q0),.din2(grp_fu_1804_p3),.ce(1'b1),.dout(grp_fu_1903_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8976(.clk(ap_clk),.reset(ap_rst),.din0(v3197_1_q0),.din1(v3196_13_q0),.din2(mul_ln4285_1_reg_2614),.ce(1'b1),.dout(grp_fu_1912_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8977(.clk(ap_clk),.reset(ap_rst),.din0(v3197_3_q0),.din1(v3196_15_q0),.din2(grp_fu_1812_p3),.ce(1'b1),.dout(grp_fu_1920_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8978(.clk(ap_clk),.reset(ap_rst),.din0(v3197_1_q0),.din1(v3196_9_q0),.din2(mul_ln4303_1_reg_2619),.ce(1'b1),.dout(grp_fu_1929_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8979(.clk(ap_clk),.reset(ap_rst),.din0(v3197_3_q0),.din1(v3196_11_q0),.din2(grp_fu_1820_p3),.ce(1'b1),.dout(grp_fu_1937_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8980(.clk(ap_clk),.reset(ap_rst),.din0(v3197_1_q0),.din1(v3196_5_q0),.din2(mul_ln4321_1_reg_2624),.ce(1'b1),.dout(grp_fu_1946_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8981(.clk(ap_clk),.reset(ap_rst),.din0(v3197_3_q0),.din1(v3196_7_q0),.din2(grp_fu_1828_p3),.ce(1'b1),.dout(grp_fu_1954_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8982(.clk(ap_clk),.reset(ap_rst),.din0(v3197_1_q0),.din1(v3196_1_q0),.din2(mul_ln4339_1_reg_2629),.ce(1'b1),.dout(grp_fu_1963_p3));
forward_mac_muladd_8s_8s_8ns_8_4_1 #(.ID( 1 ),.NUM_STAGE( 4 ),.din0_WIDTH( 8 ),.din1_WIDTH( 8 ),.din2_WIDTH( 8 ),.dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U8983(.clk(ap_clk),.reset(ap_rst),.din0(v3197_3_q0),.din1(v3196_3_q0),.din2(grp_fu_1836_p3),.ce(1'b1),.dout(grp_fu_1971_p3));
forward_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(.ap_clk(ap_clk),.ap_rst(ap_rst),.ap_start(ap_start),.ap_ready(ap_ready_sig),.ap_done(ap_done_sig),.ap_start_int(ap_start_int),.ap_loop_init(ap_loop_init),.ap_ready_int(ap_ready_int),.ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),.ap_loop_exit_done(ap_done_int),.ap_continue_int(ap_continue_int),.ap_done_int(ap_done_int));
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln4012_fu_1192_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten12_fu_228 <= add_ln4012_1_fu_1198_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten12_fu_228 <= 8'd0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln4012_fu_1192_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_220 <= select_ln4013_1_fu_1288_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_220 <= 6'd0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            v2784_fu_224 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            v2784_fu_224 <= select_ln4012_1_fu_1325_p3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln4012_fu_1192_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            v2785_fu_216 <= select_ln4013_fu_1265_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            v2785_fu_216 <= 3'd0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln4012_fu_1192_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            v2786_fu_212 <= add_ln4014_fu_1276_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            v2786_fu_212 <= 3'd0;
        end
    end
end
always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln4349_reg_2269 <= add_ln4349_fu_1425_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        mul_ln4213_1_reg_2594 <= mul_ln4213_1_fu_1532_p2;
        mul_ln4231_1_reg_2599 <= mul_ln4231_1_fu_1538_p2;
        mul_ln4249_1_reg_2604 <= mul_ln4249_1_fu_1544_p2;
        mul_ln4267_1_reg_2609 <= mul_ln4267_1_fu_1550_p2;
        mul_ln4285_1_reg_2614 <= mul_ln4285_1_fu_1556_p2;
        mul_ln4303_1_reg_2619 <= mul_ln4303_1_fu_1562_p2;
        mul_ln4321_1_reg_2624 <= mul_ln4321_1_fu_1568_p2;
        mul_ln4339_1_reg_2629 <= mul_ln4339_1_fu_1574_p2;
        p_cast_reg_2069_pp0_iter2_reg[4 : 0] <= p_cast_reg_2069[4 : 0];
        select_ln4221_reg_2754 <= select_ln4221_fu_1632_p3;
        v2786_mid2_reg_2051_pp0_iter2_reg <= v2786_mid2_reg_2051_pp0_iter1_reg;
        v3005_1_reg_2759 <= v3005_1_fu_1652_p3;
        v3019_1_reg_2764 <= v3019_1_fu_1672_p3;
        v3033_1_reg_2769 <= v3033_1_fu_1692_p3;
        v3047_1_reg_2774 <= v3047_1_fu_1712_p3;
        v3061_1_reg_2779 <= v3061_1_fu_1732_p3;
        v3075_1_reg_2784 <= v3075_1_fu_1752_p3;
        v3089_1_reg_2789 <= v3089_1_fu_1772_p3;
        v3193_1_addr_reg_2719 <= zext_ln4349_6_reg_2417_pp0_iter5_reg;
        v3193_2_addr_reg_2724 <= zext_ln4349_6_reg_2417_pp0_iter5_reg;
        v3193_3_addr_reg_2729 <= zext_ln4349_6_reg_2417_pp0_iter5_reg;
        v3193_4_addr_reg_2734 <= zext_ln4349_6_reg_2417_pp0_iter5_reg;
        v3193_5_addr_reg_2739 <= zext_ln4349_6_reg_2417_pp0_iter5_reg;
        v3193_6_addr_reg_2744 <= zext_ln4349_6_reg_2417_pp0_iter5_reg;
        v3193_7_addr_reg_2749 <= zext_ln4349_6_reg_2417_pp0_iter5_reg;
        v3193_addr_reg_2714 <= zext_ln4349_6_reg_2417_pp0_iter5_reg;
        v3198_1_addr_reg_2443 <= zext_ln4349_6_fu_1456_p1;
        v3198_1_addr_reg_2443_pp0_iter4_reg <= v3198_1_addr_reg_2443;
        v3198_1_addr_reg_2443_pp0_iter5_reg <= v3198_1_addr_reg_2443_pp0_iter4_reg;
        v3198_2_addr_reg_2449 <= zext_ln4349_6_fu_1456_p1;
        v3198_2_addr_reg_2449_pp0_iter4_reg <= v3198_2_addr_reg_2449;
        v3198_2_addr_reg_2449_pp0_iter5_reg <= v3198_2_addr_reg_2449_pp0_iter4_reg;
        v3198_3_addr_reg_2455 <= zext_ln4349_6_fu_1456_p1;
        v3198_3_addr_reg_2455_pp0_iter4_reg <= v3198_3_addr_reg_2455;
        v3198_3_addr_reg_2455_pp0_iter5_reg <= v3198_3_addr_reg_2455_pp0_iter4_reg;
        v3198_4_addr_reg_2461 <= zext_ln4349_6_fu_1456_p1;
        v3198_4_addr_reg_2461_pp0_iter4_reg <= v3198_4_addr_reg_2461;
        v3198_4_addr_reg_2461_pp0_iter5_reg <= v3198_4_addr_reg_2461_pp0_iter4_reg;
        v3198_5_addr_reg_2467 <= zext_ln4349_6_fu_1456_p1;
        v3198_5_addr_reg_2467_pp0_iter4_reg <= v3198_5_addr_reg_2467;
        v3198_5_addr_reg_2467_pp0_iter5_reg <= v3198_5_addr_reg_2467_pp0_iter4_reg;
        v3198_6_addr_reg_2473 <= zext_ln4349_6_fu_1456_p1;
        v3198_6_addr_reg_2473_pp0_iter4_reg <= v3198_6_addr_reg_2473;
        v3198_6_addr_reg_2473_pp0_iter5_reg <= v3198_6_addr_reg_2473_pp0_iter4_reg;
        v3198_7_addr_reg_2479 <= zext_ln4349_6_fu_1456_p1;
        v3198_7_addr_reg_2479_pp0_iter4_reg <= v3198_7_addr_reg_2479;
        v3198_7_addr_reg_2479_pp0_iter5_reg <= v3198_7_addr_reg_2479_pp0_iter4_reg;
        v3198_addr_reg_2437 <= zext_ln4349_6_fu_1456_p1;
        v3198_addr_reg_2437_pp0_iter4_reg <= v3198_addr_reg_2437;
        v3198_addr_reg_2437_pp0_iter5_reg <= v3198_addr_reg_2437_pp0_iter4_reg;
        zext_ln4016_1_reg_2137_pp0_iter2_reg[8 : 0] <= zext_ln4016_1_reg_2137[8 : 0];
        zext_ln4349_6_reg_2417[7 : 0] <= zext_ln4349_6_fu_1456_p1[7 : 0];
        zext_ln4349_6_reg_2417_pp0_iter4_reg[7 : 0] <= zext_ln4349_6_reg_2417[7 : 0];
        zext_ln4349_6_reg_2417_pp0_iter5_reg[7 : 0] <= zext_ln4349_6_reg_2417_pp0_iter4_reg[7 : 0];
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln4013_reg_2046 <= icmp_ln4013_fu_1213_p2;
        lshr_ln_reg_2063 <= {{select_ln4012_1_fu_1325_p3[4:3]}};
        p_cast_reg_2069[4 : 0] <= p_cast_fu_1349_p1[4 : 0];
        select_ln4013_reg_2057 <= select_ln4013_fu_1265_p3;
        select_ln4013_reg_2057_pp0_iter1_reg <= select_ln4013_reg_2057;
        v2786_mid2_reg_2051 <= v2786_mid2_fu_1257_p3;
        v2786_mid2_reg_2051_pp0_iter1_reg <= v2786_mid2_reg_2051;
        zext_ln4016_1_reg_2137[8 : 0] <= zext_ln4016_1_fu_1396_p1[8 : 0];
    end
end
always @ (*) begin
    if (((icmp_ln4012_fu_1192_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end
always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten12_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten12_load = indvar_flatten12_fu_228;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 6'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_220;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load_1 = 6'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load_1 = indvar_flatten_fu_220;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v2785_load = 3'd0;
    end else begin
        ap_sig_allocacmp_v2785_load = v2785_fu_216;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v2786_load = 3'd0;
    end else begin
        ap_sig_allocacmp_v2786_load = v2786_fu_212;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v3193_1_ce0_local = 1'b1;
    end else begin
        v3193_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((brmerge203_i_read_reg_2016 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v3193_1_we0_local = 1'b1;
    end else begin
        v3193_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v3193_2_ce0_local = 1'b1;
    end else begin
        v3193_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((brmerge203_i_read_reg_2016 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v3193_2_we0_local = 1'b1;
    end else begin
        v3193_2_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v3193_3_ce0_local = 1'b1;
    end else begin
        v3193_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((brmerge203_i_read_reg_2016 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v3193_3_we0_local = 1'b1;
    end else begin
        v3193_3_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v3193_4_ce0_local = 1'b1;
    end else begin
        v3193_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((brmerge203_i_read_reg_2016 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v3193_4_we0_local = 1'b1;
    end else begin
        v3193_4_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v3193_5_ce0_local = 1'b1;
    end else begin
        v3193_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((brmerge203_i_read_reg_2016 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v3193_5_we0_local = 1'b1;
    end else begin
        v3193_5_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v3193_6_ce0_local = 1'b1;
    end else begin
        v3193_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((brmerge203_i_read_reg_2016 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v3193_6_we0_local = 1'b1;
    end else begin
        v3193_6_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v3193_7_ce0_local = 1'b1;
    end else begin
        v3193_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((brmerge203_i_read_reg_2016 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v3193_7_we0_local = 1'b1;
    end else begin
        v3193_7_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v3193_ce0_local = 1'b1;
    end else begin
        v3193_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((brmerge203_i_read_reg_2016 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        v3193_we0_local = 1'b1;
    end else begin
        v3193_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v3194_1_ce0_local = 1'b1;
    end else begin
        v3194_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v3194_2_ce0_local = 1'b1;
    end else begin
        v3194_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v3194_3_ce0_local = 1'b1;
    end else begin
        v3194_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v3194_4_ce0_local = 1'b1;
    end else begin
        v3194_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v3194_5_ce0_local = 1'b1;
    end else begin
        v3194_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v3194_6_ce0_local = 1'b1;
    end else begin
        v3194_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v3194_7_ce0_local = 1'b1;
    end else begin
        v3194_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        v3194_ce0_local = 1'b1;
    end else begin
        v3194_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3195_1_ce0_local = 1'b1;
    end else begin
        v3195_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3195_2_ce0_local = 1'b1;
    end else begin
        v3195_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3195_3_ce0_local = 1'b1;
    end else begin
        v3195_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3195_4_ce0_local = 1'b1;
    end else begin
        v3195_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3195_5_ce0_local = 1'b1;
    end else begin
        v3195_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3195_6_ce0_local = 1'b1;
    end else begin
        v3195_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3195_7_ce0_local = 1'b1;
    end else begin
        v3195_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3195_ce0_local = 1'b1;
    end else begin
        v3195_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3196_10_ce0_local = 1'b1;
    end else begin
        v3196_10_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3196_11_ce0_local = 1'b1;
    end else begin
        v3196_11_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3196_12_ce0_local = 1'b1;
    end else begin
        v3196_12_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3196_13_ce0_local = 1'b1;
    end else begin
        v3196_13_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3196_14_ce0_local = 1'b1;
    end else begin
        v3196_14_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3196_15_ce0_local = 1'b1;
    end else begin
        v3196_15_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3196_16_ce0_local = 1'b1;
    end else begin
        v3196_16_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3196_17_ce0_local = 1'b1;
    end else begin
        v3196_17_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3196_18_ce0_local = 1'b1;
    end else begin
        v3196_18_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3196_19_ce0_local = 1'b1;
    end else begin
        v3196_19_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3196_1_ce0_local = 1'b1;
    end else begin
        v3196_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3196_20_ce0_local = 1'b1;
    end else begin
        v3196_20_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3196_21_ce0_local = 1'b1;
    end else begin
        v3196_21_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3196_22_ce0_local = 1'b1;
    end else begin
        v3196_22_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3196_23_ce0_local = 1'b1;
    end else begin
        v3196_23_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3196_24_ce0_local = 1'b1;
    end else begin
        v3196_24_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3196_25_ce0_local = 1'b1;
    end else begin
        v3196_25_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3196_26_ce0_local = 1'b1;
    end else begin
        v3196_26_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3196_27_ce0_local = 1'b1;
    end else begin
        v3196_27_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3196_28_ce0_local = 1'b1;
    end else begin
        v3196_28_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3196_29_ce0_local = 1'b1;
    end else begin
        v3196_29_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3196_2_ce0_local = 1'b1;
    end else begin
        v3196_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3196_30_ce0_local = 1'b1;
    end else begin
        v3196_30_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3196_31_ce0_local = 1'b1;
    end else begin
        v3196_31_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3196_3_ce0_local = 1'b1;
    end else begin
        v3196_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3196_4_ce0_local = 1'b1;
    end else begin
        v3196_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3196_5_ce0_local = 1'b1;
    end else begin
        v3196_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3196_6_ce0_local = 1'b1;
    end else begin
        v3196_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3196_7_ce0_local = 1'b1;
    end else begin
        v3196_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3196_8_ce0_local = 1'b1;
    end else begin
        v3196_8_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3196_9_ce0_local = 1'b1;
    end else begin
        v3196_9_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3196_ce0_local = 1'b1;
    end else begin
        v3196_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3197_1_ce0_local = 1'b1;
    end else begin
        v3197_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3197_2_ce0_local = 1'b1;
    end else begin
        v3197_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3197_3_ce0_local = 1'b1;
    end else begin
        v3197_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v3197_ce0_local = 1'b1;
    end else begin
        v3197_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v3198_1_ce0_local = 1'b1;
    end else begin
        v3198_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3198_1_ce1_local = 1'b1;
    end else begin
        v3198_1_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v3198_1_we0_local = 1'b1;
    end else begin
        v3198_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v3198_2_ce0_local = 1'b1;
    end else begin
        v3198_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3198_2_ce1_local = 1'b1;
    end else begin
        v3198_2_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v3198_2_we0_local = 1'b1;
    end else begin
        v3198_2_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v3198_3_ce0_local = 1'b1;
    end else begin
        v3198_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3198_3_ce1_local = 1'b1;
    end else begin
        v3198_3_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v3198_3_we0_local = 1'b1;
    end else begin
        v3198_3_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v3198_4_ce0_local = 1'b1;
    end else begin
        v3198_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3198_4_ce1_local = 1'b1;
    end else begin
        v3198_4_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v3198_4_we0_local = 1'b1;
    end else begin
        v3198_4_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v3198_5_ce0_local = 1'b1;
    end else begin
        v3198_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3198_5_ce1_local = 1'b1;
    end else begin
        v3198_5_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v3198_5_we0_local = 1'b1;
    end else begin
        v3198_5_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v3198_6_ce0_local = 1'b1;
    end else begin
        v3198_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3198_6_ce1_local = 1'b1;
    end else begin
        v3198_6_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v3198_6_we0_local = 1'b1;
    end else begin
        v3198_6_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v3198_7_ce0_local = 1'b1;
    end else begin
        v3198_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3198_7_ce1_local = 1'b1;
    end else begin
        v3198_7_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v3198_7_we0_local = 1'b1;
    end else begin
        v3198_7_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v3198_ce0_local = 1'b1;
    end else begin
        v3198_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v3198_ce1_local = 1'b1;
    end else begin
        v3198_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        v3198_we0_local = 1'b1;
    end else begin
        v3198_we0_local = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign add_ln4012_1_fu_1198_p2 = (ap_sig_allocacmp_indvar_flatten12_load + 8'd1);
assign add_ln4012_fu_1319_p2 = (v2784_fu_224 + 6'd8);
assign add_ln4013_1_fu_1282_p2 = (ap_sig_allocacmp_indvar_flatten_load + 6'd1);
assign add_ln4013_fu_1245_p2 = (select_ln4012_fu_1219_p3 + 3'd1);
assign add_ln4014_fu_1276_p2 = (v2786_mid2_fu_1257_p3 + 3'd1);
assign add_ln4016_1_fu_1390_p2 = (sub_ln4016_fu_1381_p2 + zext_ln4349_4_fu_1387_p1);
assign add_ln4016_fu_1364_p2 = (mul_ln4016 + zext_ln4349_1_fu_1361_p1);
assign add_ln4218_fu_1620_p2 = (v3194_7_q0 + v2984_fu_1580_p2);
assign add_ln4349_1_fu_1450_p2 = (sub_ln4349_1_fu_1441_p2 + zext_ln4349_5_fu_1447_p1);
assign add_ln4349_fu_1425_p2 = (sub_ln4349_fu_1416_p2 + zext_ln4349_2_fu_1422_p1);
assign and_ln4012_fu_1239_p2 = (xor_ln4012_fu_1227_p2 & icmp_ln4014_fu_1233_p2);
assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];
assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);
assign ap_done = ap_done_sig;
assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);
assign ap_enable_reg_pp0_iter0 = ap_start_int;
assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;
assign ap_ready = ap_ready_sig;
assign brmerge203_i_read_reg_2016 = brmerge203_i;
assign empty_fu_1251_p2 = (icmp_ln4013_fu_1213_p2 | and_ln4012_fu_1239_p2);
assign grp_fu_1780_p2 = ((cmp33_i_i[0:0] == 1'b1) ? v3195_7_q0 : v3198_7_q1);
assign grp_fu_1788_p2 = ((cmp33_i_i[0:0] == 1'b1) ? v3195_6_q0 : v3198_6_q1);
assign grp_fu_1796_p2 = ((cmp33_i_i[0:0] == 1'b1) ? v3195_5_q0 : v3198_5_q1);
assign grp_fu_1804_p2 = ((cmp33_i_i[0:0] == 1'b1) ? v3195_4_q0 : v3198_4_q1);
assign grp_fu_1812_p2 = ((cmp33_i_i[0:0] == 1'b1) ? v3195_3_q0 : v3198_3_q1);
assign grp_fu_1820_p2 = ((cmp33_i_i[0:0] == 1'b1) ? v3195_2_q0 : v3198_2_q1);
assign grp_fu_1828_p2 = ((cmp33_i_i[0:0] == 1'b1) ? v3195_1_q0 : v3198_1_q1);
assign grp_fu_1836_p2 = ((cmp33_i_i[0:0] == 1'b1) ? v3195_q0 : v3198_q1);
assign icmp_ln4012_fu_1192_p2 = ((ap_sig_allocacmp_indvar_flatten12_load == 8'd196) ? 1'b1 : 1'b0);
assign icmp_ln4013_fu_1213_p2 = ((ap_sig_allocacmp_indvar_flatten_load_1 == 6'd49) ? 1'b1 : 1'b0);
assign icmp_ln4014_fu_1233_p2 = ((ap_sig_allocacmp_v2786_load == 3'd7) ? 1'b1 : 1'b0);
assign icmp_ln4220_fu_1626_p2 = (($signed(add_ln4218_fu_1620_p2) > $signed(8'd229)) ? 1'b1 : 1'b0);
assign lshr_ln_fu_1332_p4 = {{select_ln4012_1_fu_1325_p3[4:3]}};
assign p_cast_fu_1349_p1 = tmp_fu_1342_p3;
assign p_shl18_fu_1434_p3 = {{add_ln4349_reg_2269}, {3'd0}};
assign p_shl19_fu_1409_p3 = {{lshr_ln_reg_2063}, {3'd0}};
assign p_shl_fu_1373_p3 = {{add_ln4016_fu_1364_p2}, {3'd0}};
assign select_ln4012_1_fu_1325_p3 = ((icmp_ln4013_reg_2046[0:0] == 1'b1) ? add_ln4012_fu_1319_p2 : v2784_fu_224);
assign select_ln4012_fu_1219_p3 = ((icmp_ln4013_fu_1213_p2[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_v2785_load);
assign select_ln4013_1_fu_1288_p3 = ((icmp_ln4013_fu_1213_p2[0:0] == 1'b1) ? 6'd1 : add_ln4013_1_fu_1282_p2);
assign select_ln4013_fu_1265_p3 = ((and_ln4012_fu_1239_p2[0:0] == 1'b1) ? add_ln4013_fu_1245_p2 : select_ln4012_fu_1219_p3);
assign select_ln4221_fu_1632_p3 = ((icmp_ln4220_fu_1626_p2[0:0] == 1'b1) ? add_ln4218_fu_1620_p2 : 8'd229);
assign sub_ln4016_fu_1381_p2 = (p_shl_fu_1373_p3 - zext_ln4016_fu_1369_p1);
assign sub_ln4349_1_fu_1441_p2 = (p_shl18_fu_1434_p3 - zext_ln4349_3_fu_1431_p1);
assign sub_ln4349_fu_1416_p2 = (p_shl19_fu_1409_p3 - zext_ln4349_fu_1406_p1);
assign tmp_fu_1342_p3 = {{lshr_ln_fu_1332_p4}, {zext_ln4010}};
assign v2786_mid2_fu_1257_p3 = ((empty_fu_1251_p2[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_v2786_load);
assign v2984_fu_1580_p0 = grp_fu_1852_p3;
assign v2984_fu_1580_p1 = grp_fu_1844_p3;
assign v2984_fu_1580_p2 = ($signed(v2984_fu_1580_p0) + $signed(v2984_fu_1580_p1));
assign v2998_fu_1585_p0 = grp_fu_1869_p3;
assign v2998_fu_1585_p1 = grp_fu_1861_p3;
assign v2998_fu_1585_p2 = ($signed(v2998_fu_1585_p0) + $signed(v2998_fu_1585_p1));
assign v3003_fu_1640_p2 = (v3194_6_q0 + v2998_fu_1585_p2);
assign v3004_fu_1646_p2 = (($signed(v3003_fu_1640_p2) > $signed(8'd229)) ? 1'b1 : 1'b0);
assign v3005_1_fu_1652_p3 = ((v3004_fu_1646_p2[0:0] == 1'b1) ? v3003_fu_1640_p2 : 8'd229);
assign v3012_fu_1590_p0 = grp_fu_1886_p3;
assign v3012_fu_1590_p1 = grp_fu_1878_p3;
assign v3012_fu_1590_p2 = ($signed(v3012_fu_1590_p0) + $signed(v3012_fu_1590_p1));
assign v3017_fu_1660_p2 = (v3194_5_q0 + v3012_fu_1590_p2);
assign v3018_fu_1666_p2 = (($signed(v3017_fu_1660_p2) > $signed(8'd229)) ? 1'b1 : 1'b0);
assign v3019_1_fu_1672_p3 = ((v3018_fu_1666_p2[0:0] == 1'b1) ? v3017_fu_1660_p2 : 8'd229);
assign v3026_fu_1595_p0 = grp_fu_1903_p3;
assign v3026_fu_1595_p1 = grp_fu_1895_p3;
assign v3026_fu_1595_p2 = ($signed(v3026_fu_1595_p0) + $signed(v3026_fu_1595_p1));
assign v3031_fu_1680_p2 = (v3194_4_q0 + v3026_fu_1595_p2);
assign v3032_fu_1686_p2 = (($signed(v3031_fu_1680_p2) > $signed(8'd229)) ? 1'b1 : 1'b0);
assign v3033_1_fu_1692_p3 = ((v3032_fu_1686_p2[0:0] == 1'b1) ? v3031_fu_1680_p2 : 8'd229);
assign v3040_fu_1600_p0 = grp_fu_1920_p3;
assign v3040_fu_1600_p1 = grp_fu_1912_p3;
assign v3040_fu_1600_p2 = ($signed(v3040_fu_1600_p0) + $signed(v3040_fu_1600_p1));
assign v3045_fu_1700_p2 = (v3194_3_q0 + v3040_fu_1600_p2);
assign v3046_fu_1706_p2 = (($signed(v3045_fu_1700_p2) > $signed(8'd229)) ? 1'b1 : 1'b0);
assign v3047_1_fu_1712_p3 = ((v3046_fu_1706_p2[0:0] == 1'b1) ? v3045_fu_1700_p2 : 8'd229);
assign v3054_fu_1605_p0 = grp_fu_1937_p3;
assign v3054_fu_1605_p1 = grp_fu_1929_p3;
assign v3054_fu_1605_p2 = ($signed(v3054_fu_1605_p0) + $signed(v3054_fu_1605_p1));
assign v3059_fu_1720_p2 = (v3194_2_q0 + v3054_fu_1605_p2);
assign v3060_fu_1726_p2 = (($signed(v3059_fu_1720_p2) > $signed(8'd229)) ? 1'b1 : 1'b0);
assign v3061_1_fu_1732_p3 = ((v3060_fu_1726_p2[0:0] == 1'b1) ? v3059_fu_1720_p2 : 8'd229);
assign v3068_fu_1610_p0 = grp_fu_1954_p3;
assign v3068_fu_1610_p1 = grp_fu_1946_p3;
assign v3068_fu_1610_p2 = ($signed(v3068_fu_1610_p0) + $signed(v3068_fu_1610_p1));
assign v3073_fu_1740_p2 = (v3194_1_q0 + v3068_fu_1610_p2);
assign v3074_fu_1746_p2 = (($signed(v3073_fu_1740_p2) > $signed(8'd229)) ? 1'b1 : 1'b0);
assign v3075_1_fu_1752_p3 = ((v3074_fu_1746_p2[0:0] == 1'b1) ? v3073_fu_1740_p2 : 8'd229);
assign v3082_fu_1615_p0 = grp_fu_1971_p3;
assign v3082_fu_1615_p1 = grp_fu_1963_p3;
assign v3082_fu_1615_p2 = ($signed(v3082_fu_1615_p0) + $signed(v3082_fu_1615_p1));
assign v3087_fu_1760_p2 = (v3194_q0 + v3082_fu_1615_p2);
assign v3088_fu_1766_p2 = (($signed(v3087_fu_1760_p2) > $signed(8'd229)) ? 1'b1 : 1'b0);
assign v3089_1_fu_1772_p3 = ((v3088_fu_1766_p2[0:0] == 1'b1) ? v3087_fu_1760_p2 : 8'd229);
assign v3193_1_address0 = v3193_1_addr_reg_2719;
assign v3193_1_ce0 = v3193_1_ce0_local;
assign v3193_1_d0 = v3075_1_reg_2784;
assign v3193_1_we0 = v3193_1_we0_local;
assign v3193_2_address0 = v3193_2_addr_reg_2724;
assign v3193_2_ce0 = v3193_2_ce0_local;
assign v3193_2_d0 = v3061_1_reg_2779;
assign v3193_2_we0 = v3193_2_we0_local;
assign v3193_3_address0 = v3193_3_addr_reg_2729;
assign v3193_3_ce0 = v3193_3_ce0_local;
assign v3193_3_d0 = v3047_1_reg_2774;
assign v3193_3_we0 = v3193_3_we0_local;
assign v3193_4_address0 = v3193_4_addr_reg_2734;
assign v3193_4_ce0 = v3193_4_ce0_local;
assign v3193_4_d0 = v3033_1_reg_2769;
assign v3193_4_we0 = v3193_4_we0_local;
assign v3193_5_address0 = v3193_5_addr_reg_2739;
assign v3193_5_ce0 = v3193_5_ce0_local;
assign v3193_5_d0 = v3019_1_reg_2764;
assign v3193_5_we0 = v3193_5_we0_local;
assign v3193_6_address0 = v3193_6_addr_reg_2744;
assign v3193_6_ce0 = v3193_6_ce0_local;
assign v3193_6_d0 = v3005_1_reg_2759;
assign v3193_6_we0 = v3193_6_we0_local;
assign v3193_7_address0 = v3193_7_addr_reg_2749;
assign v3193_7_ce0 = v3193_7_ce0_local;
assign v3193_7_d0 = select_ln4221_reg_2754;
assign v3193_7_we0 = v3193_7_we0_local;
assign v3193_address0 = v3193_addr_reg_2714;
assign v3193_ce0 = v3193_ce0_local;
assign v3193_d0 = v3089_1_reg_2789;
assign v3193_we0 = v3193_we0_local;
assign v3194_1_address0 = zext_ln4349_6_reg_2417_pp0_iter4_reg;
assign v3194_1_ce0 = v3194_1_ce0_local;
assign v3194_2_address0 = zext_ln4349_6_reg_2417_pp0_iter4_reg;
assign v3194_2_ce0 = v3194_2_ce0_local;
assign v3194_3_address0 = zext_ln4349_6_reg_2417_pp0_iter4_reg;
assign v3194_3_ce0 = v3194_3_ce0_local;
assign v3194_4_address0 = zext_ln4349_6_reg_2417_pp0_iter4_reg;
assign v3194_4_ce0 = v3194_4_ce0_local;
assign v3194_5_address0 = zext_ln4349_6_reg_2417_pp0_iter4_reg;
assign v3194_5_ce0 = v3194_5_ce0_local;
assign v3194_6_address0 = zext_ln4349_6_reg_2417_pp0_iter4_reg;
assign v3194_6_ce0 = v3194_6_ce0_local;
assign v3194_7_address0 = zext_ln4349_6_reg_2417_pp0_iter4_reg;
assign v3194_7_ce0 = v3194_7_ce0_local;
assign v3194_address0 = zext_ln4349_6_reg_2417_pp0_iter4_reg;
assign v3194_ce0 = v3194_ce0_local;
assign v3195_1_address0 = zext_ln4349_6_fu_1456_p1;
assign v3195_1_ce0 = v3195_1_ce0_local;
assign v3195_2_address0 = zext_ln4349_6_fu_1456_p1;
assign v3195_2_ce0 = v3195_2_ce0_local;
assign v3195_3_address0 = zext_ln4349_6_fu_1456_p1;
assign v3195_3_ce0 = v3195_3_ce0_local;
assign v3195_4_address0 = zext_ln4349_6_fu_1456_p1;
assign v3195_4_ce0 = v3195_4_ce0_local;
assign v3195_5_address0 = zext_ln4349_6_fu_1456_p1;
assign v3195_5_ce0 = v3195_5_ce0_local;
assign v3195_6_address0 = zext_ln4349_6_fu_1456_p1;
assign v3195_6_ce0 = v3195_6_ce0_local;
assign v3195_7_address0 = zext_ln4349_6_fu_1456_p1;
assign v3195_7_ce0 = v3195_7_ce0_local;
assign v3195_address0 = zext_ln4349_6_fu_1456_p1;
assign v3195_ce0 = v3195_ce0_local;
assign v3196_10_address0 = p_cast_reg_2069_pp0_iter2_reg;
assign v3196_10_ce0 = v3196_10_ce0_local;
assign v3196_11_address0 = p_cast_reg_2069;
assign v3196_11_ce0 = v3196_11_ce0_local;
assign v3196_12_address0 = p_cast_fu_1349_p1;
assign v3196_12_ce0 = v3196_12_ce0_local;
assign v3196_13_address0 = p_cast_reg_2069;
assign v3196_13_ce0 = v3196_13_ce0_local;
assign v3196_14_address0 = p_cast_reg_2069_pp0_iter2_reg;
assign v3196_14_ce0 = v3196_14_ce0_local;
assign v3196_15_address0 = p_cast_reg_2069;
assign v3196_15_ce0 = v3196_15_ce0_local;
assign v3196_16_address0 = p_cast_fu_1349_p1;
assign v3196_16_ce0 = v3196_16_ce0_local;
assign v3196_17_address0 = p_cast_reg_2069;
assign v3196_17_ce0 = v3196_17_ce0_local;
assign v3196_18_address0 = p_cast_reg_2069_pp0_iter2_reg;
assign v3196_18_ce0 = v3196_18_ce0_local;
assign v3196_19_address0 = p_cast_reg_2069;
assign v3196_19_ce0 = v3196_19_ce0_local;
assign v3196_1_address0 = p_cast_reg_2069;
assign v3196_1_ce0 = v3196_1_ce0_local;
assign v3196_20_address0 = p_cast_fu_1349_p1;
assign v3196_20_ce0 = v3196_20_ce0_local;
assign v3196_21_address0 = p_cast_reg_2069;
assign v3196_21_ce0 = v3196_21_ce0_local;
assign v3196_22_address0 = p_cast_reg_2069_pp0_iter2_reg;
assign v3196_22_ce0 = v3196_22_ce0_local;
assign v3196_23_address0 = p_cast_reg_2069;
assign v3196_23_ce0 = v3196_23_ce0_local;
assign v3196_24_address0 = p_cast_fu_1349_p1;
assign v3196_24_ce0 = v3196_24_ce0_local;
assign v3196_25_address0 = p_cast_reg_2069;
assign v3196_25_ce0 = v3196_25_ce0_local;
assign v3196_26_address0 = p_cast_reg_2069_pp0_iter2_reg;
assign v3196_26_ce0 = v3196_26_ce0_local;
assign v3196_27_address0 = p_cast_reg_2069;
assign v3196_27_ce0 = v3196_27_ce0_local;
assign v3196_28_address0 = p_cast_fu_1349_p1;
assign v3196_28_ce0 = v3196_28_ce0_local;
assign v3196_29_address0 = p_cast_reg_2069;
assign v3196_29_ce0 = v3196_29_ce0_local;
assign v3196_2_address0 = p_cast_reg_2069_pp0_iter2_reg;
assign v3196_2_ce0 = v3196_2_ce0_local;
assign v3196_30_address0 = p_cast_reg_2069_pp0_iter2_reg;
assign v3196_30_ce0 = v3196_30_ce0_local;
assign v3196_31_address0 = p_cast_reg_2069;
assign v3196_31_ce0 = v3196_31_ce0_local;
assign v3196_3_address0 = p_cast_reg_2069;
assign v3196_3_ce0 = v3196_3_ce0_local;
assign v3196_4_address0 = p_cast_fu_1349_p1;
assign v3196_4_ce0 = v3196_4_ce0_local;
assign v3196_5_address0 = p_cast_reg_2069;
assign v3196_5_ce0 = v3196_5_ce0_local;
assign v3196_6_address0 = p_cast_reg_2069_pp0_iter2_reg;
assign v3196_6_ce0 = v3196_6_ce0_local;
assign v3196_7_address0 = p_cast_reg_2069;
assign v3196_7_ce0 = v3196_7_ce0_local;
assign v3196_8_address0 = p_cast_fu_1349_p1;
assign v3196_8_ce0 = v3196_8_ce0_local;
assign v3196_9_address0 = p_cast_reg_2069;
assign v3196_9_ce0 = v3196_9_ce0_local;
assign v3196_address0 = p_cast_fu_1349_p1;
assign v3196_ce0 = v3196_ce0_local;
assign v3197_1_address0 = zext_ln4016_1_reg_2137;
assign v3197_1_ce0 = v3197_1_ce0_local;
assign v3197_2_address0 = zext_ln4016_1_reg_2137_pp0_iter2_reg;
assign v3197_2_ce0 = v3197_2_ce0_local;
assign v3197_3_address0 = zext_ln4016_1_reg_2137;
assign v3197_3_ce0 = v3197_3_ce0_local;
assign v3197_address0 = zext_ln4016_1_fu_1396_p1;
assign v3197_ce0 = v3197_ce0_local;
assign v3198_1_address0 = v3198_1_addr_reg_2443_pp0_iter5_reg;
assign v3198_1_address1 = zext_ln4349_6_fu_1456_p1;
assign v3198_1_ce0 = v3198_1_ce0_local;
assign v3198_1_ce1 = v3198_1_ce1_local;
assign v3198_1_d0 = v3068_fu_1610_p2;
assign v3198_1_we0 = v3198_1_we0_local;
assign v3198_2_address0 = v3198_2_addr_reg_2449_pp0_iter5_reg;
assign v3198_2_address1 = zext_ln4349_6_fu_1456_p1;
assign v3198_2_ce0 = v3198_2_ce0_local;
assign v3198_2_ce1 = v3198_2_ce1_local;
assign v3198_2_d0 = v3054_fu_1605_p2;
assign v3198_2_we0 = v3198_2_we0_local;
assign v3198_3_address0 = v3198_3_addr_reg_2455_pp0_iter5_reg;
assign v3198_3_address1 = zext_ln4349_6_fu_1456_p1;
assign v3198_3_ce0 = v3198_3_ce0_local;
assign v3198_3_ce1 = v3198_3_ce1_local;
assign v3198_3_d0 = v3040_fu_1600_p2;
assign v3198_3_we0 = v3198_3_we0_local;
assign v3198_4_address0 = v3198_4_addr_reg_2461_pp0_iter5_reg;
assign v3198_4_address1 = zext_ln4349_6_fu_1456_p1;
assign v3198_4_ce0 = v3198_4_ce0_local;
assign v3198_4_ce1 = v3198_4_ce1_local;
assign v3198_4_d0 = v3026_fu_1595_p2;
assign v3198_4_we0 = v3198_4_we0_local;
assign v3198_5_address0 = v3198_5_addr_reg_2467_pp0_iter5_reg;
assign v3198_5_address1 = zext_ln4349_6_fu_1456_p1;
assign v3198_5_ce0 = v3198_5_ce0_local;
assign v3198_5_ce1 = v3198_5_ce1_local;
assign v3198_5_d0 = v3012_fu_1590_p2;
assign v3198_5_we0 = v3198_5_we0_local;
assign v3198_6_address0 = v3198_6_addr_reg_2473_pp0_iter5_reg;
assign v3198_6_address1 = zext_ln4349_6_fu_1456_p1;
assign v3198_6_ce0 = v3198_6_ce0_local;
assign v3198_6_ce1 = v3198_6_ce1_local;
assign v3198_6_d0 = v2998_fu_1585_p2;
assign v3198_6_we0 = v3198_6_we0_local;
assign v3198_7_address0 = v3198_7_addr_reg_2479_pp0_iter5_reg;
assign v3198_7_address1 = zext_ln4349_6_fu_1456_p1;
assign v3198_7_ce0 = v3198_7_ce0_local;
assign v3198_7_ce1 = v3198_7_ce1_local;
assign v3198_7_d0 = v2984_fu_1580_p2;
assign v3198_7_we0 = v3198_7_we0_local;
assign v3198_address0 = v3198_addr_reg_2437_pp0_iter5_reg;
assign v3198_address1 = zext_ln4349_6_fu_1456_p1;
assign v3198_ce0 = v3198_ce0_local;
assign v3198_ce1 = v3198_ce1_local;
assign v3198_d0 = v3082_fu_1615_p2;
assign v3198_we0 = v3198_we0_local;
assign xor_ln4012_fu_1227_p2 = (icmp_ln4013_fu_1213_p2 ^ 1'd1);
assign zext_ln4016_1_fu_1396_p1 = add_ln4016_1_fu_1390_p2;
assign zext_ln4016_fu_1369_p1 = add_ln4016_fu_1364_p2;
assign zext_ln4349_1_fu_1361_p1 = select_ln4013_reg_2057;
assign zext_ln4349_2_fu_1422_p1 = select_ln4013_reg_2057_pp0_iter1_reg;
assign zext_ln4349_3_fu_1431_p1 = add_ln4349_reg_2269;
assign zext_ln4349_4_fu_1387_p1 = v2786_mid2_reg_2051;
assign zext_ln4349_5_fu_1447_p1 = v2786_mid2_reg_2051_pp0_iter2_reg;
assign zext_ln4349_6_fu_1456_p1 = add_ln4349_1_fu_1450_p2;
assign zext_ln4349_fu_1406_p1 = lshr_ln_reg_2063;
always @ (posedge ap_clk) begin
    p_cast_reg_2069[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    p_cast_reg_2069_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln4016_1_reg_2137[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln4016_1_reg_2137_pp0_iter2_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln4349_6_reg_2417[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln4349_6_reg_2417_pp0_iter4_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln4349_6_reg_2417_pp0_iter5_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end
endmodule 
