$date
	Sun Nov 21 21:14:52 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module drink_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ n $end
$var reg 1 % q $end
$var reg 1 & reset $end
$scope module m1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ n $end
$var wire 1 % q $end
$var wire 1 & reset $end
$var reg 3 ' cst [2:0] $end
$var reg 3 ( nst [2:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
bx '
0&
0%
0$
0#
0"
x!
$end
#5
0!
b0 '
1"
#10
b1 (
0"
1$
#15
b10 (
b1 '
1"
#20
b11 (
0"
0$
1#
#25
b101 (
b11 '
1"
#30
0"
#35
1!
b0 (
b101 '
1"
#40
0!
b110 (
0"
1$
0#
#45
1!
b0 (
b110 '
1"
#50
0"
#55
0!
b1 (
b0 '
1"
#60
0"
#65
b10 (
b1 '
1"
#70
0"
#75
b11 (
b10 '
1"
#80
0"
#85
b100 (
b11 '
1"
#90
b11 (
0"
0$
#95
1"
#100
0"
