`timescale 1ns / 1ps

module ClockDivider(input clk, output clkOut);


endmodule
