###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        26701   # Number of WRITE/WRITEP commands
num_reads_done                 =      1394465   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1190199   # Number of read row buffer hits
num_read_cmds                  =      1394458   # Number of READ/READP commands
num_writes_done                =        26732   # Number of read requests issued
num_write_row_hits             =        13885   # Number of write row buffer hits
num_act_cmds                   =       218259   # Number of ACT commands
num_pre_cmds                   =       218231   # Number of PRE commands
num_ondemand_pres              =       193057   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9514390   # Cyles of rank active rank.0
rank_active_cycles.1           =      9309807   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       485610   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       690193   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1328553   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        37266   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13268   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6024   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6306   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4047   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1727   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1212   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1168   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          801   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20942   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           15   # Write cmd latency (cycles)
write_latency[80-99]           =           33   # Write cmd latency (cycles)
write_latency[100-119]         =           64   # Write cmd latency (cycles)
write_latency[120-139]         =           58   # Write cmd latency (cycles)
write_latency[140-159]         =           89   # Write cmd latency (cycles)
write_latency[160-179]         =          137   # Write cmd latency (cycles)
write_latency[180-199]         =          180   # Write cmd latency (cycles)
write_latency[200-]            =        26120   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       411900   # Read request latency (cycles)
read_latency[40-59]            =       157107   # Read request latency (cycles)
read_latency[60-79]            =       133308   # Read request latency (cycles)
read_latency[80-99]            =        85277   # Read request latency (cycles)
read_latency[100-119]          =        69070   # Read request latency (cycles)
read_latency[120-139]          =        62715   # Read request latency (cycles)
read_latency[140-159]          =        50925   # Read request latency (cycles)
read_latency[160-179]          =        43610   # Read request latency (cycles)
read_latency[180-199]          =        37485   # Read request latency (cycles)
read_latency[200-]             =       343055   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.33291e+08   # Write energy
read_energy                    =  5.62245e+09   # Read energy
act_energy                     =  5.97157e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.33093e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.31293e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93698e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80932e+09   # Active standby energy rank.1
average_read_latency           =      179.026   # Average read request latency (cycles)
average_interarrival           =      7.03574   # Average request interarrival latency (cycles)
total_energy                   =  1.93682e+10   # Total energy (pJ)
average_power                  =      1936.82   # Average power (mW)
average_bandwidth              =      12.1275   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        26820   # Number of WRITE/WRITEP commands
num_reads_done                 =      1431859   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1186932   # Number of read row buffer hits
num_read_cmds                  =      1431859   # Number of READ/READP commands
num_writes_done                =        26845   # Number of read requests issued
num_write_row_hits             =        13806   # Number of write row buffer hits
num_act_cmds                   =       259310   # Number of ACT commands
num_pre_cmds                   =       259283   # Number of PRE commands
num_ondemand_pres              =       233791   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9389139   # Cyles of rank active rank.0
rank_active_cycles.1           =      9396269   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       610861   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       603731   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1367199   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        36763   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12478   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5889   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6256   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4038   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1810   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1287   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1249   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          758   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20990   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =            9   # Write cmd latency (cycles)
write_latency[80-99]           =           20   # Write cmd latency (cycles)
write_latency[100-119]         =           25   # Write cmd latency (cycles)
write_latency[120-139]         =           51   # Write cmd latency (cycles)
write_latency[140-159]         =           64   # Write cmd latency (cycles)
write_latency[160-179]         =          105   # Write cmd latency (cycles)
write_latency[180-199]         =          159   # Write cmd latency (cycles)
write_latency[200-]            =        26382   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       389425   # Read request latency (cycles)
read_latency[40-59]            =       154653   # Read request latency (cycles)
read_latency[60-79]            =       144761   # Read request latency (cycles)
read_latency[80-99]            =        92608   # Read request latency (cycles)
read_latency[100-119]          =        77572   # Read request latency (cycles)
read_latency[120-139]          =        70487   # Read request latency (cycles)
read_latency[140-159]          =        56816   # Read request latency (cycles)
read_latency[160-179]          =        48112   # Read request latency (cycles)
read_latency[180-199]          =        40235   # Read request latency (cycles)
read_latency[200-]             =       357185   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.33885e+08   # Write energy
read_energy                    =  5.77326e+09   # Read energy
act_energy                     =  7.09472e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.93213e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.89791e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85882e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86327e+09   # Active standby energy rank.1
average_read_latency           =      173.455   # Average read request latency (cycles)
average_interarrival           =      6.85534   # Average request interarrival latency (cycles)
total_energy                   =  1.96264e+10   # Total energy (pJ)
average_power                  =      1962.64   # Average power (mW)
average_bandwidth              =      12.4476   # Average bandwidth
