\hypertarget{group___p_w_r___c_s_r__register__alias}{}\section{P\+WR C\+SR Register alias address}
\label{group___p_w_r___c_s_r__register__alias}\index{P\+W\+R C\+S\+R Register alias address@{P\+W\+R C\+S\+R Register alias address}}
Diagram współpracy dla P\+WR C\+SR Register alias address\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___p_w_r___c_s_r__register__alias}
\end{center}
\end{figure}
\subsection*{Definicje}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___p_w_r___c_s_r__register__alias_gae006999c3cf61de12915df07eadb50f9}{E\+W\+U\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}~\hyperlink{group___peripheral___registers___bits___definition_ga20d629ea754e9d5942a97e037d515816}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+E\+W\+U\+P\+\_\+\+Pos}
\item 
\#define \hyperlink{group___p_w_r___c_s_r__register__alias_gaaff864595f697850b19173b0bca991b0}{C\+S\+R\+\_\+\+E\+W\+U\+P\+\_\+\+BB}~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB} $\ast$ 32\+U) + (\+E\+W\+U\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+E\+R $\ast$ 4\+U))
\end{DoxyCompactItemize}


\subsection{Opis szczegółowy}


\subsection{Dokumentacja definicji}
\mbox{\Hypertarget{group___p_w_r___c_s_r__register__alias_gaaff864595f697850b19173b0bca991b0}\label{group___p_w_r___c_s_r__register__alias_gaaff864595f697850b19173b0bca991b0}} 
\index{P\+W\+R C\+S\+R Register alias address@{P\+W\+R C\+S\+R Register alias address}!C\+S\+R\+\_\+\+E\+W\+U\+P\+\_\+\+BB@{C\+S\+R\+\_\+\+E\+W\+U\+P\+\_\+\+BB}}
\index{C\+S\+R\+\_\+\+E\+W\+U\+P\+\_\+\+BB@{C\+S\+R\+\_\+\+E\+W\+U\+P\+\_\+\+BB}!P\+W\+R C\+S\+R Register alias address@{P\+W\+R C\+S\+R Register alias address}}
\subsubsection{\texorpdfstring{C\+S\+R\+\_\+\+E\+W\+U\+P\+\_\+\+BB}{CSR\_EWUP\_BB}}
{\footnotesize\ttfamily \#define C\+S\+R\+\_\+\+E\+W\+U\+P\+\_\+\+BB~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB} $\ast$ 32\+U) + (\+E\+W\+U\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+E\+R $\ast$ 4\+U))}



Definicja w linii 380 pliku stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___c_s_r__register__alias_gae006999c3cf61de12915df07eadb50f9}\label{group___p_w_r___c_s_r__register__alias_gae006999c3cf61de12915df07eadb50f9}} 
\index{P\+W\+R C\+S\+R Register alias address@{P\+W\+R C\+S\+R Register alias address}!E\+W\+U\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER@{E\+W\+U\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}}
\index{E\+W\+U\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER@{E\+W\+U\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}!P\+W\+R C\+S\+R Register alias address@{P\+W\+R C\+S\+R Register alias address}}
\subsubsection{\texorpdfstring{E\+W\+U\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}{EWUP\_BIT\_NUMBER}}
{\footnotesize\ttfamily \#define E\+W\+U\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER~\hyperlink{group___peripheral___registers___bits___definition_ga20d629ea754e9d5942a97e037d515816}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+E\+W\+U\+P\+\_\+\+Pos}}



Definicja w linii 379 pliku stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

