#[cfg(target_os = "windows")]
mod cpuid_x86;
#[cfg(target_os = "windows")]
mod hypervisor;
#[cfg(target_os = "windows")]
mod ioapic;

/// Reasons a WHP vCPU run returned to backend code.
#[cfg(target_os = "windows")]
#[derive(Debug)]
enum VmExit {
    MmioRead { addr: u64, size: u8 },
    MmioWrite { addr: u64, data: [u8; 8], size: u8 },
    PioRead { port: u16, size: u8 },
    PioWrite { port: u16, data: [u8; 4], size: u8 },
    Shutdown,
    Interrupted,
    Halted,
    Unknown(String),
}

#[cfg(target_os = "windows")]
mod imp {
    use std::sync::atomic::{AtomicBool, Ordering};
    use std::sync::{Arc, Mutex};

    use dillo_devtree::{
        FromDevTree,
        devtree::{NodeView, OwnedTree, PropertyView, Tree},
    };
    use dillo_machine::{BootVcpuState, Host, HostArchitecture, LaunchConfig, RamRange, VcpuStop};
    use dillo_mmio::{
        Attach, Interrupt, InterruptError, InterruptLine, MessageInterrupt, MessageInterruptDomain,
        MmioAttachment, MmioBus, MmioDevice, MmioDeviceHandle, MmioInterrupt,
        MmioInterruptRequirement, MmioSpawnError, MmioWindow, MmioWriteOutcome, SharedMemory,
    };
    use vm_memory::{GuestAddress, GuestMemoryMmap};

    use crate::VmExit;
    pub use crate::hypervisor::Error;
    use crate::hypervisor::InterruptController;
    use crate::ioapic::IoApic;

    fn install_signal_watchers(_supervisor_shutdown: &'static AtomicBool) {}

    fn install_panic_terminal_restore() {}

    #[derive(Debug)]
    pub struct RawStdio;

    impl RawStdio {
        fn enter_if_tty() -> Self {
            Self
        }
    }

    pub struct Vm {
        inner: crate::hypervisor::Vm,
        mmio_bus: Arc<Mutex<MmioBus>>,
        shared_memory: Vec<Arc<dyn SharedMemory>>,
        ioapic: Option<Arc<IoApic>>,
    }

    impl std::fmt::Debug for Vm {
        fn fmt(&self, f: &mut std::fmt::Formatter<'_>) -> std::fmt::Result {
            f.debug_struct("Vm")
                .field("inner", &self.inner)
                .field("mmio_bus", &self.mmio_bus)
                .finish_non_exhaustive()
        }
    }

    impl Host for Vm {
        type RawStdioGuard = RawStdio;

        const ARCH: HostArchitecture = HostArchitecture::X86_64;

        fn enter_raw_stdio_if_tty() -> Self::RawStdioGuard {
            RawStdio::enter_if_tty()
        }

        fn install_panic_terminal_restore() {
            install_panic_terminal_restore();
        }

        fn install_signal_watchers(supervisor_shutdown: &'static AtomicBool) {
            install_signal_watchers(supervisor_shutdown);
        }
    }

    impl Vm {
        fn new_x86_64(processor_count: u32, ioapic: Option<IoApic>) -> Result<Self, Error> {
            let mmio_bus = Arc::new(Mutex::new(MmioBus::new()));
            let ioapic = ioapic.map(Arc::new);
            if let Some(ioapic) = &ioapic {
                mmio_bus
                    .lock()
                    .expect("MMIO bus lock poisoned")
                    .register_device(Arc::clone(ioapic));
            }
            Ok(Self {
                inner: crate::hypervisor::Vm::new_x86_64_with_local_apic_count(processor_count)?,
                mmio_bus,
                shared_memory: Vec::new(),
                ioapic,
            })
        }

        fn set_memory(&mut self, memory: GuestMemoryMmap) -> Result<(), Error> {
            self.inner.set_memory(memory)
        }

        fn attach_guest_memory(&mut self, memory: GuestMemoryMmap) -> Result<(), Error> {
            self.set_memory(memory)?;
            let guest_mem = self.guest_memory()?;
            self.shared_memory = vec![Arc::new(dillo_mmio::MappedSharedMemory::for_guest_memory(
                guest_mem,
                dillo_mmio::SharedAccess::ReadWrite,
            ))];
            Ok(())
        }

        fn create_vcpu_inner(&self, idx: u32, cpu_profile: &str) -> Result<Vcpu, Error> {
            let inner = self.inner.create_vcpu(idx, cpu_profile)?;
            Ok(Vcpu {
                inner,
                mmio_bus: Arc::clone(&self.mmio_bus),
                stop_requested: Arc::new(AtomicBool::new(false)),
            })
        }

        fn fixed_interrupt_requester(&self) -> FixedInterruptRequester {
            FixedInterruptRequester {
                interrupt_controller: self.inner.interrupt_controller(),
            }
        }

        fn guest_memory(&self) -> Result<GuestMemoryMmap, Error> {
            self.inner.guest_memory()
        }

        fn resolve_interrupts(
            &self,
            requirements: &[MmioInterruptRequirement],
        ) -> Result<Vec<MmioInterrupt>, Error> {
            requirements
                .iter()
                .map(|requirement| match requirement {
                    MmioInterruptRequirement::Line { source } => {
                        let irq = Self::wired_irq_from_cells(&source.cells, source.cell_count)?;
                        self.create_line_interrupt(irq).map(MmioInterrupt::Line)
                    }
                    MmioInterruptRequirement::MessageDomain { vectors, .. } => self
                        .create_message_interrupt_domain(*vectors)
                        .map(MmioInterrupt::MessageDomain),
                })
                .collect()
        }

        fn wired_irq_from_cells(cells: &[u32; 4], cell_count: u8) -> Result<u32, Error> {
            if cell_count >= 1 {
                Ok(cells[0])
            } else {
                Err(Error::UnhandledExit(
                    "wired interrupt source has too few IOAPIC cells".to_string(),
                ))
            }
        }

        fn create_line_interrupt(&self, source: u32) -> Result<Interrupt, Error> {
            let ioapic = self
                .ioapic
                .as_ref()
                .ok_or(Error::MissingSubstrate("/ioapic"))?;
            Ok(Interrupt::new(Arc::new(IoApicInterruptLine::new(
                self.inner.interrupt_controller(),
                Arc::clone(ioapic),
                source,
            ))))
        }

        fn create_message_interrupt_domain(
            &self,
            vectors: u16,
        ) -> Result<Arc<dyn MessageInterruptDomain>, Error> {
            Ok(Arc::new(FixedMessageInterruptDomain::new(
                self.fixed_interrupt_requester(),
                vectors,
            )))
        }
    }

    #[derive(Debug, Clone)]
    struct Config {
        processor_count: u32,
        dtb: Vec<u8>,
    }

    impl TryFrom<Config> for Vm {
        type Error = Error;

        fn try_from(config: Config) -> Result<Self, Self::Error> {
            let parsed: Tree<'_> = Tree::parse(&config.dtb).map_err(Error::ParseDtb)?;
            let mut tree = OwnedTree::materialize(&parsed);
            let substrate = WhpX86Substrate::from_devtree(&mut tree)?
                .ok_or(Error::MissingSubstrate("/ioapic"))?;
            Self::new_x86_64(config.processor_count, Some(substrate.ioapic))
        }
    }

    impl dillo_machine::Machine for Vm {
        type Error = Error;
        type Cpu = Cpu;
        type CpuState = CpuState;
        type Memory = Memory;

        const DEVICE_MODEL: dillo_machine::DeviceModel = dillo_machine::DeviceModel::Thread;

        fn from_launch_config(config: LaunchConfig) -> Result<Self, Self::Error> {
            Self::try_from(Config {
                processor_count: config.vcpus,
                dtb: config.dtb,
            })
        }

        fn write_guest(&mut self, gpa: u64, data: &[u8]) -> Result<(), Self::Error> {
            self.inner.write_guest(gpa, data)
        }
    }

    #[derive(Debug)]
    struct WhpX86Substrate {
        ioapic: IoApic,
    }

    impl FromDevTree for WhpX86Substrate {
        type Error = Error;

        fn from_devtree(tree: &mut OwnedTree) -> Result<Option<Self>, Self::Error> {
            let root = tree.root_mut();
            let Some(name) = root
                .children()
                .find(|node| {
                    node.name().starts_with("interrupt-controller@")
                        && compatible_contains(*node, "intel,ce4100-ioapic")
                })
                .map(|node| node.name().to_string())
            else {
                return Ok(None);
            };
            let mut node = root
                .remove_child(&name)
                .ok_or(Error::MissingSubstrate("/ioapic"))?;
            consume_compatible(&mut node, "/ioapic", "intel,ce4100-ioapic")?;
            let reg = node
                .remove_property("reg")
                .ok_or(Error::BadSubstrateProperty {
                    node: "/ioapic",
                    prop: "reg",
                    reason: "missing",
                })?;
            let (base, size) = reg_pair(&reg, 0).ok_or(Error::BadSubstrateProperty {
                node: "/ioapic",
                prop: "reg",
                reason: "missing reg pair",
            })?;
            node.remove_property("#interrupt-cells")
                .ok_or(Error::BadSubstrateProperty {
                    node: "/ioapic",
                    prop: "#interrupt-cells",
                    reason: "missing",
                })?;
            node.remove_property("interrupt-controller")
                .ok_or(Error::BadSubstrateProperty {
                    node: "/ioapic",
                    prop: "interrupt-controller",
                    reason: "missing",
                })?;
            node.remove_property("phandle")
                .ok_or(Error::BadSubstrateProperty {
                    node: "/ioapic",
                    prop: "phandle",
                    reason: "missing",
                })?;
            if node.properties().next().is_some() || node.children().next().is_some() {
                return Err(Error::BadSubstrateProperty {
                    node: "/ioapic",
                    prop: "*",
                    reason: "unconsumed property or child",
                });
            }
            Ok(Some(Self {
                ioapic: IoApic::new(MmioWindow { base, size }),
            }))
        }
    }

    fn compatible_contains(node: impl NodeView, needle: &str) -> bool {
        let Some(prop) = node.property("compatible") else {
            return false;
        };
        stringlist_contains(prop.as_ref(), needle)
    }

    fn consume_compatible(
        node: &mut dillo_devtree::devtree::OwnedNode,
        path: &'static str,
        needle: &'static str,
    ) -> Result<(), Error> {
        let prop = node
            .remove_property("compatible")
            .ok_or(Error::BadSubstrateProperty {
                node: path,
                prop: "compatible",
                reason: "missing",
            })?;
        if stringlist_contains(prop.as_ref(), needle) {
            Ok(())
        } else {
            Err(Error::BadSubstrateProperty {
                node: path,
                prop: "compatible",
                reason: "missing expected compatible",
            })
        }
    }

    fn stringlist_contains(bytes: &[u8], value: &str) -> bool {
        bytes
            .split(|byte| *byte == 0)
            .filter(|item| !item.is_empty())
            .any(|item| item == value.as_bytes())
    }

    fn reg_pair<P: PropertyView>(prop: P, pair_index: usize) -> Option<(u64, u64)> {
        let cells = prop.as_u32s()?.collect::<Vec<_>>();
        let base = cells.get(pair_index * 4..pair_index * 4 + 2)?;
        let size = cells.get(pair_index * 4 + 2..pair_index * 4 + 4)?;
        Some((
            (u64::from(base[0]) << 32) | u64::from(base[1]),
            (u64::from(size[0]) << 32) | u64::from(size[1]),
        ))
    }

    #[derive(Debug)]
    pub struct Memory {
        guest_memory: GuestMemoryMmap,
    }

    impl dillo_machine::Memory for Memory {
        type Error = Error;

        fn from_ranges(ranges: &[RamRange]) -> Result<Self, Self::Error> {
            Ok(Self {
                guest_memory: guest_memory_from_ranges(ranges.iter().copied())?,
            })
        }
    }

    impl Attach<Memory> for Vm {
        type Error = Error;
        type Output = ();

        fn attach(&mut self, item: Memory) -> Result<Self::Output, Self::Error> {
            self.attach_guest_memory(item.guest_memory)
        }
    }

    #[derive(Debug)]
    pub struct CpuState {
        index: u32,
        cpu_profile: String,
        boot_state: Option<pmi::vm::vcpu::x86_64::CpuState>,
    }

    impl dillo_machine::CpuState for CpuState {
        type Error = Error;

        fn new(
            index: u32,
            cpu_profile: &str,
            boot_state: Option<&dyn BootVcpuState>,
        ) -> Result<Self, Self::Error> {
            let boot_state = (index == 0)
                .then_some(boot_state)
                .flatten()
                .map(|state| {
                    state
                        .x86_64()
                        .cloned()
                        .ok_or_else(|| Error::UnhandledExit("boot vCPU state is not x86_64".into()))
                })
                .transpose()?;
            Ok(Self {
                index,
                cpu_profile: cpu_profile.into(),
                boot_state,
            })
        }
    }

    impl Attach<CpuState> for Vm {
        type Error = Error;
        type Output = Arc<Cpu>;

        fn attach(&mut self, item: CpuState) -> Result<Self::Output, Self::Error> {
            let mut vcpu = self.create_vcpu_inner(item.index, &item.cpu_profile)?;
            if let Some(state) = &item.boot_state {
                vcpu.set_x86_64_state(state)?;
            }
            let stop_requested = Arc::new(AtomicBool::new(false));
            vcpu.stop_requested = Arc::clone(&stop_requested);
            let cancel = vcpu.inner.cancel_handle();
            Ok(Arc::new(Cpu {
                vcpu: Mutex::new(vcpu),
                cancel,
                stop_requested,
            }))
        }
    }

    pub struct Cpu {
        vcpu: Mutex<Vcpu>,
        cancel: crate::hypervisor::VcpuCancel,
        stop_requested: Arc<AtomicBool>,
    }

    impl std::fmt::Debug for Cpu {
        fn fmt(&self, f: &mut std::fmt::Formatter<'_>) -> std::fmt::Result {
            f.debug_struct("Cpu").finish_non_exhaustive()
        }
    }

    impl dillo_machine::Cpu for Cpu {
        type Error = Error;

        fn run(&self) -> Result<VcpuStop, Self::Error> {
            self.vcpu
                .lock()
                .expect("WHP vCPU lock poisoned")
                .run_to_stop()
        }

        fn stop(&self) -> Result<(), Self::Error> {
            self.stop_requested.store(true, Ordering::Release);
            self.cancel.cancel()
        }
    }

    fn guest_memory_from_ranges(
        ranges: impl IntoIterator<Item = RamRange>,
    ) -> Result<GuestMemoryMmap, Error> {
        let ranges: Vec<(GuestAddress, usize)> = ranges
            .into_iter()
            .map(|range| (GuestAddress(range.gpa), range.size as usize))
            .collect();
        GuestMemoryMmap::from_ranges(&ranges).map_err(|e| Error::CreateGuestMemory(format!("{e}")))
    }

    impl<D> Attach<Arc<D>> for Vm
    where
        D: MmioDevice + 'static,
    {
        type Error = Error;
        type Output = Arc<dyn MmioAttachment>;

        fn attach(&mut self, item: Arc<D>) -> Result<Self::Output, Self::Error> {
            if !item.shared_memory().is_empty() {
                return Err(Error::UnhandledExit(format!(
                    "MMIO device requested {} fixed shared-memory requirement(s), but WHP attachment does not realize machine-mediated shared-memory capabilities yet",
                    item.shared_memory().len()
                )));
            }
            let interrupts = self.resolve_interrupts(item.interrupts())?;
            self.mmio_bus
                .lock()
                .expect("MMIO bus lock poisoned")
                .register_device(item);
            Ok(Arc::new(MachineMmioAttachment {
                interrupts,
                shared_memory: self.shared_memory.clone(),
            }))
        }
    }

    #[derive(Clone, Debug)]
    struct FixedInterruptRequester {
        interrupt_controller: InterruptController,
    }

    impl FixedInterruptRequester {
        fn request_fixed_interrupt(&self, destination: u32, vector: u8) -> Result<(), Error> {
            self.interrupt_controller
                .request_fixed_interrupt(destination, vector)
        }
    }

    #[derive(Clone, Copy, Debug, Default)]
    struct FixedMessage {
        address: u64,
        data: u32,
        masked: bool,
    }

    #[derive(Debug)]
    struct FixedMessageInterruptDomain {
        inner: Arc<FixedMessageInterruptDomainInner>,
    }

    #[derive(Debug)]
    struct FixedMessageInterruptDomainInner {
        fixed_interrupts: FixedInterruptRequester,
        vectors: Mutex<Vec<FixedMessage>>,
        enabled: AtomicBool,
    }

    impl FixedMessageInterruptDomain {
        fn new(fixed_interrupts: FixedInterruptRequester, count: u16) -> Self {
            Self {
                inner: Arc::new(FixedMessageInterruptDomainInner {
                    fixed_interrupts,
                    vectors: Mutex::new(vec![FixedMessage::default(); count as usize]),
                    enabled: AtomicBool::new(false),
                }),
            }
        }
    }

    impl FixedMessageInterruptDomainInner {
        fn message_for(&self, vector: u16) -> Option<FixedMsi> {
            if !self.enabled.load(std::sync::atomic::Ordering::SeqCst) {
                return None;
            }
            let vectors = self.vectors.lock().expect("message table poisoned");
            let message = *vectors.get(vector as usize)?;
            if message.masked {
                return None;
            }
            decode_fixed_msi(message)
        }
    }

    impl MessageInterruptDomain for FixedMessageInterruptDomain {
        fn update(&self, vector: u16, msg: MessageInterrupt) -> Result<(), InterruptError> {
            let mut vectors = self.inner.vectors.lock().expect("message table poisoned");
            if let Some(slot) = vectors.get_mut(vector as usize) {
                *slot = FixedMessage {
                    address: msg.address,
                    data: msg.data,
                    masked: msg.masked,
                };
            }
            Ok(())
        }

        fn enabled(&self, enabled: bool) -> Result<(), InterruptError> {
            self.inner
                .enabled
                .store(enabled, std::sync::atomic::Ordering::SeqCst);
            Ok(())
        }

        fn interrupt(&self, vector: u16) -> Option<Interrupt> {
            let domain = Arc::clone(&self.inner);
            Some(Interrupt::from_fn(move || {
                let Some(msi) = domain.message_for(vector) else {
                    return;
                };
                if let Err(e) = domain
                    .fixed_interrupts
                    .request_fixed_interrupt(msi.destination, msi.vector)
                {
                    log::warn!(
                        "WHP MSI inject failed for table vector {vector}, APIC destination {}, vector {:#x}: {e}",
                        msi.destination,
                        msi.vector,
                    );
                }
            }))
        }
    }

    #[derive(Clone, Copy, Debug, Eq, PartialEq)]
    struct FixedMsi {
        destination: u32,
        vector: u8,
    }

    fn decode_fixed_msi(message: FixedMessage) -> Option<FixedMsi> {
        const MSI_ADDR_BASE_MASK: u64 = 0xFFF0_0000;
        const MSI_ADDR_BASE: u64 = 0xFEE0_0000;
        const MSI_ADDR_DEST_SHIFT: u64 = 12;
        const MSI_ADDR_DEST_MASK: u64 = 0xFF;
        const MSI_DATA_VECTOR_MASK: u32 = 0xFF;
        const MSI_DATA_DELIVERY_MODE_MASK: u32 = 0x700;
        const MSI_DATA_LEVEL_ASSERT: u32 = 1 << 14;
        const MSI_DATA_TRIGGER_LEVEL: u32 = 1 << 15;

        if (message.address & MSI_ADDR_BASE_MASK) != MSI_ADDR_BASE {
            log::warn!(
                "WHP MSI entry has non-local-APIC address {:#x}",
                message.address
            );
            return None;
        }
        if message.data & MSI_DATA_DELIVERY_MODE_MASK != 0 {
            log::warn!(
                "WHP MSI entry uses unsupported delivery mode data={:#x}",
                message.data
            );
            return None;
        }
        if message.data & (MSI_DATA_LEVEL_ASSERT | MSI_DATA_TRIGGER_LEVEL) != 0 {
            log::warn!(
                "WHP MSI entry uses unsupported level/trigger data={:#x}",
                message.data
            );
            return None;
        }

        Some(FixedMsi {
            destination: ((message.address >> MSI_ADDR_DEST_SHIFT) & MSI_ADDR_DEST_MASK) as u32,
            vector: (message.data & MSI_DATA_VECTOR_MASK) as u8,
        })
    }

    #[derive(Debug)]
    struct IoApicInterruptLine {
        interrupt_controller: InterruptController,
        ioapic: Arc<IoApic>,
        gsi: u32,
    }

    impl IoApicInterruptLine {
        fn new(interrupt_controller: InterruptController, ioapic: Arc<IoApic>, gsi: u32) -> Self {
            Self {
                interrupt_controller,
                ioapic,
                gsi,
            }
        }

        fn inject(&self) -> Result<(), InterruptError> {
            let Some(route) = self.ioapic.route(self.gsi) else {
                return Ok(());
            };
            self.interrupt_controller
                .request_fixed_interrupt(route.destination, route.vector)
                .map_err(|e| InterruptError::Delivery(e.to_string()))
        }
    }

    impl InterruptLine for IoApicInterruptLine {
        fn signal(&self) {
            if let Err(e) = self.inject() {
                log::warn!(
                    "WHP IOAPIC interrupt signal failed for GSI {}: {e}",
                    self.gsi
                );
            }
        }

        fn set_level(&self, level: bool) -> Result<(), InterruptError> {
            if level {
                self.inject()?;
            }
            Ok(())
        }
    }

    struct MachineMmioAttachment {
        interrupts: Vec<MmioInterrupt>,
        shared_memory: Vec<Arc<dyn SharedMemory>>,
    }

    impl std::fmt::Debug for MachineMmioAttachment {
        fn fmt(&self, f: &mut std::fmt::Formatter<'_>) -> std::fmt::Result {
            f.debug_struct("MachineMmioAttachment")
                .field("interrupts", &self.interrupts.len())
                .field("shared_memory", &self.shared_memory.len())
                .finish()
        }
    }

    impl MmioAttachment for MachineMmioAttachment {
        fn interrupts(&self) -> &[MmioInterrupt] {
            &self.interrupts
        }

        fn shared_memory(&self) -> &[Arc<dyn SharedMemory>] {
            &self.shared_memory
        }

        fn spawn(
            self: Arc<Self>,
            run: dillo_mmio::MmioDeviceRun,
        ) -> Result<MmioDeviceHandle, MmioSpawnError> {
            Ok(MmioDeviceHandle::thread(run))
        }
    }

    struct Vcpu {
        inner: crate::hypervisor::Vcpu,
        mmio_bus: Arc<Mutex<MmioBus>>,
        stop_requested: Arc<AtomicBool>,
    }

    #[derive(Clone, Debug, PartialEq, Eq)]
    enum VcpuExit {
        MmioWrite { addr: u64, data: [u8; 8], size: u8 },

        Interrupted,

        Shutdown,

        GuestPoweroff,

        GuestReset,
    }

    impl std::fmt::Debug for Vcpu {
        fn fmt(&self, f: &mut std::fmt::Formatter<'_>) -> std::fmt::Result {
            f.debug_struct("Vcpu")
                .field("inner", &self.inner)
                .field("mmio_bus", &self.mmio_bus)
                .finish_non_exhaustive()
        }
    }

    impl Vcpu {
        fn set_x86_64_state(
            &mut self,
            state: &pmi::vm::vcpu::x86_64::CpuState,
        ) -> Result<(), Error> {
            self.inner.set_x86_64_state(state)
        }

        fn run(&mut self) -> Result<VcpuExit, Error> {
            loop {
                let bus = Arc::clone(&self.mmio_bus);
                let exit = self.inner.run(
                    |_port, _size| u32::MAX,
                    move |addr, data| {
                        let handled = bus.lock().expect("MMIO bus lock poisoned").read(addr, data);
                        if !handled {
                            log::debug!(
                                "WHP MMIO read from unmapped {:#x} (size {}); returning zeros",
                                addr,
                                data.len(),
                            );
                        }
                        handled
                    },
                )?;
                match exit {
                    VmExit::MmioRead { addr, size } => {
                        let _ = (addr, size);
                        continue;
                    }
                    VmExit::PioRead { port, size } => {
                        let _ = (port, size);
                        continue;
                    }
                    VmExit::PioWrite { port, data, size } => {
                        let _ = (port, data, size);
                    }
                    VmExit::MmioWrite { addr, data, size } => {
                        let outcome = self
                            .mmio_bus
                            .lock()
                            .expect("MMIO bus lock poisoned")
                            .write(addr, &data[..size as usize]);
                        let Some(outcome) = outcome else {
                            log::warn!(
                                "WHP MMIO write to unmapped {:#x} (size {}, data {:02x?})",
                                addr,
                                size,
                                &data[..size as usize],
                            );
                            return Ok(VcpuExit::MmioWrite { addr, data, size });
                        };
                        match outcome {
                            MmioWriteOutcome::Continue => {}
                            MmioWriteOutcome::GuestPoweroff => return Ok(VcpuExit::GuestPoweroff),
                            MmioWriteOutcome::GuestReset => return Ok(VcpuExit::GuestReset),
                        }
                        return Ok(VcpuExit::MmioWrite { addr, data, size });
                    }
                    VmExit::Interrupted => return Ok(VcpuExit::Interrupted),
                    VmExit::Halted => continue,
                    VmExit::Shutdown => return Ok(VcpuExit::Shutdown),
                    VmExit::Unknown(reason) => return Err(Error::UnhandledExit(reason)),
                }
            }
        }

        fn run_to_stop(&mut self) -> Result<VcpuStop, Error> {
            loop {
                if self.stop_requested.load(Ordering::Acquire) {
                    return Ok(VcpuStop::Stopped);
                }
                match self.run()? {
                    VcpuExit::MmioWrite { .. } => {}
                    VcpuExit::Interrupted => return Ok(VcpuStop::Stopped),
                    VcpuExit::GuestPoweroff => return Ok(VcpuStop::GuestPoweroff),
                    VcpuExit::GuestReset => return Ok(VcpuStop::GuestReset),
                    VcpuExit::Shutdown => {
                        log::warn!("guest shutdown via WHP shutdown exit");
                        return Ok(VcpuStop::GuestPoweroff);
                    }
                }
            }
        }
    }

    #[cfg(test)]
    mod tests {
        use super::{FixedMessage, FixedMsi, decode_fixed_msi};

        #[test]
        fn decodes_fixed_physical_msi() {
            assert_eq!(
                decode_fixed_msi(FixedMessage {
                    address: 0xFEE0_3000,
                    data: 0x45,
                    masked: false,
                }),
                Some(FixedMsi {
                    destination: 3,
                    vector: 0x45,
                })
            );
        }

        #[test]
        fn rejects_non_lapic_msi_address() {
            assert!(
                decode_fixed_msi(FixedMessage {
                    address: 0xDEAD_0000,
                    data: 0x45,
                    masked: false,
                })
                .is_none()
            );
        }
    }
}

#[cfg(target_os = "windows")]
pub use imp::*;
