0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab3/DSD2-Lab3.sim/sim_1/synth/timing/xsim/InstructionDecodeTB_time_synth.v,1677700421,verilog,,,,InstructionDecode;RAM32M_HD37;RAM32M_HD38;RAM32M_HD39;RAM32M_HD41;RAM32M_HD42;RAM32M_HD43;RAM32M_HD44;RAM32M_HD45;RAM32M_HD48;RAM32M_UNIQ_BASE_;RAM32X1D_HD40;RAM32X1D_HD46;RAM32X1D_HD47;RAM32X1D_UNIQ_BASE_;RegisterFile;glbl,,,,,,,,
C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab3/DSD2-Lab3.srcs/sim_1/imports/Downloads/InstructionDecodeTB.vhd,1677699523,vhdl2008,,,,instructiondecodetb,,,,,,,,
