#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27801f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27bbea0 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0x277e2b0 .functor NOT 1, L_0x27fc280, C4<0>, C4<0>, C4<0>;
L_0x277f250 .functor XOR 4, L_0x27fbd20, L_0x27fc000, C4<0000>, C4<0000>;
L_0x279ff30 .functor XOR 4, L_0x277f250, L_0x27fc140, C4<0000>, C4<0000>;
v0x27e94b0_0 .net *"_ivl_10", 3 0, L_0x27fc140;  1 drivers
v0x27e95b0_0 .net *"_ivl_12", 3 0, L_0x279ff30;  1 drivers
v0x27e9690_0 .net *"_ivl_2", 3 0, L_0x27fbc80;  1 drivers
v0x27e9750_0 .net *"_ivl_4", 3 0, L_0x27fbd20;  1 drivers
v0x27e9830_0 .net *"_ivl_6", 3 0, L_0x27fc000;  1 drivers
v0x27e9960_0 .net *"_ivl_8", 3 0, L_0x277f250;  1 drivers
v0x27e9a40_0 .net "aaah_dut", 0 0, v0x27e85c0_0;  1 drivers
v0x27e9ae0_0 .net "aaah_ref", 0 0, L_0x277e750;  1 drivers
v0x27e9b80_0 .net "areset", 0 0, L_0x277e4f0;  1 drivers
v0x27e9cb0_0 .net "bump_left", 0 0, v0x27e78c0_0;  1 drivers
v0x27e9d50_0 .net "bump_right", 0 0, v0x27e7960_0;  1 drivers
v0x27e9df0_0 .var "clk", 0 0;
v0x27e9e90_0 .net "dig", 0 0, v0x27e7b90_0;  1 drivers
v0x27e9f30_0 .net "digging_dut", 0 0, v0x27e8bc0_0;  1 drivers
v0x27e9fd0_0 .net "digging_ref", 0 0, L_0x277ed50;  1 drivers
v0x27ea070_0 .net "ground", 0 0, v0x27e7c60_0;  1 drivers
v0x27ea110_0 .var/2u "stats1", 351 0;
v0x27ea2c0_0 .var/2u "strobe", 0 0;
v0x27ea360_0 .net "tb_match", 0 0, L_0x27fc280;  1 drivers
v0x27ea400_0 .net "tb_mismatch", 0 0, L_0x277e2b0;  1 drivers
v0x27ea4a0_0 .net "walk_left_dut", 0 0, v0x27e8f80_0;  1 drivers
v0x27ea540_0 .net "walk_left_ref", 0 0, L_0x27fab70;  1 drivers
v0x27ea610_0 .net "walk_right_dut", 0 0, v0x27e9040_0;  1 drivers
v0x27ea6e0_0 .net "walk_right_ref", 0 0, L_0x27fae90;  1 drivers
v0x27ea7b0_0 .net "wavedrom_enable", 0 0, v0x27e7e70_0;  1 drivers
v0x27ea880_0 .net "wavedrom_title", 511 0, v0x27e7f10_0;  1 drivers
L_0x27fbc80 .concat [ 1 1 1 1], L_0x277ed50, L_0x277e750, L_0x27fae90, L_0x27fab70;
L_0x27fbd20 .concat [ 1 1 1 1], L_0x277ed50, L_0x277e750, L_0x27fae90, L_0x27fab70;
L_0x27fc000 .concat [ 1 1 1 1], v0x27e8bc0_0, v0x27e85c0_0, v0x27e9040_0, v0x27e8f80_0;
L_0x27fc140 .concat [ 1 1 1 1], L_0x277ed50, L_0x277e750, L_0x27fae90, L_0x27fab70;
L_0x27fc280 .cmp/eeq 4, L_0x27fbc80, L_0x279ff30;
S_0x2794680 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0x27bbea0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x2794810 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x2794850 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0x2794890 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0x27948d0 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0x2794910 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0x2794950 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0x277e750 .functor OR 1, L_0x27fb140, L_0x27fb480, C4<0>, C4<0>;
L_0x277ed50 .functor OR 1, L_0x27fb7a0, L_0x27fb9e0, C4<0>, C4<0>;
v0x27824e0_0 .net *"_ivl_0", 31 0, L_0x27fa9c0;  1 drivers
L_0x7fdee81bc0f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2782710_0 .net *"_ivl_11", 28 0, L_0x7fdee81bc0f0;  1 drivers
L_0x7fdee81bc138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x277e320_0 .net/2u *"_ivl_12", 31 0, L_0x7fdee81bc138;  1 drivers
v0x277e560_0 .net *"_ivl_16", 31 0, L_0x27fb050;  1 drivers
L_0x7fdee81bc180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x277e7c0_0 .net *"_ivl_19", 28 0, L_0x7fdee81bc180;  1 drivers
L_0x7fdee81bc1c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x277eea0_0 .net/2u *"_ivl_20", 31 0, L_0x7fdee81bc1c8;  1 drivers
v0x277f360_0 .net *"_ivl_22", 0 0, L_0x27fb140;  1 drivers
v0x27e4f90_0 .net *"_ivl_24", 31 0, L_0x27fb2c0;  1 drivers
L_0x7fdee81bc210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e5070_0 .net *"_ivl_27", 28 0, L_0x7fdee81bc210;  1 drivers
L_0x7fdee81bc258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x27e5150_0 .net/2u *"_ivl_28", 31 0, L_0x7fdee81bc258;  1 drivers
L_0x7fdee81bc060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e5230_0 .net *"_ivl_3", 28 0, L_0x7fdee81bc060;  1 drivers
v0x27e5310_0 .net *"_ivl_30", 0 0, L_0x27fb480;  1 drivers
v0x27e53d0_0 .net *"_ivl_34", 31 0, L_0x27fb6b0;  1 drivers
L_0x7fdee81bc2a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e54b0_0 .net *"_ivl_37", 28 0, L_0x7fdee81bc2a0;  1 drivers
L_0x7fdee81bc2e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x27e5590_0 .net/2u *"_ivl_38", 31 0, L_0x7fdee81bc2e8;  1 drivers
L_0x7fdee81bc0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e5670_0 .net/2u *"_ivl_4", 31 0, L_0x7fdee81bc0a8;  1 drivers
v0x27e5750_0 .net *"_ivl_40", 0 0, L_0x27fb7a0;  1 drivers
v0x27e5810_0 .net *"_ivl_42", 31 0, L_0x27fb940;  1 drivers
L_0x7fdee81bc330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e58f0_0 .net *"_ivl_45", 28 0, L_0x7fdee81bc330;  1 drivers
L_0x7fdee81bc378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x27e59d0_0 .net/2u *"_ivl_46", 31 0, L_0x7fdee81bc378;  1 drivers
v0x27e5ab0_0 .net *"_ivl_48", 0 0, L_0x27fb9e0;  1 drivers
v0x27e5b70_0 .net *"_ivl_8", 31 0, L_0x27fad00;  1 drivers
v0x27e5c50_0 .net "aaah", 0 0, L_0x277e750;  alias, 1 drivers
v0x27e5d10_0 .net "areset", 0 0, L_0x277e4f0;  alias, 1 drivers
v0x27e5dd0_0 .net "bump_left", 0 0, v0x27e78c0_0;  alias, 1 drivers
v0x27e5e90_0 .net "bump_right", 0 0, v0x27e7960_0;  alias, 1 drivers
v0x27e5f50_0 .net "clk", 0 0, v0x27e9df0_0;  1 drivers
v0x27e6010_0 .net "dig", 0 0, v0x27e7b90_0;  alias, 1 drivers
v0x27e60d0_0 .net "digging", 0 0, L_0x277ed50;  alias, 1 drivers
v0x27e6190_0 .net "ground", 0 0, v0x27e7c60_0;  alias, 1 drivers
v0x27e6250_0 .var "next", 2 0;
v0x27e6330_0 .var "state", 2 0;
v0x27e6410_0 .net "walk_left", 0 0, L_0x27fab70;  alias, 1 drivers
v0x27e66e0_0 .net "walk_right", 0 0, L_0x27fae90;  alias, 1 drivers
E_0x278fc70 .event posedge, v0x27e5d10_0, v0x27e5f50_0;
E_0x278e8b0/0 .event anyedge, v0x27e6330_0, v0x27e6190_0, v0x27e6010_0, v0x27e5dd0_0;
E_0x278e8b0/1 .event anyedge, v0x27e5e90_0;
E_0x278e8b0 .event/or E_0x278e8b0/0, E_0x278e8b0/1;
L_0x27fa9c0 .concat [ 3 29 0 0], v0x27e6330_0, L_0x7fdee81bc060;
L_0x27fab70 .cmp/eq 32, L_0x27fa9c0, L_0x7fdee81bc0a8;
L_0x27fad00 .concat [ 3 29 0 0], v0x27e6330_0, L_0x7fdee81bc0f0;
L_0x27fae90 .cmp/eq 32, L_0x27fad00, L_0x7fdee81bc138;
L_0x27fb050 .concat [ 3 29 0 0], v0x27e6330_0, L_0x7fdee81bc180;
L_0x27fb140 .cmp/eq 32, L_0x27fb050, L_0x7fdee81bc1c8;
L_0x27fb2c0 .concat [ 3 29 0 0], v0x27e6330_0, L_0x7fdee81bc210;
L_0x27fb480 .cmp/eq 32, L_0x27fb2c0, L_0x7fdee81bc258;
L_0x27fb6b0 .concat [ 3 29 0 0], v0x27e6330_0, L_0x7fdee81bc2a0;
L_0x27fb7a0 .cmp/eq 32, L_0x27fb6b0, L_0x7fdee81bc2e8;
L_0x27fb940 .concat [ 3 29 0 0], v0x27e6330_0, L_0x7fdee81bc330;
L_0x27fb9e0 .cmp/eq 32, L_0x27fb940, L_0x7fdee81bc378;
S_0x27e68e0 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0x27bbea0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0x277e4f0 .functor BUFZ 1, v0x27e7d30_0, C4<0>, C4<0>, C4<0>;
v0x27e7800_0 .net "areset", 0 0, L_0x277e4f0;  alias, 1 drivers
v0x27e78c0_0 .var "bump_left", 0 0;
v0x27e7960_0 .var "bump_right", 0 0;
v0x27e7a00_0 .net "clk", 0 0, v0x27e9df0_0;  alias, 1 drivers
L_0x7fdee81bc018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0x27e7aa0_0 .net "d", 55 0, L_0x7fdee81bc018;  1 drivers
v0x27e7b90_0 .var "dig", 0 0;
v0x27e7c60_0 .var "ground", 0 0;
v0x27e7d30_0 .var "reset", 0 0;
v0x27e7dd0_0 .net "tb_match", 0 0, L_0x27fc280;  alias, 1 drivers
v0x27e7e70_0 .var "wavedrom_enable", 0 0;
v0x27e7f10_0 .var "wavedrom_title", 511 0;
E_0x278eb00/0 .event negedge, v0x27e5f50_0;
E_0x278eb00/1 .event posedge, v0x27e5f50_0;
E_0x278eb00 .event/or E_0x278eb00/0, E_0x278eb00/1;
S_0x27e6b00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0x27e68e0;
 .timescale -12 -12;
v0x27e6d40_0 .var/2s "i", 31 0;
E_0x27729f0 .event posedge, v0x27e5f50_0;
S_0x27e6e40 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0x27e68e0;
 .timescale -12 -12;
v0x27e7060_0 .var/2u "arfail", 0 0;
v0x27e7140_0 .var "async", 0 0;
v0x27e7200_0 .var/2u "datafail", 0 0;
v0x27e72a0_0 .var/2u "srfail", 0 0;
E_0x27c82d0 .event negedge, v0x27e5f50_0;
TD_tb.stim1.reset_test ;
    %wait E_0x27729f0;
    %wait E_0x27729f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e7d30_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27729f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x27c82d0;
    %load/vec4 v0x27e7dd0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27e7200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27e7d30_0, 0;
    %wait E_0x27729f0;
    %load/vec4 v0x27e7dd0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27e7060_0, 0, 1;
    %wait E_0x27729f0;
    %load/vec4 v0x27e7dd0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27e72a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e7d30_0, 0;
    %load/vec4 v0x27e72a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x27e7060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x27e7140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x27e7200_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x27e7140_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x27e7360 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0x27e68e0;
 .timescale -12 -12;
v0x27e7540_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27e7620 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0x27e68e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27e80b0 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0x27bbea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x27bc600 .param/l "DIGGING" 0 4 15, C4<11>;
P_0x27bc640 .param/l "FALLING" 0 4 15, C4<10>;
P_0x27bc680 .param/l "WALK_LEFT" 0 4 15, C4<00>;
P_0x27bc6c0 .param/l "WALK_RIGHT" 0 4 15, C4<01>;
v0x27e85c0_0 .var "aaah", 0 0;
v0x27e86a0_0 .net "areset", 0 0, L_0x277e4f0;  alias, 1 drivers
v0x27e87b0_0 .net "bump_left", 0 0, v0x27e78c0_0;  alias, 1 drivers
v0x27e88a0_0 .net "bump_right", 0 0, v0x27e7960_0;  alias, 1 drivers
v0x27e8990_0 .net "clk", 0 0, v0x27e9df0_0;  alias, 1 drivers
v0x27e8ad0_0 .net "dig", 0 0, v0x27e7b90_0;  alias, 1 drivers
v0x27e8bc0_0 .var "digging", 0 0;
v0x27e8c60_0 .net "ground", 0 0, v0x27e7c60_0;  alias, 1 drivers
v0x27e8d50_0 .var "next_state", 1 0;
v0x27e8ea0_0 .var "state", 1 0;
v0x27e8f80_0 .var "walk_left", 0 0;
v0x27e9040_0 .var "walk_right", 0 0;
E_0x27c85f0/0 .event anyedge, v0x27e8ea0_0, v0x27e5e90_0, v0x27e6190_0, v0x27e6010_0;
E_0x27c85f0/1 .event anyedge, v0x27e5dd0_0, v0x27e8f80_0;
E_0x27c85f0 .event/or E_0x27c85f0/0, E_0x27c85f0/1;
S_0x27e92a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0x27bbea0;
 .timescale -12 -12;
E_0x27e9430 .event anyedge, v0x27ea2c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27ea2c0_0;
    %nor/r;
    %assign/vec4 v0x27ea2c0_0, 0;
    %wait E_0x27e9430;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27e68e0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27e7d30_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27e7b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27e7c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27e7960_0, 0;
    %assign/vec4 v0x27e78c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e7140_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x27e6e40;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27e7d30_0, 0;
    %wait E_0x27729f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e7d30_0, 0;
    %wait E_0x27c82d0;
    %fork t_1, S_0x27e6b00;
    %jmp t_0;
    .scope S_0x27e6b00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e6d40_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0x27e6d40_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x27729f0;
    %load/vec4 v0x27e7aa0_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0x27e6d40_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27e7b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27e7c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27e7960_0, 0;
    %assign/vec4 v0x27e78c0_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27e6d40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27e6d40_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x27e68e0;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27e7620;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x278eb00;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x27e78c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27e7960_0, 0;
    %assign/vec4 v0x27e7b90_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x27e7c60_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x27e7d30_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2794680;
T_5 ;
Ewait_0 .event/or E_0x278e8b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x27e6330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x27e6190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x27e6250_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x27e6010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x27e6250_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x27e5dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x27e6250_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27e6250_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x27e6190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x27e6250_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x27e6010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x27e6250_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x27e5e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27e6250_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x27e6250_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x27e6190_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0x27e6250_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x27e6190_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0x27e6250_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x27e6190_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0x27e6250_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x27e6190_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0x27e6250_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x2794680;
T_6 ;
    %wait E_0x278fc70;
    %load/vec4 v0x27e5d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x27e6330_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x27e6250_0;
    %assign/vec4 v0x27e6330_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x27e80b0;
T_7 ;
    %wait E_0x278fc70;
    %load/vec4 v0x27e86a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27e8ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27e8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e9040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e85c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e8bc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x27e8d50_0;
    %assign/vec4 v0x27e8ea0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x27e80b0;
T_8 ;
    %wait E_0x27c85f0;
    %load/vec4 v0x27e8ea0_0;
    %store/vec4 v0x27e8d50_0, 0, 2;
    %load/vec4 v0x27e8ea0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x27e8f80_0, 0, 1;
    %load/vec4 v0x27e8ea0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x27e9040_0, 0, 1;
    %load/vec4 v0x27e8ea0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x27e85c0_0, 0, 1;
    %load/vec4 v0x27e8ea0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x27e8bc0_0, 0, 1;
    %load/vec4 v0x27e8ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x27e88a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x27e8d50_0, 0, 2;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x27e8c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x27e8d50_0, 0, 2;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x27e8ad0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.11, 9;
    %load/vec4 v0x27e8c60_0;
    %and;
T_8.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x27e8d50_0, 0, 2;
T_8.9 ;
T_8.8 ;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x27e87b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27e8d50_0, 0, 2;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x27e8c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x27e8d50_0, 0, 2;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0x27e8ad0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.18, 9;
    %load/vec4 v0x27e8c60_0;
    %and;
T_8.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x27e8d50_0, 0, 2;
T_8.16 ;
T_8.15 ;
T_8.13 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x27e8c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %load/vec4 v0x27e8f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.21, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_8.22, 8;
T_8.21 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_8.22, 8;
 ; End of false expr.
    %blend;
T_8.22;
    %store/vec4 v0x27e8d50_0, 0, 2;
T_8.19 ;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x27e8c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.23, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x27e8d50_0, 0, 2;
    %jmp T_8.24;
T_8.23 ;
    %load/vec4 v0x27e8ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.25, 8;
    %load/vec4 v0x27e8f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.27, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_8.28, 8;
T_8.27 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_8.28, 8;
 ; End of false expr.
    %blend;
T_8.28;
    %store/vec4 v0x27e8d50_0, 0, 2;
T_8.25 ;
T_8.24 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x27bbea0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e9df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ea2c0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x27bbea0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x27e9df0_0;
    %inv;
    %store/vec4 v0x27e9df0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x27bbea0;
T_11 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27e7a00_0, v0x27ea400_0, v0x27e9df0_0, v0x27e9b80_0, v0x27e9cb0_0, v0x27e9d50_0, v0x27ea070_0, v0x27e9e90_0, v0x27ea540_0, v0x27ea4a0_0, v0x27ea6e0_0, v0x27ea610_0, v0x27e9ae0_0, v0x27e9a40_0, v0x27e9fd0_0, v0x27e9f30_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x27bbea0;
T_12 ;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_12.1 ;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_12.3 ;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_12.5 ;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_12.7 ;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x27bbea0;
T_13 ;
    %wait E_0x278eb00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ea110_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea110_0, 4, 32;
    %load/vec4 v0x27ea360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea110_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ea110_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea110_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x27ea540_0;
    %load/vec4 v0x27ea540_0;
    %load/vec4 v0x27ea4a0_0;
    %xor;
    %load/vec4 v0x27ea540_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea110_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea110_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x27ea6e0_0;
    %load/vec4 v0x27ea6e0_0;
    %load/vec4 v0x27ea610_0;
    %xor;
    %load/vec4 v0x27ea6e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea110_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea110_0, 4, 32;
T_13.8 ;
    %load/vec4 v0x27e9ae0_0;
    %load/vec4 v0x27e9ae0_0;
    %load/vec4 v0x27e9a40_0;
    %xor;
    %load/vec4 v0x27e9ae0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.12, 6;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea110_0, 4, 32;
T_13.14 ;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea110_0, 4, 32;
T_13.12 ;
    %load/vec4 v0x27e9fd0_0;
    %load/vec4 v0x27e9fd0_0;
    %load/vec4 v0x27e9f30_0;
    %xor;
    %load/vec4 v0x27e9fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.16, 6;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea110_0, 4, 32;
T_13.18 ;
    %load/vec4 v0x27ea110_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea110_0, 4, 32;
T_13.16 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/lemmings3/iter0/response5/top_module.sv";
