<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf
-ucf list1.ucf

</twCmdLine><twDesign>MainPage1.ncd</twDesign><twDesignPath>MainPage1.ncd</twDesignPath><twPCF>MainPage1.pcf</twPCF><twPcfPath>MainPage1.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="pq208"><twDevName>xc3s500e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-12-04</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPinLimitRpt anchorID="9"><twPinLimitBanner>Component Switching Limit Checks: TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="10" type="MINPERIOD" name="Tdcmpfx" slack="13.600" period="16.667" constraintValue="16.667" deviceLimit="3.067" freqLimit="326.052" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKFX" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKFX" locationPin="DCM_X1Y1.CLKFX" clockNet="XLXI_6/XLXI_12/CLKFX_BUF"/><twPinLimit anchorID="11" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="30.000" period="50.000" constraintValue="25.000" deviceLimit="10.000" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="XLXN_757"/><twPinLimit anchorID="12" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="30.000" period="50.000" constraintValue="25.000" deviceLimit="10.000" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="XLXN_757"/></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLK90_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK90_BUF&quot;         TS_F20MHz PHASE 12.5 ns HIGH 50%;</twConstName><twItemCnt>107</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>27</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.123</twMinPer></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/fr1 (SLICE_X25Y0.SR), 7 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>43.877</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/fr1</twDest><twTotPathDel>6.123</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/fr1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">XLXI_6/f1_out_DUMMY</twSrcClk><twPathDel><twSite>SLICE_X33Y64.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y65.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y65.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y65.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y65.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y0.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.740</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y0.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/fr1</twComp><twBEL>XLXI_6/XLXI_11/fr1</twBEL></twPathDel><twLogDel>2.625</twLogDel><twRouteDel>3.498</twRouteDel><twTotDel>6.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXI_6/f1_out_DUMMY</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>44.109</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/fr1</twDest><twTotPathDel>5.891</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/fr1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">XLXI_6/f1_out_DUMMY</twSrcClk><twPathDel><twSite>SLICE_X33Y65.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y65.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y65.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y65.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y65.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y0.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.740</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y0.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/fr1</twComp><twBEL>XLXI_6/XLXI_11/fr1</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>3.263</twRouteDel><twTotDel>5.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXI_6/f1_out_DUMMY</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>44.179</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_4</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/fr1</twDest><twTotPathDel>5.821</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_4</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/fr1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">XLXI_6/f1_out_DUMMY</twSrcClk><twPathDel><twSite>SLICE_X33Y66.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y65.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y65.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y65.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y65.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y0.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.740</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y0.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/fr1</twComp><twBEL>XLXI_6/XLXI_11/fr1</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>3.193</twRouteDel><twTotDel>5.821</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXI_6/f1_out_DUMMY</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_0 (SLICE_X33Y64.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.175</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_0</twDest><twTotPathDel>4.825</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">XLXI_6/f1_out_DUMMY</twSrcClk><twPathDel><twSite>SLICE_X33Y64.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y65.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y65.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y64.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twLogDel>2.580</twLogDel><twRouteDel>2.245</twRouteDel><twTotDel>4.825</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXI_6/f1_out_DUMMY</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.613</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_0</twDest><twTotPathDel>4.387</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">XLXI_6/f1_out_DUMMY</twSrcClk><twPathDel><twSite>SLICE_X33Y65.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y65.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y65.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y64.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twLogDel>2.580</twLogDel><twRouteDel>1.807</twRouteDel><twTotDel>4.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXI_6/f1_out_DUMMY</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.654</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_0</twDest><twTotPathDel>4.346</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">XLXI_6/f1_out_DUMMY</twSrcClk><twPathDel><twSite>SLICE_X33Y64.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y65.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y65.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y64.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twLogDel>2.577</twLogDel><twRouteDel>1.769</twRouteDel><twTotDel>4.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXI_6/f1_out_DUMMY</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_1 (SLICE_X33Y64.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.175</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_1</twDest><twTotPathDel>4.825</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">XLXI_6/f1_out_DUMMY</twSrcClk><twPathDel><twSite>SLICE_X33Y64.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y65.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y65.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y64.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twLogDel>2.580</twLogDel><twRouteDel>2.245</twRouteDel><twTotDel>4.825</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXI_6/f1_out_DUMMY</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.613</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_1</twDest><twTotPathDel>4.387</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">XLXI_6/f1_out_DUMMY</twSrcClk><twPathDel><twSite>SLICE_X33Y65.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y65.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y65.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y64.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twLogDel>2.580</twLogDel><twRouteDel>1.807</twRouteDel><twTotDel>4.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXI_6/f1_out_DUMMY</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.654</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_1</twDest><twTotPathDel>4.346</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">XLXI_6/f1_out_DUMMY</twSrcClk><twPathDel><twSite>SLICE_X33Y64.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y65.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y65.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y64.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twLogDel>2.577</twLogDel><twRouteDel>1.769</twRouteDel><twTotDel>4.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXI_6/f1_out_DUMMY</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLK90_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK90_BUF&quot;
        TS_F20MHz PHASE 12.5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_6 (SLICE_X33Y67.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.410</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_6</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_6</twDest><twTotPathDel>1.410</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_6</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">XLXI_6/f1_out_DUMMY</twSrcClk><twPathDel><twSite>SLICE_X33Y67.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y67.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y67.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1&lt;6&gt;_rt</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;6&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_6</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>1.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXI_6/f1_out_DUMMY</twDestClk><twPctLog>78.5</twPctLog><twPctRoute>21.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_2 (SLICE_X33Y65.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.439</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_2</twDest><twTotPathDel>1.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">XLXI_6/f1_out_DUMMY</twSrcClk><twPathDel><twSite>SLICE_X33Y65.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y65.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.332</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y65.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1&lt;2&gt;_rt</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;2&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.332</twRouteDel><twTotDel>1.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXI_6/f1_out_DUMMY</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_0 (SLICE_X33Y64.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.470</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_0</twDest><twTotPathDel>1.470</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="62.500">XLXI_6/f1_out_DUMMY</twSrcClk><twPathDel><twSite>SLICE_X33Y64.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.363</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y64.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/Mcount_tik1_lut&lt;0&gt;_INV_0</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;0&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.363</twRouteDel><twTotDel>1.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="62.500">XLXI_6/f1_out_DUMMY</twDestClk><twPctLog>75.3</twPctLog><twPctRoute>24.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="38"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLK90_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK90_BUF&quot;
        TS_F20MHz PHASE 12.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="39" type="MINLOWPULSE" name="Tcl" slack="48.612" period="50.000" constraintValue="25.000" deviceLimit="0.694" physResource="XLXI_6/XLXI_11/tik1&lt;0&gt;/CLK" logResource="XLXI_6/XLXI_11/tik1_0/CK" locationPin="SLICE_X33Y64.CLK" clockNet="XLXI_6/f1_out_DUMMY"/><twPinLimit anchorID="40" type="MINHIGHPULSE" name="Tch" slack="48.612" period="50.000" constraintValue="25.000" deviceLimit="0.694" physResource="XLXI_6/XLXI_11/tik1&lt;0&gt;/CLK" logResource="XLXI_6/XLXI_11/tik1_0/CK" locationPin="SLICE_X33Y64.CLK" clockNet="XLXI_6/f1_out_DUMMY"/><twPinLimit anchorID="41" type="MINPERIOD" name="Tcp" slack="48.612" period="50.000" constraintValue="50.000" deviceLimit="1.388" freqLimit="720.461" physResource="XLXI_6/XLXI_11/tik1&lt;0&gt;/CLK" logResource="XLXI_6/XLXI_11/tik1_0/CK" locationPin="SLICE_X33Y64.CLK" clockNet="XLXI_6/f1_out_DUMMY"/></twPinLimitRpt></twConst><twConst anchorID="42" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;         TS_F20MHz PHASE 25 ns HIGH 50%;</twConstName><twItemCnt>998</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>251</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.931</twMinPer></twConstHead><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_220/crc_7 (SLICE_X15Y79.CIN), 18 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.023</twSlack><twSrc BELType="RAM">XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_7</twDest><twTotPathDel>5.609</twTotPathDel><twClkSkew dest = "1.938" src = "1.973">0.035</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y9.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">XLXN_755</twSrcClk><twPathDel><twSite>RAMB16_X0Y9.DOB1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>XLXN_517&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;1&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y79.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;6&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;6&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;7&gt;</twBEL><twBEL>XLXI_220/crc_7</twBEL></twPathDel><twLogDel>4.395</twLogDel><twRouteDel>1.214</twRouteDel><twTotDel>5.609</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_745</twDestClk><twPctLog>78.4</twPctLog><twPctRoute>21.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.063</twSlack><twSrc BELType="RAM">XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_7</twDest><twTotPathDel>5.569</twTotPathDel><twClkSkew dest = "1.938" src = "1.973">0.035</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y9.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">XLXN_755</twSrcClk><twPathDel><twSite>RAMB16_X0Y9.DOB8</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y77.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>XLXN_517&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y77.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y79.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;6&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;6&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;7&gt;</twBEL><twBEL>XLXI_220/crc_7</twBEL></twPathDel><twLogDel>4.432</twLogDel><twRouteDel>1.137</twRouteDel><twTotDel>5.569</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_745</twDestClk><twPctLog>79.6</twPctLog><twPctRoute>20.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.359</twSlack><twSrc BELType="RAM">XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_7</twDest><twTotPathDel>5.273</twTotPathDel><twClkSkew dest = "1.938" src = "1.973">0.035</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y9.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">XLXN_755</twSrcClk><twPathDel><twSite>RAMB16_X0Y9.DOB16</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y78.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>XLXN_517&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y78.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y79.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;6&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;6&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;7&gt;</twBEL><twBEL>XLXI_220/crc_7</twBEL></twPathDel><twLogDel>4.329</twLogDel><twRouteDel>0.944</twRouteDel><twTotDel>5.273</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_745</twDestClk><twPctLog>82.1</twPctLog><twPctRoute>17.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_220/crc_5 (SLICE_X15Y78.CIN), 12 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.126</twSlack><twSrc BELType="RAM">XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_5</twDest><twTotPathDel>5.506</twTotPathDel><twClkSkew dest = "1.938" src = "1.973">0.035</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y9.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">XLXN_755</twSrcClk><twPathDel><twSite>RAMB16_X0Y9.DOB1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>XLXN_517&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;1&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y78.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;5&gt;</twBEL><twBEL>XLXI_220/crc_5</twBEL></twPathDel><twLogDel>4.292</twLogDel><twRouteDel>1.214</twRouteDel><twTotDel>5.506</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_745</twDestClk><twPctLog>78.0</twPctLog><twPctRoute>22.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.166</twSlack><twSrc BELType="RAM">XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_5</twDest><twTotPathDel>5.466</twTotPathDel><twClkSkew dest = "1.938" src = "1.973">0.035</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y9.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">XLXN_755</twSrcClk><twPathDel><twSite>RAMB16_X0Y9.DOB8</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y77.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>XLXN_517&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y77.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y78.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;5&gt;</twBEL><twBEL>XLXI_220/crc_5</twBEL></twPathDel><twLogDel>4.329</twLogDel><twRouteDel>1.137</twRouteDel><twTotDel>5.466</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_745</twDestClk><twPctLog>79.2</twPctLog><twPctRoute>20.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.482</twSlack><twSrc BELType="RAM">XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_5</twDest><twTotPathDel>5.150</twTotPathDel><twClkSkew dest = "1.938" src = "1.973">0.035</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y9.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">XLXN_755</twSrcClk><twPathDel><twSite>RAMB16_X0Y9.DOB9</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y77.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>XLXN_517&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y77.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;3&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y78.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;5&gt;</twBEL><twBEL>XLXI_220/crc_5</twBEL></twPathDel><twLogDel>4.189</twLogDel><twRouteDel>0.961</twRouteDel><twTotDel>5.150</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_745</twDestClk><twPctLog>81.3</twPctLog><twPctRoute>18.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_220/crc_3 (SLICE_X15Y77.CIN), 6 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.227</twSlack><twSrc BELType="RAM">XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_3</twDest><twTotPathDel>5.403</twTotPathDel><twClkSkew dest = "1.936" src = "1.973">0.037</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y9.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">XLXN_755</twSrcClk><twPathDel><twSite>RAMB16_X0Y9.DOB1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>XLXN_517&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;1&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y77.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;3&gt;</twBEL><twBEL>XLXI_220/crc_3</twBEL></twPathDel><twLogDel>4.189</twLogDel><twRouteDel>1.214</twRouteDel><twTotDel>5.403</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_745</twDestClk><twPctLog>77.5</twPctLog><twPctRoute>22.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.650</twSlack><twSrc BELType="RAM">XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_3</twDest><twTotPathDel>4.980</twTotPathDel><twClkSkew dest = "1.936" src = "1.973">0.037</twClkSkew><twDelConst>16.667</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y9.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">XLXN_755</twSrcClk><twPathDel><twSite>RAMB16_X0Y9.DOB0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>XLXN_517&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;0&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;0&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y77.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;3&gt;</twBEL><twBEL>XLXI_220/crc_3</twBEL></twPathDel><twLogDel>4.329</twLogDel><twRouteDel>0.651</twRouteDel><twTotDel>4.980</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_745</twDestClk><twPctLog>86.9</twPctLog><twPctRoute>13.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>46.929</twSlack><twSrc BELType="FF">XLXI_220/crc_0</twSrc><twDest BELType="FF">XLXI_220/crc_3</twDest><twTotPathDel>3.071</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>XLXI_220/crc_0</twSrc><twDest BELType='FF'>XLXI_220/crc_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X15Y76.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="0.000">XLXN_745</twSrcClk><twPathDel><twSite>SLICE_X15Y76.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/crc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y76.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y76.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;0&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;0&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y77.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;3&gt;</twBEL><twBEL>XLXI_220/crc_3</twBEL></twPathDel><twLogDel>2.397</twLogDel><twRouteDel>0.674</twRouteDel><twTotDel>3.071</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="50.000">XLXN_745</twDestClk><twPctLog>78.1</twPctLog><twPctRoute>21.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;
        TS_F20MHz PHASE 25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/sch_adr_0 (SLICE_X20Y83.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.887</twSlack><twSrc BELType="FF">XLXI_318/Result&lt;0&gt;_FRB</twSrc><twDest BELType="FF">XLXI_318/sch_adr_0</twDest><twTotPathDel>0.881</twTotPathDel><twClkSkew dest = "0.017" src = "0.023">0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/Result&lt;0&gt;_FRB</twSrc><twDest BELType='FF'>XLXI_318/sch_adr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_745</twSrcClk><twPathDel><twSite>SLICE_X23Y82.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_318/Result&lt;0&gt;_FRB</twComp><twBEL>XLXI_318/Result&lt;0&gt;_FRB</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>XLXI_318/Result&lt;0&gt;_FRB</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>XLXI_318/sch_adr&lt;0&gt;</twComp><twBEL>XLXI_318/sch_adr_0</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>0.354</twRouteDel><twTotDel>0.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_745</twDestClk><twPctLog>59.8</twPctLog><twPctRoute>40.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs_fr_2 (SLICE_X26Y82.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.916</twSlack><twSrc BELType="FF">XLXI_318/fs_fr_1</twSrc><twDest BELType="FF">XLXI_318/fs_fr_2</twDest><twTotPathDel>0.913</twTotPathDel><twClkSkew dest = "0.034" src = "0.037">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/fs_fr_1</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_745</twSrcClk><twPathDel><twSite>SLICE_X29Y82.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y82.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.372</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y82.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_318/fs_fr&lt;2&gt;</twComp><twBEL>XLXI_318/fs_fr_2</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>0.372</twRouteDel><twTotDel>0.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_745</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/sch_adr_1 (SLICE_X20Y82.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.919</twSlack><twSrc BELType="FF">XLXI_318/Result&lt;1&gt;_FRB</twSrc><twDest BELType="FF">XLXI_318/sch_adr_1</twDest><twTotPathDel>0.913</twTotPathDel><twClkSkew dest = "0.017" src = "0.023">0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/Result&lt;1&gt;_FRB</twSrc><twDest BELType='FF'>XLXI_318/sch_adr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_745</twSrcClk><twPathDel><twSite>SLICE_X23Y82.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_318/Result&lt;0&gt;_FRB</twComp><twBEL>XLXI_318/Result&lt;1&gt;_FRB</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y82.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.372</twDelInfo><twComp>XLXI_318/Result&lt;1&gt;_FRB</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y82.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_318/sch_adr&lt;1&gt;</twComp><twBEL>XLXI_318/sch_adr_1</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>0.372</twRouteDel><twTotDel>0.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_745</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;
        TS_F20MHz PHASE 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINLOWPULSE" name="Trpw" slack="47.224" period="50.000" constraintValue="25.000" deviceLimit="1.388" physResource="fs1/SR" logResource="XLXI_318/fs1_r/SR" locationPin="P187.SR" clockNet="XLXI_318/fs1_r_cmp_eq0000"/><twPinLimit anchorID="69" type="MINHIGHPULSE" name="Trpw" slack="47.224" period="50.000" constraintValue="25.000" deviceLimit="1.388" physResource="fs1/SR" logResource="XLXI_318/fs1_r/SR" locationPin="P187.SR" clockNet="XLXI_318/fs1_r_cmp_eq0000"/><twPinLimit anchorID="70" type="MINLOWPULSE" name="Trpw" slack="47.224" period="50.000" constraintValue="25.000" deviceLimit="1.388" physResource="data_ppi&lt;0&gt;/SR" logResource="XLXI_318/data_reg_0/SR" locationPin="P205.SR" clockNet="XLXI_318/fs1_r_1"/></twPinLimitRpt></twConst><twConst anchorID="71" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;         TS_F20MHz / 3 HIGH 50%;</twConstName><twItemCnt>32477</twItemCnt><twErrCntSetup>4</twErrCntSetup><twErrCntEndPt>4</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3036</twEndPtCnt><twPathErrCnt>52</twPathErrCnt><twMinPer>18.698</twMinPer></twConstHead><twPathRptBanner iPaths="104" iCriticalPaths="33" sType="EndPoint">Paths for end point XLXI_300/tni_reg (P153.OCE), 104 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.016</twSlack><twSrc BELType="RAM">XLXI_352/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tni_reg</twDest><twTotPathDel>9.349</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_352/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tni_reg</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB16_X0Y5.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_755</twSrcClk><twPathDel><twSite>RAMB16_X0Y5.DOB1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_352/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_352/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y43.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>XLXN_648&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y43.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_300/tni_end</twComp><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_lut&lt;0&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;0&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_222/stack_0_5</twComp><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;2&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y68.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y68.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/tni_reg_1</twComp><twBEL>XLXI_300/tni_reg_not00011</twBEL></twPathDel><twPathDel><twSite>P153.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>XLXI_300/tni_reg_not0001</twComp></twPathDel><twPathDel><twSite>P153.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Tni</twComp><twBEL>XLXI_300/tni_reg</twBEL></twPathDel><twLogDel>5.479</twLogDel><twRouteDel>3.870</twRouteDel><twTotDel>9.349</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.333">XLXN_755</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.006</twSlack><twSrc BELType="RAM">XLXI_352/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tni_reg</twDest><twTotPathDel>9.339</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_352/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tni_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y5.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_755</twSrcClk><twPathDel><twSite>RAMB16_X0Y5.DOB19</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_352/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_352/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y47.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>XLXN_648&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y47.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_lut&lt;9&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y68.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y68.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/tni_reg_1</twComp><twBEL>XLXI_300/tni_reg_not00011</twBEL></twPathDel><twPathDel><twSite>P153.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>XLXI_300/tni_reg_not0001</twComp></twPathDel><twPathDel><twSite>P153.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Tni</twComp><twBEL>XLXI_300/tni_reg</twBEL></twPathDel><twLogDel>4.927</twLogDel><twRouteDel>4.412</twRouteDel><twTotDel>9.339</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.333">XLXN_755</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.970</twSlack><twSrc BELType="RAM">XLXI_352/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tni_reg</twDest><twTotPathDel>9.303</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_352/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tni_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y5.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_755</twSrcClk><twPathDel><twSite>RAMB16_X0Y5.DOB16</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_352/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_352/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y47.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>XLXN_648&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y47.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_lut&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y68.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>XLXI_300/Mcompar_tni_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y68.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/tni_reg_1</twComp><twBEL>XLXI_300/tni_reg_not00011</twBEL></twPathDel><twPathDel><twSite>P153.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.385</twDelInfo><twComp>XLXI_300/tni_reg_not0001</twComp></twPathDel><twPathDel><twSite>P153.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Tni</twComp><twBEL>XLXI_300/tni_reg</twBEL></twPathDel><twLogDel>5.067</twLogDel><twRouteDel>4.236</twRouteDel><twTotDel>9.303</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.333">XLXN_755</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="104" iCriticalPaths="17" sType="EndPoint">Paths for end point XLXI_300/tnc_reg (P120.OCE), 104 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.419</twSlack><twSrc BELType="FF">XLXI_12/front_t1us_0</twSrc><twDest BELType="FF">XLXI_300/tnc_reg</twDest><twTotPathDel>8.752</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_12/front_t1us_0</twSrc><twDest BELType='FF'>XLXI_300/tnc_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X41Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_755</twSrcClk><twPathDel><twSite>SLICE_X41Y26.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_12/front_t1us&lt;0&gt;</twComp><twBEL>XLXI_12/front_t1us_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y62.F4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.743</twDelInfo><twComp>XLXI_12/front_t1us&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y62.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/delay_tno_cmp_eq0001</twComp><twBEL>XLXI_300/tki_reg_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y32.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>XLXI_300/delay_tno_cmp_eq0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/N6</twComp><twBEL>XLXI_300/tnc_reg_not0001131</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y32.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>XLXI_300/N63</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/N6</twComp><twBEL>XLXI_300/tnc_reg_not0001141</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y32.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>XLXI_300/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/tnc_reg_not0001</twComp><twBEL>XLXI_300/tnc_reg_not00011</twBEL></twPathDel><twPathDel><twSite>P120.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>XLXI_300/tnc_reg_not0001</twComp></twPathDel><twPathDel><twSite>P120.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Tnc</twComp><twBEL>XLXI_300/tnc_reg</twBEL></twPathDel><twLogDel>3.792</twLogDel><twRouteDel>4.960</twRouteDel><twTotDel>8.752</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.333">XLXN_755</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.396</twSlack><twSrc BELType="RAM">XLXI_365/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tnc_reg</twDest><twTotPathDel>8.729</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_365/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tnc_reg</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_755</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOB8</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_365/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_365/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y16.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>XLXN_641&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y16.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_lut&lt;4&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;4&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;6&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;8&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y32.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/tnc_reg_not0001</twComp><twBEL>XLXI_300/tnc_reg_not00011</twBEL></twPathDel><twPathDel><twSite>P120.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>XLXI_300/tnc_reg_not0001</twComp></twPathDel><twPathDel><twSite>P120.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Tnc</twComp><twBEL>XLXI_300/tnc_reg</twBEL></twPathDel><twLogDel>5.273</twLogDel><twRouteDel>3.456</twRouteDel><twTotDel>8.729</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.333">XLXN_755</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.321</twSlack><twSrc BELType="RAM">XLXI_365/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_300/tnc_reg</twDest><twTotPathDel>8.654</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_365/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_300/tnc_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y1.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_755</twSrcClk><twPathDel><twSite>RAMB16_X1Y1.DOB19</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_365/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_365/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y18.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>XLXN_641&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y18.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_lut&lt;9&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;10&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;12&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;14&gt;</twBEL><twBEL>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y32.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>XLXI_300/Mcompar_tnc_reg_cmp_ne0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_300/tnc_reg_not0001</twComp><twBEL>XLXI_300/tnc_reg_not00011</twBEL></twPathDel><twPathDel><twSite>P120.OCE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>XLXI_300/tnc_reg_not0001</twComp></twPathDel><twPathDel><twSite>P120.OTCLK1</twSite><twDelType>Tiooceck</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>Tnc</twComp><twBEL>XLXI_300/tnc_reg</twBEL></twPathDel><twLogDel>4.927</twLogDel><twRouteDel>3.727</twRouteDel><twTotDel>8.654</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.333">XLXN_755</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_12/front_t1us_0 (SLICE_X41Y26.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.340</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/fr1</twSrc><twDest BELType="FF">XLXI_12/front_t1us_0</twDest><twTotPathDel>4.483</twTotPathDel><twClkSkew dest = "1.935" src = "1.958">0.023</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/fr1</twSrc><twDest BELType='FF'>XLXI_12/front_t1us_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">XLXI_6/f1_out_DUMMY</twSrcClk><twPathDel><twSite>SLICE_X25Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/fr1</twComp><twBEL>XLXI_6/XLXI_11/fr1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>XLXI_6/XLXI_11/fr1</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_23</twComp><twBEL>XLXI_6/XLXI_23.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y26.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>XLXN_548</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>XLXI_12/front_t1us&lt;0&gt;</twComp><twBEL>XLXI_12/front_t1us_0</twBEL></twPathDel><twLogDel>2.282</twLogDel><twRouteDel>2.201</twRouteDel><twTotDel>4.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.666">XLXN_755</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;
        TS_F20MHz / 3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y9.DIA24), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.661</twSlack><twSrc BELType="FF">XLXI_318/data_reg_n_6</twSrc><twDest BELType="RAM">XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>0.685</twTotPathDel><twClkSkew dest = "1.973" src = "1.949">-0.024</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>XLXI_318/data_reg_n_6</twSrc><twDest BELType='RAM'>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y83.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="0.000">XLXN_745</twSrcClk><twPathDel><twSite>SLICE_X12Y83.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>XLXI_318/data_reg_n&lt;6&gt;</twComp><twBEL>XLXI_318/data_reg_n_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y9.DIA24</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.341</twDelInfo><twComp>XLXI_318/data_reg_n&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y9.CLKA</twSite><twDelType>Tbckd</twDelType><twDelInfo twEdge="twFalling">-0.110</twDelInfo><twComp>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>0.344</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>0.685</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_755</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y9.DIA8), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.713</twSlack><twSrc BELType="FF">XLXI_318/data_reg_n_2</twSrc><twDest BELType="RAM">XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>0.706</twTotPathDel><twClkSkew dest = "1.973" src = "1.980">0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/data_reg_n_2</twSrc><twDest BELType='RAM'>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y88.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="0.000">XLXN_745</twSrcClk><twPathDel><twSite>SLICE_X5Y88.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_318/data_reg_n&lt;2&gt;</twComp><twBEL>XLXI_318/data_reg_n_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y9.DIA8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.407</twDelInfo><twComp>XLXI_318/data_reg_n&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y9.CLKA</twSite><twDelType>Tbckd</twDelType><twDelInfo twEdge="twFalling">-0.110</twDelInfo><twComp>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>0.299</twLogDel><twRouteDel>0.407</twRouteDel><twTotDel>0.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_755</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_12/r_dni_6 (SLICE_X21Y35.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.808</twSlack><twSrc BELType="FF">XLXI_222/dni_reg_6</twSrc><twDest BELType="FF">XLXI_12/r_dni_6</twDest><twTotPathDel>0.808</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/dni_reg_6</twSrc><twDest BELType='FF'>XLXI_12/r_dni_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_755</twSrcClk><twPathDel><twSite>SLICE_X21Y34.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_222/dni_reg&lt;6&gt;</twComp><twBEL>XLXI_222/dni_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y35.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>XLXI_222/dni_reg&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y35.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_12/r_dni&lt;6&gt;</twComp><twBEL>XLXI_12/r_dni_6</twBEL></twPathDel><twLogDel>0.491</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_755</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;
        TS_F20MHz / 3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="93" type="MINLOWPULSE" name="Trpw" slack="13.890" period="16.666" constraintValue="8.333" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_0/SR" locationPin="SLICE_X19Y4.SR" clockNet="XLXI_333/a&lt;0&gt;"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Trpw" slack="13.890" period="16.666" constraintValue="8.333" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_0/SR" locationPin="SLICE_X19Y4.SR" clockNet="XLXI_333/a&lt;0&gt;"/><twPinLimit anchorID="95" type="MINLOWPULSE" name="Trpw" slack="13.890" period="16.666" constraintValue="8.333" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_1/SR" locationPin="SLICE_X19Y4.SR" clockNet="XLXI_333/a&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="96" twConstType="OFFSETINDELAY" ><twConstHead uID="5"><twConstName UCFConstName="OFFSET = IN 50 ns VALID 50 ns BEFORE &quot;F20MHz&quot; RISING;" ScopeName="">OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-18.412</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/fs_fr_0 (P184.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstOffIn anchorID="98" twDataPathType="twDataPathMaxDelay"><twSlack>68.412</twSlack><twSrc BELType="PAD">data_ppi8</twSrc><twDest BELType="FF">XLXI_318/fs_fr_0</twDest><twClkDel>0.011</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>data_ppi8</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi8</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>data_ppi8</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>P184.PAD</twSrcSite><twPathDel><twSite>P184.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">6.599</twDelInfo><twComp>data_ppi8</twComp><twBEL>data_ppi8</twBEL><twBEL>XLXI_76</twBEL><twBEL>data_ppi8.IFD_DELAY</twBEL><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twLogDel>6.599</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>6.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_745</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.398</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>P184.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>XLXN_745</twComp></twPathDel><twLogDel>-0.910</twLogDel><twRouteDel>0.921</twRouteDel><twTotDel>0.011</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/fs_fr_0 (P184.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstOffIn anchorID="100" twDataPathType="twDataPathMinDelay"><twSlack>-21.893</twSlack><twSrc BELType="PAD">data_ppi8</twSrc><twDest BELType="FF">XLXI_318/fs_fr_0</twDest><twClkDel>0.887</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>data_ppi8</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi8</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>data_ppi8</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>P184.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P184.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.994</twDelInfo><twComp>data_ppi8</twComp><twBEL>data_ppi8</twBEL><twBEL>XLXI_76</twBEL><twBEL>data_ppi8.IFD_DELAY</twBEL><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twLogDel>3.994</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_745</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.260</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>P184.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>XLXN_745</twComp></twPathDel><twLogDel>-0.255</twLogDel><twRouteDel>1.142</twRouteDel><twTotDel>0.887</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="101" twConstType="OFFSETINDELAY" ><twConstHead uID="6"><twConstName UCFConstName="OFFSET = IN 50 ns VALID 50 ns BEFORE &quot;F20MHz&quot; RISING;" ScopeName="">TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>8</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">8</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>8</twPathErrCnt><twMinOff>-18.388</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_7 (P193.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstOffIn anchorID="103" twDataPathType="twDataPathMaxDelay"><twSlack>68.388</twSlack><twSrc BELType="PAD">data_ppi&lt;7&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_7</twDest><twClkDel>-0.013</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>data_ppi&lt;7&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;7&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>data_ppi&lt;7&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>P193.PAD</twSrcSite><twPathDel><twSite>P193.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">6.599</twDelInfo><twComp>data_ppi&lt;7&gt;</twComp><twBEL>data_ppi&lt;7&gt;</twBEL><twBEL>XLXI_72/I_36_33</twBEL><twBEL>data_ppi&lt;7&gt;.IFD_DELAY</twBEL><twBEL>XLXI_318/data_reg_7</twBEL></twPathDel><twLogDel>6.599</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>6.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_745</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.398</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>P193.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXN_745</twComp></twPathDel><twLogDel>-0.910</twLogDel><twRouteDel>0.897</twRouteDel><twTotDel>-0.013</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_5 (P197.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstOffIn anchorID="105" twDataPathType="twDataPathMaxDelay"><twSlack>68.399</twSlack><twSrc BELType="PAD">data_ppi&lt;5&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_5</twDest><twClkDel>-0.002</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>data_ppi&lt;5&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;5&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>data_ppi&lt;5&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>P197.PAD</twSrcSite><twPathDel><twSite>P197.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">6.599</twDelInfo><twComp>data_ppi&lt;5&gt;</twComp><twBEL>data_ppi&lt;5&gt;</twBEL><twBEL>XLXI_72/I_36_31</twBEL><twBEL>data_ppi&lt;5&gt;.IFD_DELAY</twBEL><twBEL>XLXI_318/data_reg_5</twBEL></twPathDel><twLogDel>6.599</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>6.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_745</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.398</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>P197.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>XLXN_745</twComp></twPathDel><twLogDel>-0.910</twLogDel><twRouteDel>0.908</twRouteDel><twTotDel>-0.002</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_6 (P196.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstOffIn anchorID="107" twDataPathType="twDataPathMaxDelay"><twSlack>68.399</twSlack><twSrc BELType="PAD">data_ppi&lt;6&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_6</twDest><twClkDel>-0.002</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>data_ppi&lt;6&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;6&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>data_ppi&lt;6&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>P196.PAD</twSrcSite><twPathDel><twSite>P196.ICLK1</twSite><twDelType>Tiopickd</twDelType><twDelInfo twEdge="twFalling">6.599</twDelInfo><twComp>data_ppi&lt;6&gt;</twComp><twBEL>data_ppi&lt;6&gt;</twBEL><twBEL>XLXI_72/I_36_32</twBEL><twBEL>data_ppi&lt;6&gt;.IFD_DELAY</twBEL><twBEL>XLXI_318/data_reg_6</twBEL></twPathDel><twLogDel>6.599</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>6.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_745</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.398</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>P196.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>XLXN_745</twComp></twPathDel><twLogDel>-0.910</twLogDel><twRouteDel>0.908</twRouteDel><twTotDel>-0.002</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_0 (P205.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstOffIn anchorID="109" twDataPathType="twDataPathMinDelay"><twSlack>-21.909</twSlack><twSrc BELType="PAD">data_ppi&lt;0&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_0</twDest><twClkDel>0.903</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>data_ppi&lt;0&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;0&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>data_ppi&lt;0&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>P205.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P205.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.994</twDelInfo><twComp>data_ppi&lt;0&gt;</twComp><twBEL>data_ppi&lt;0&gt;</twBEL><twBEL>XLXI_72/I_36_37</twBEL><twBEL>data_ppi&lt;0&gt;.IFD_DELAY</twBEL><twBEL>XLXI_318/data_reg_0</twBEL></twPathDel><twLogDel>3.994</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_745</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.260</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>P205.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>XLXN_745</twComp></twPathDel><twLogDel>-0.255</twLogDel><twRouteDel>1.158</twRouteDel><twTotDel>0.903</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_1 (P203.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstOffIn anchorID="111" twDataPathType="twDataPathMinDelay"><twSlack>-21.904</twSlack><twSrc BELType="PAD">data_ppi&lt;1&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_1</twDest><twClkDel>0.898</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>data_ppi&lt;1&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;1&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>data_ppi&lt;1&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>P203.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P203.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.994</twDelInfo><twComp>data_ppi&lt;1&gt;</twComp><twBEL>data_ppi&lt;1&gt;</twBEL><twBEL>XLXI_72/I_36_36</twBEL><twBEL>data_ppi&lt;1&gt;.IFD_DELAY</twBEL><twBEL>XLXI_318/data_reg_1</twBEL></twPathDel><twLogDel>3.994</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_745</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.260</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>P203.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>XLXN_745</twComp></twPathDel><twLogDel>-0.255</twLogDel><twRouteDel>1.153</twRouteDel><twTotDel>0.898</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_318/data_reg_2 (P202.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstOffIn anchorID="113" twDataPathType="twDataPathMinDelay"><twSlack>-21.904</twSlack><twSrc BELType="PAD">data_ppi&lt;2&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_2</twDest><twClkDel>0.898</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>data_ppi&lt;2&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;2&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>data_ppi&lt;2&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>P202.PAD</twSrcSite><twPathDel twHoldTime="TRUE"><twSite>P202.ICLK1</twSite><twDelType>Tioickpd</twDelType><twDelInfo twEdge="twFalling">3.994</twDelInfo><twComp>data_ppi&lt;2&gt;</twComp><twBEL>data_ppi&lt;2&gt;</twBEL><twBEL>XLXI_72/I_36_35</twBEL><twBEL>data_ppi&lt;2&gt;.IFD_DELAY</twBEL><twBEL>XLXI_318/data_reg_2</twBEL></twPathDel><twLogDel>3.994</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>3.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_745</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>XLXI_366</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>XLXN_757</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK180</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.260</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK180_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK180_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>P202.ICLK1</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>XLXN_745</twComp></twPathDel><twLogDel>-0.255</twLogDel><twRouteDel>1.153</twRouteDel><twTotDel>0.898</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="114"><twConstRollup name="TS_F20MHz" fullName="TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;" type="origin" depth="0" requirement="50.000" prefType="period" actual="20.000" actualRollup="56.094" errors="0" errorRollup="4" items="0" itemsRollup="33582"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLK90_BUF" fullName="TS_XLXI_6_XLXI_12_CLK90_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK90_BUF&quot;         TS_F20MHz PHASE 12.5 ns HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="6.123" actualRollup="N/A" errors="0" errorRollup="0" items="107" itemsRollup="0"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLK180_BUF" fullName="TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;         TS_F20MHz PHASE 25 ns HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="16.931" actualRollup="N/A" errors="0" errorRollup="0" items="998" itemsRollup="0"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLKFX_BUF" fullName="TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;         TS_F20MHz / 3 HIGH 50%;" type="child" depth="1" requirement="16.667" prefType="period" actual="18.698" actualRollup="N/A" errors="4" errorRollup="0" items="32477" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="115">3</twUnmetConstCnt><twDataSheet anchorID="116" twNameLen="15"><twSUH2ClkList anchorID="117" twDestWidth="11" twPhaseWidth="8"><twDest>F20MHz</twDest><twSUH2Clk ><twSrc>data_ppi8</twSrc><twSUHTime twInternalClk ="XLXN_745" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.412</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.893</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;0&gt;</twSrc><twSUHTime twInternalClk ="XLXN_745" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.426</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.909</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;1&gt;</twSrc><twSUHTime twInternalClk ="XLXN_745" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.421</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.904</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;2&gt;</twSrc><twSUHTime twInternalClk ="XLXN_745" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.421</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.904</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;3&gt;</twSrc><twSUHTime twInternalClk ="XLXN_745" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.405</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.884</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;4&gt;</twSrc><twSUHTime twInternalClk ="XLXN_745" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.405</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.884</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;5&gt;</twSrc><twSUHTime twInternalClk ="XLXN_745" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.399</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.878</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;6&gt;</twSrc><twSUHTime twInternalClk ="XLXN_745" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.399</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.878</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;7&gt;</twSrc><twSUHTime twInternalClk ="XLXN_745" twClkPhase ="25.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.388</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.865</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="118" twDestWidth="6"><twDest>F20MHz</twDest><twClk2SU><twSrc>F20MHz</twSrc><twRiseRise>10.212</twRiseRise><twFallRise>4.763</twFallRise><twRiseFall>9.349</twRiseFall><twFallFall>9.496</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="119" twDestWidth="9" twWorstWindow="3.481" twWorstSetup="-18.412" twWorstHold="21.893" twWorstSetupSlack="68.412" twWorstHoldSlack="-21.893" ><twConstName>OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>data_ppi8</twSrc><twSUHSlackTime twSetupSlack = "68.412" twHoldSlack = "-21.893" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.412</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.893</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="120" twDestWidth="11" twWorstWindow="3.521" twWorstSetup="-18.388" twWorstHold="21.909" twWorstSetupSlack="68.388" twWorstHoldSlack="-21.909" ><twConstName>TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>data_ppi&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "68.426" twHoldSlack = "-21.909" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.426</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.909</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "68.421" twHoldSlack = "-21.904" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.421</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.904</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "68.421" twHoldSlack = "-21.904" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.421</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.904</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "68.405" twHoldSlack = "-21.884" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.405</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.884</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "68.405" twHoldSlack = "-21.884" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.405</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.884</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "68.399" twHoldSlack = "-21.878" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.399</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.878</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "68.399" twHoldSlack = "-21.878" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.399</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.878</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "68.388" twHoldSlack = "-21.865" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-18.388</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">21.865</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="121"><twErrCnt>13</twErrCnt><twScore>198810</twScore><twSetupScore>1811</twSetupScore><twHoldScore>196999</twHoldScore><twConstCov><twPathCnt>33591</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5050</twConnCnt></twConstCov><twStats anchorID="122"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov 11 10:49:07 2013 </twTimestamp></twFoot><twClientInfo anchorID="123"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 191 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
