{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367786166960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367786166962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  5 16:36:06 2013 " "Processing started: Sun May  5 16:36:06 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367786166962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367786166962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EISDSPProc -c EISDSPProc " "Command: quartus_map --read_settings_files=on --write_settings_files=off EISDSPProc -c EISDSPProc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367786166962 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1367786167245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" { { "Info" "ISGN_ENTITY_NAME" "1 EISDSP " "Found entity 1: EISDSP" {  } { { "../ccorr/EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367786167472 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(1244) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(1244)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167479 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(1244) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(1244)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167479 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(1244) " "Unrecognized synthesis attribute \"of\" at dft_top.v(1244)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167479 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(1244) " "Unrecognized synthesis attribute \"control\" at dft_top.v(1244)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167479 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(1244) " "Unrecognized synthesis attribute \"is\" at dft_top.v(1244)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167480 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(1924) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(1924)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1924 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167483 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(1924) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(1924)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1924 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167483 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(1924) " "Unrecognized synthesis attribute \"of\" at dft_top.v(1924)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1924 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167483 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(1924) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(1924)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1924 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167483 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(1924) " "Unrecognized synthesis attribute \"is\" at dft_top.v(1924)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1924 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167484 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(2442) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(2442)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2442 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167487 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(2442) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(2442)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2442 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167487 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(2442) " "Unrecognized synthesis attribute \"of\" at dft_top.v(2442)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2442 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167487 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(2442) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(2442)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2442 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167487 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(2442) " "Unrecognized synthesis attribute \"is\" at dft_top.v(2442)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2442 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167487 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(2962) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(2962)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2962 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167490 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(2962) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(2962)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2962 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167490 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(2962) " "Unrecognized synthesis attribute \"of\" at dft_top.v(2962)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2962 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167490 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(2962) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(2962)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2962 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167490 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(2962) " "Unrecognized synthesis attribute \"is\" at dft_top.v(2962)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 2962 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167491 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3480) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3480)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167493 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3480) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3480)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167493 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3480) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3480)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167493 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(3480) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(3480)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167493 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3480) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3480)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167494 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3496) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167494 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style dft_top.v(3496) " "Unrecognized synthesis attribute \"ram_style\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167494 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3496) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167494 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mem dft_top.v(3496) " "Unrecognized synthesis attribute \"mem\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167494 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3496) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167495 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "block dft_top.v(3496) " "Unrecognized synthesis attribute \"block\" at dft_top.v(3496)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3496 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167495 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3520) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167495 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style dft_top.v(3520) " "Unrecognized synthesis attribute \"ram_style\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167495 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3520) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167495 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mem dft_top.v(3520) " "Unrecognized synthesis attribute \"mem\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167496 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3520) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167496 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "distributed dft_top.v(3520) " "Unrecognized synthesis attribute \"distributed\" at dft_top.v(3520)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3520 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167496 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3721) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3721)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3721 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167497 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3721) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3721)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3721 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167497 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3721) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3721)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3721 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167497 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(3721) " "Unrecognized synthesis attribute \"control\" at dft_top.v(3721)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3721 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167497 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3721) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3721)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3721 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167497 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3891) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3891)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3891 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167498 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3891) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3891)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3891 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167498 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3891) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3891)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3891 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167498 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(3891) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(3891)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3891 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167499 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3891) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3891)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3891 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167499 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3899) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3899)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3899 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167499 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3899) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3899)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3899 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167499 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3899) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3899)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3899 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167499 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(3899) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(3899)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3899 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167499 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3899) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3899)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3899 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167500 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3909) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3909)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167500 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3909) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3909)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167500 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3909) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3909)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167500 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(3909) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(3909)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167500 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3909) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3909)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167500 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3917) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3917)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3917 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167501 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3917) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3917)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3917 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167501 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3917) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3917)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3917 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167501 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(3917) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(3917)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3917 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167501 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3917) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3917)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3917 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167501 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3982) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3982)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3982 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3982) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3982)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3982 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3982) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3982)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3982 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(3982) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(3982)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3982 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3982) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3982)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3982 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4002) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4002)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4002 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167503 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4002) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4002)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4002 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167503 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4002) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4002)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4002 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167503 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(4002) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(4002)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4002 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167503 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4002) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4002)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4002 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167503 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4312) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4312)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4312 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167505 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4312) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4312)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4312 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167505 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4312) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4312)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4312 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167505 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(4312) " "Unrecognized synthesis attribute \"control\" at dft_top.v(4312)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4312 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167505 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4312) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4312)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4312 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167505 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4484) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4484)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4484 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167506 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4484) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4484)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4484 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167506 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4484) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4484)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4484 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167507 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(4484) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(4484)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4484 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167507 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4484) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4484)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4484 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167507 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4494) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4494)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4494 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167507 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4494) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4494)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4494 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167507 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4494) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4494)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4494 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167508 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(4494) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(4494)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4494 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167508 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4494) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4494)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4494 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167508 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4506) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4506)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4506 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167508 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4506) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4506)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4506 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167508 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4506) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4506)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4506 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167509 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(4506) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(4506)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4506 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167509 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4506) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4506)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4506 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167509 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4516) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4516)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4516 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167509 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4516) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4516)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4516 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167509 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4516) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4516)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4516 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167509 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(4516) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(4516)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4516 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167510 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4516) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4516)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4516 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167510 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4583) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167510 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4583) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167510 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4583) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167511 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(4583) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(4583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167511 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4583) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167511 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4605) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4605)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167511 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4605) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4605)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167511 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4605) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4605)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167511 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(4605) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(4605)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167512 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4605) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4605)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4605 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167512 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(4919) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(4919)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167513 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(4919) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(4919)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167513 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(4919) " "Unrecognized synthesis attribute \"of\" at dft_top.v(4919)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167514 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(4919) " "Unrecognized synthesis attribute \"control\" at dft_top.v(4919)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167514 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(4919) " "Unrecognized synthesis attribute \"is\" at dft_top.v(4919)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4919 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167514 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5095) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5095)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5095 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167515 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5095) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5095)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5095 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167515 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5095) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5095)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5095 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167515 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(5095) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(5095)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5095 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167515 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5095) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5095)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5095 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167515 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5109) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5109)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167516 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5109) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5109)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167516 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5109) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5109)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167516 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(5109) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(5109)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167516 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5109) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5109)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5109 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167516 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5125) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5125)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5125 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167517 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5125) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5125)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5125 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167517 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5125) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5125)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5125 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167517 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(5125) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(5125)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5125 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167517 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5125) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5125)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5125 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167517 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5139) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5139)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167518 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5139) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5139)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167518 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5139) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5139)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167518 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(5139) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(5139)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167518 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5139) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5139)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167518 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5210) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5210)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167519 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5210) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5210)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167519 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5210) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5210)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167519 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(5210) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(5210)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167519 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5210) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5210)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5210 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167519 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5236) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5236)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5236 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5236) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5236)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5236 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5236) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5236)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5236 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(5236) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(5236)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5236 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5236) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5236)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5236 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167520 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5558) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5558)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5558 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167522 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5558) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5558)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5558 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167522 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5558) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5558)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5558 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167522 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(5558) " "Unrecognized synthesis attribute \"control\" at dft_top.v(5558)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5558 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167522 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5558) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5558)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5558 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167523 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5742) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167523 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5742) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167524 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5742) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167524 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(5742) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(5742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167524 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5742) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167524 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5764) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5764)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5764 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167524 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5764) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5764)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5764 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167525 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5764) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5764)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5764 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167525 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(5764) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(5764)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5764 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167525 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5764) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5764)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5764 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167525 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5788) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5788)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5788 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167525 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5788) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5788)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5788 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167526 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5788) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5788)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5788 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167526 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(5788) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(5788)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5788 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167526 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5788) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5788)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5788 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167526 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5810) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5810)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5810 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167526 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5810) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5810)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5810 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167527 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5810) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5810)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5810 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167527 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(5810) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(5810)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5810 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167527 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5810) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5810)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5810 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167527 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5889) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5889)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5889 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167528 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5889) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5889)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5889 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167528 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5889) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5889)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5889 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167528 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(5889) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(5889)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5889 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167528 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5889) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5889)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5889 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167528 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5923) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5923)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5923 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167529 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5923) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5923)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5923 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167529 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5923) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5923)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5923 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167529 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(5923) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(5923)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5923 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167529 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5923) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5923)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5923 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167529 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6261) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6261)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6261 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167531 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6261) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6261)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6261 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167531 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6261) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6261)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6261 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167531 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(6261) " "Unrecognized synthesis attribute \"control\" at dft_top.v(6261)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6261 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167531 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6261) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6261)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6261 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167531 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6461) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6461)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6461 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167532 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6461) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6461)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6461 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167533 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6461) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6461)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6461 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167533 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(6461) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(6461)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6461 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167533 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6461) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6461)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6461 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167533 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6499) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6499)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6499 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167533 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6499) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6499)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6499 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167534 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6499) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6499)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6499 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167534 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(6499) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(6499)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6499 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167534 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6499) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6499)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6499 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167534 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6539) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6539)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6539 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167535 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6539) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6539)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6539 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167535 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6539) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6539)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6539 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167536 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(6539) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(6539)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6539 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167536 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6539) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6539)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6539 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167536 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6577) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6577)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6577 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167536 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6577) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6577)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6577 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167536 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6577) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6577)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6577 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167537 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(6577) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(6577)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6577 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167537 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6577) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6577)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6577 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167537 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6672) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6672)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6672 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167537 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6672) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6672)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6672 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167538 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6672) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6672)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6672 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167538 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(6672) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(6672)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6672 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167538 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6672) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6672)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6672 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167538 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(6722) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(6722)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6722 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167539 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(6722) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(6722)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6722 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167539 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(6722) " "Unrecognized synthesis attribute \"of\" at dft_top.v(6722)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6722 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167539 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(6722) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(6722)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6722 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167539 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(6722) " "Unrecognized synthesis attribute \"is\" at dft_top.v(6722)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6722 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167539 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7092) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7092)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7092 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167541 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7092) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7092)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7092 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167541 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7092) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7092)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7092 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167541 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(7092) " "Unrecognized synthesis attribute \"control\" at dft_top.v(7092)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7092 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167542 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7092) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7092)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7092 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167542 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7324) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7324)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7324 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167543 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7324) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7324)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7324 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167543 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7324) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7324)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7324 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167543 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(7324) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(7324)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7324 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167543 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7324) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7324)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7324 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167544 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7394) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7394)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7394 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167544 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7394) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7394)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7394 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167544 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7394) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7394)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7394 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167544 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(7394) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(7394)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7394 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167545 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7394) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7394)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7394 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167545 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7466) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7466)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7466 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167545 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7466) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7466)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7466 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167545 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7466) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7466)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7466 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167546 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(7466) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(7466)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7466 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167546 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7466) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7466)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7466 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167546 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7536) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7536)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7536 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167547 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7536) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7536)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7536 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167547 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7536) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7536)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7536 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167547 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(7536) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(7536)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7536 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167547 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7536) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7536)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7536 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167547 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7663) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7663)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7663 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167548 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7663) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7663)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7663 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167548 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7663) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7663)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7663 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167548 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(7663) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(7663)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7663 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167548 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7663) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7663)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7663 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167549 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(7745) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(7745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167549 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(7745) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(7745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167549 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(7745) " "Unrecognized synthesis attribute \"of\" at dft_top.v(7745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167549 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(7745) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(7745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167550 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(7745) " "Unrecognized synthesis attribute \"is\" at dft_top.v(7745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167550 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(8179) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(8179)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167552 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(8179) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(8179)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167552 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(8179) " "Unrecognized synthesis attribute \"of\" at dft_top.v(8179)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167552 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(8179) " "Unrecognized synthesis attribute \"control\" at dft_top.v(8179)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167552 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(8179) " "Unrecognized synthesis attribute \"is\" at dft_top.v(8179)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167552 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(8475) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(8475)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167554 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(8475) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(8475)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167554 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(8475) " "Unrecognized synthesis attribute \"of\" at dft_top.v(8475)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167554 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(8475) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(8475)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167554 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(8475) " "Unrecognized synthesis attribute \"is\" at dft_top.v(8475)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8475 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167554 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(8609) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(8609)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8609 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167555 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(8609) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(8609)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8609 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167555 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(8609) " "Unrecognized synthesis attribute \"of\" at dft_top.v(8609)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8609 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167556 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(8609) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(8609)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8609 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167556 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(8609) " "Unrecognized synthesis attribute \"is\" at dft_top.v(8609)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8609 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167556 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(8745) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(8745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(8745) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(8745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(8745) " "Unrecognized synthesis attribute \"of\" at dft_top.v(8745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(8745) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(8745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(8745) " "Unrecognized synthesis attribute \"is\" at dft_top.v(8745)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(8879) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(8879)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167558 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(8879) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(8879)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167558 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(8879) " "Unrecognized synthesis attribute \"of\" at dft_top.v(8879)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167559 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(8879) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(8879)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167559 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(8879) " "Unrecognized synthesis attribute \"is\" at dft_top.v(8879)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167559 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(9070) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(9070)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9070 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167560 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(9070) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(9070)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9070 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167560 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(9070) " "Unrecognized synthesis attribute \"of\" at dft_top.v(9070)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9070 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167560 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(9070) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(9070)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9070 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167560 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(9070) " "Unrecognized synthesis attribute \"is\" at dft_top.v(9070)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9070 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167560 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(9216) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(9216)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9216 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167561 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(9216) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(9216)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9216 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167561 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(9216) " "Unrecognized synthesis attribute \"of\" at dft_top.v(9216)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9216 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167561 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(9216) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(9216)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9216 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167562 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(9216) " "Unrecognized synthesis attribute \"is\" at dft_top.v(9216)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9216 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167562 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(9778) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(9778)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9778 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167564 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(9778) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(9778)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9778 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167564 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(9778) " "Unrecognized synthesis attribute \"of\" at dft_top.v(9778)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9778 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167565 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(9778) " "Unrecognized synthesis attribute \"control\" at dft_top.v(9778)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9778 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167565 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(9778) " "Unrecognized synthesis attribute \"is\" at dft_top.v(9778)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9778 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167565 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(10202) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(10202)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10202 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167567 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(10202) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(10202)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10202 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167567 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(10202) " "Unrecognized synthesis attribute \"of\" at dft_top.v(10202)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10202 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167567 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(10202) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(10202)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10202 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167567 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(10202) " "Unrecognized synthesis attribute \"is\" at dft_top.v(10202)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10202 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167568 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(10464) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(10464)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167569 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(10464) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(10464)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167569 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(10464) " "Unrecognized synthesis attribute \"of\" at dft_top.v(10464)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167569 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(10464) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(10464)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167569 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(10464) " "Unrecognized synthesis attribute \"is\" at dft_top.v(10464)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167570 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(10728) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(10728)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10728 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167571 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(10728) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(10728)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10728 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167571 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(10728) " "Unrecognized synthesis attribute \"of\" at dft_top.v(10728)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10728 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167571 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(10728) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(10728)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10728 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167571 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(10728) " "Unrecognized synthesis attribute \"is\" at dft_top.v(10728)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10728 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167572 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(10990) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(10990)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10990 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167573 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(10990) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(10990)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10990 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167573 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(10990) " "Unrecognized synthesis attribute \"of\" at dft_top.v(10990)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10990 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167573 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(10990) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(10990)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10990 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167574 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(10990) " "Unrecognized synthesis attribute \"is\" at dft_top.v(10990)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10990 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167574 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(11309) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(11309)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167575 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(11309) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(11309)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167575 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(11309) " "Unrecognized synthesis attribute \"of\" at dft_top.v(11309)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167575 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(11309) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(11309)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167575 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(11309) " "Unrecognized synthesis attribute \"is\" at dft_top.v(11309)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167576 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(11583) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(11583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167577 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(11583) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(11583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167577 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(11583) " "Unrecognized synthesis attribute \"of\" at dft_top.v(11583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167577 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(11583) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(11583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167577 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(11583) " "Unrecognized synthesis attribute \"is\" at dft_top.v(11583)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167577 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(12401) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(12401)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167580 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(12401) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(12401)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167581 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(12401) " "Unrecognized synthesis attribute \"of\" at dft_top.v(12401)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167581 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(12401) " "Unrecognized synthesis attribute \"control\" at dft_top.v(12401)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167581 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(12401) " "Unrecognized synthesis attribute \"is\" at dft_top.v(12401)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167581 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(13081) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(13081)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13081 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167584 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(13081) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(13081)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13081 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167584 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(13081) " "Unrecognized synthesis attribute \"of\" at dft_top.v(13081)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13081 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167585 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(13081) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(13081)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13081 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167585 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(13081) " "Unrecognized synthesis attribute \"is\" at dft_top.v(13081)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13081 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167585 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(13599) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(13599)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13599 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167587 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(13599) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(13599)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13599 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167588 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(13599) " "Unrecognized synthesis attribute \"of\" at dft_top.v(13599)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13599 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167588 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(13599) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(13599)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13599 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167588 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(13599) " "Unrecognized synthesis attribute \"is\" at dft_top.v(13599)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 13599 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167588 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(14119) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(14119)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167591 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(14119) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(14119)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167591 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(14119) " "Unrecognized synthesis attribute \"of\" at dft_top.v(14119)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167591 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(14119) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(14119)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167591 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(14119) " "Unrecognized synthesis attribute \"is\" at dft_top.v(14119)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167591 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(14637) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(14637)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14637 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167594 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(14637) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(14637)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14637 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167594 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(14637) " "Unrecognized synthesis attribute \"of\" at dft_top.v(14637)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14637 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167594 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(14637) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(14637)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14637 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167594 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(14637) " "Unrecognized synthesis attribute \"is\" at dft_top.v(14637)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14637 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167595 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(15212) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(15212)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167596 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(15212) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(15212)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167597 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(15212) " "Unrecognized synthesis attribute \"of\" at dft_top.v(15212)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167597 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(15212) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(15212)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167597 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(15212) " "Unrecognized synthesis attribute \"is\" at dft_top.v(15212)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15212 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167597 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(15742) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(15742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167599 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(15742) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(15742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167599 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(15742) " "Unrecognized synthesis attribute \"of\" at dft_top.v(15742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167599 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(15742) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(15742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167599 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(15742) " "Unrecognized synthesis attribute \"is\" at dft_top.v(15742)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15742 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167600 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(16560) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(16560)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16560 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167603 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(16560) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(16560)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16560 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167603 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(16560) " "Unrecognized synthesis attribute \"of\" at dft_top.v(16560)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16560 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167603 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "control dft_top.v(16560) " "Unrecognized synthesis attribute \"control\" at dft_top.v(16560)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16560 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167603 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(16560) " "Unrecognized synthesis attribute \"is\" at dft_top.v(16560)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16560 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167603 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(17240) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(17240)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17240 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167606 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(17240) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(17240)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17240 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167607 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(17240) " "Unrecognized synthesis attribute \"of\" at dft_top.v(17240)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17240 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167607 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd0 dft_top.v(17240) " "Unrecognized synthesis attribute \"s1rd0\" at dft_top.v(17240)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17240 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167607 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(17240) " "Unrecognized synthesis attribute \"is\" at dft_top.v(17240)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17240 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167607 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(17758) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(17758)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17758 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167610 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(17758) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(17758)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17758 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167610 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(17758) " "Unrecognized synthesis attribute \"of\" at dft_top.v(17758)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17758 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167610 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s1rd1 dft_top.v(17758) " "Unrecognized synthesis attribute \"s1rd1\" at dft_top.v(17758)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17758 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167610 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(17758) " "Unrecognized synthesis attribute \"is\" at dft_top.v(17758)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 17758 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167610 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(18278) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(18278)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18278 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167613 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(18278) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(18278)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18278 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167613 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(18278) " "Unrecognized synthesis attribute \"of\" at dft_top.v(18278)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18278 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167613 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr0 dft_top.v(18278) " "Unrecognized synthesis attribute \"s2wr0\" at dft_top.v(18278)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18278 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167613 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(18278) " "Unrecognized synthesis attribute \"is\" at dft_top.v(18278)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18278 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167614 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(18796) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(18796)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18796 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167616 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(18796) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(18796)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18796 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167616 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(18796) " "Unrecognized synthesis attribute \"of\" at dft_top.v(18796)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18796 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167616 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "s2wr1 dft_top.v(18796) " "Unrecognized synthesis attribute \"s2wr1\" at dft_top.v(18796)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18796 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167617 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(18796) " "Unrecognized synthesis attribute \"is\" at dft_top.v(18796)" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18796 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1367786167617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dft_top.v 88 88 " "Found 88 design units, including 88 entities, in source file dft_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dft_testbench " "Found entity 1: dft_testbench" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "2 dft_top " "Found entity 2: dft_top" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "3 rc14469 " "Found entity 3: rc14469" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "4 swNet14467 " "Found entity 4: swNet14467" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "5 perm14467 " "Found entity 5: perm14467" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "6 memMod " "Found entity 6: memMod" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "7 memMod_dist " "Found entity 7: memMod_dist" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "8 shiftRegFIFO " "Found entity 8: shiftRegFIFO" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "9 nextReg " "Found entity 9: nextReg" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "10 codeBlock14471 " "Found entity 10: codeBlock14471" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3583 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "11 rc14551 " "Found entity 11: rc14551" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "12 swNet14549 " "Found entity 12: swNet14549" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "13 perm14549 " "Found entity 13: perm14549" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "14 DirSum_14726 " "Found entity 14: DirSum_14726" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3923 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "15 D36 " "Found entity 15: D36" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "16 D34 " "Found entity 16: D34" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3987 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "17 codeBlock14554 " "Found entity 17: codeBlock14554" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "18 codeBlock14729 " "Found entity 18: codeBlock14729" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "19 rc14809 " "Found entity 19: rc14809" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "20 swNet14807 " "Found entity 20: swNet14807" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "21 perm14807 " "Found entity 21: perm14807" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "22 DirSum_14992 " "Found entity 22: DirSum_14992" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "23 D32 " "Found entity 23: D32" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "24 D30 " "Found entity 24: D30" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "25 codeBlock14812 " "Found entity 25: codeBlock14812" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4612 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "26 codeBlock14995 " "Found entity 26: codeBlock14995" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4775 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "27 rc15075 " "Found entity 27: rc15075" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4848 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "28 swNet15073 " "Found entity 28: swNet15073" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4887 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "29 perm15073 " "Found entity 29: perm15073" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4938 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "30 DirSum_15274 " "Found entity 30: DirSum_15274" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "31 D28 " "Found entity 31: D28" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "32 D26 " "Found entity 32: D26" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "33 codeBlock15078 " "Found entity 33: codeBlock15078" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "34 codeBlock15277 " "Found entity 34: codeBlock15277" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "35 rc15357 " "Found entity 35: rc15357" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "36 swNet15355 " "Found entity 36: swNet15355" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "37 perm15355 " "Found entity 37: perm15355" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "38 DirSum_15588 " "Found entity 38: DirSum_15588" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5816 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "39 D24 " "Found entity 39: D24" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "40 D22 " "Found entity 40: D22" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5894 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "41 codeBlock15360 " "Found entity 41: codeBlock15360" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "42 codeBlock15591 " "Found entity 42: codeBlock15591" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6093 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "43 rc15671 " "Found entity 43: rc15671" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "44 swNet15669 " "Found entity 44: swNet15669" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "45 perm15669 " "Found entity 45: perm15669" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "46 DirSum_15966 " "Found entity 46: DirSum_15966" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6583 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "47 D20 " "Found entity 47: D20" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "48 D18 " "Found entity 48: D18" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "49 codeBlock15674 " "Found entity 49: codeBlock15674" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "50 codeBlock15969 " "Found entity 50: codeBlock15969" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6892 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "51 rc16049 " "Found entity 51: rc16049" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6965 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "52 swNet16047 " "Found entity 52: swNet16047" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7004 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "53 perm16047 " "Found entity 53: perm16047" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "54 DirSum_16472 " "Found entity 54: DirSum_16472" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "55 D16 " "Found entity 55: D16" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7586 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "56 D14 " "Found entity 56: D14" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "57 codeBlock16052 " "Found entity 57: codeBlock16052" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "58 codeBlock16475 " "Found entity 58: codeBlock16475" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "59 rc16555 " "Found entity 59: rc16555" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7988 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "60 swNet16553 " "Found entity 60: swNet16553" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "61 perm16553 " "Found entity 61: perm16553" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "62 DirSum_17234 " "Found entity 62: DirSum_17234" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8885 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "63 D10 " "Found entity 63: D10" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8929 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "64 D12 " "Found entity 64: D12" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9075 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "65 codeBlock16558 " "Found entity 65: codeBlock16558" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "66 codeBlock17237 " "Found entity 66: codeBlock17237" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "67 rc17317 " "Found entity 67: rc17317" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "68 swNet17315 " "Found entity 68: swNet17315" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "69 perm17315 " "Found entity 69: perm17315" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "70 DirSum_18508 " "Found entity 70: DirSum_18508" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 10996 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "71 D8 " "Found entity 71: D8" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11040 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "72 D6 " "Found entity 72: D6" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "73 codeBlock17320 " "Found entity 73: codeBlock17320" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "74 codeBlock18511 " "Found entity 74: codeBlock18511" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "75 rc18591 " "Found entity 75: rc18591" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11826 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "76 swNet18589 " "Found entity 76: swNet18589" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 11865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "77 perm18589 " "Found entity 77: perm18589" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "78 DirSum_20805 " "Found entity 78: DirSum_20805" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "79 D4 " "Found entity 79: D4" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 14687 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "80 D2 " "Found entity 80: D2" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "81 codeBlock18593 " "Found entity 81: codeBlock18593" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "82 codeBlock20808 " "Found entity 82: codeBlock20808" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "83 rc20888 " "Found entity 83: rc20888" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 15985 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "84 swNet20886 " "Found entity 84: swNet20886" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16024 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "85 perm20886 " "Found entity 85: perm20886" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16579 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "86 multfix " "Found entity 86: multfix" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18801 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "87 addfxp " "Found entity 87: addfxp" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18827 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""} { "Info" "ISGN_ENTITY_NAME" "88 subfxp " "Found entity 88: subfxp" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 18849 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367786167628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367786167628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm0_d dft_top.v(1309) " "Verilog HDL Implicit Net warning at dft_top.v(1309): created implicit net for \"tm0_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1309 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167634 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm0_dd dft_top.v(1310) " "Verilog HDL Implicit Net warning at dft_top.v(1310): created implicit net for \"tm0_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 1310 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167634 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm1_d dft_top.v(3786) " "Verilog HDL Implicit Net warning at dft_top.v(3786): created implicit net for \"tm1_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3786 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm1_dd dft_top.v(3787) " "Verilog HDL Implicit Net warning at dft_top.v(3787): created implicit net for \"tm1_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 3787 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm6_d dft_top.v(4377) " "Verilog HDL Implicit Net warning at dft_top.v(4377): created implicit net for \"tm6_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4377 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm6_dd dft_top.v(4378) " "Verilog HDL Implicit Net warning at dft_top.v(4378): created implicit net for \"tm6_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4378 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm11_d dft_top.v(4984) " "Verilog HDL Implicit Net warning at dft_top.v(4984): created implicit net for \"tm11_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4984 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm11_dd dft_top.v(4985) " "Verilog HDL Implicit Net warning at dft_top.v(4985): created implicit net for \"tm11_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 4985 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm16_d dft_top.v(5623) " "Verilog HDL Implicit Net warning at dft_top.v(5623): created implicit net for \"tm16_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5623 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm16_dd dft_top.v(5624) " "Verilog HDL Implicit Net warning at dft_top.v(5624): created implicit net for \"tm16_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 5624 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm21_d dft_top.v(6326) " "Verilog HDL Implicit Net warning at dft_top.v(6326): created implicit net for \"tm21_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6326 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm21_dd dft_top.v(6327) " "Verilog HDL Implicit Net warning at dft_top.v(6327): created implicit net for \"tm21_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 6327 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm26_d dft_top.v(7157) " "Verilog HDL Implicit Net warning at dft_top.v(7157): created implicit net for \"tm26_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm26_dd dft_top.v(7158) " "Verilog HDL Implicit Net warning at dft_top.v(7158): created implicit net for \"tm26_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 7158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm31_d dft_top.v(8244) " "Verilog HDL Implicit Net warning at dft_top.v(8244): created implicit net for \"tm31_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm31_dd dft_top.v(8245) " "Verilog HDL Implicit Net warning at dft_top.v(8245): created implicit net for \"tm31_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 8245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm36_d dft_top.v(9843) " "Verilog HDL Implicit Net warning at dft_top.v(9843): created implicit net for \"tm36_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9843 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm36_dd dft_top.v(9844) " "Verilog HDL Implicit Net warning at dft_top.v(9844): created implicit net for \"tm36_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 9844 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm41_d dft_top.v(12466) " "Verilog HDL Implicit Net warning at dft_top.v(12466): created implicit net for \"tm41_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12466 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm41_dd dft_top.v(12467) " "Verilog HDL Implicit Net warning at dft_top.v(12467): created implicit net for \"tm41_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 12467 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm46_d dft_top.v(16625) " "Verilog HDL Implicit Net warning at dft_top.v(16625): created implicit net for \"tm46_d\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16625 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167639 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tm46_dd dft_top.v(16626) " "Verilog HDL Implicit Net warning at dft_top.v(16626): created implicit net for \"tm46_dd\"" {  } { { "dft_top.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/fft_Test/dft_top.v" 16626 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1367786167640 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "EISDSPProc " "Top-level design entity \"EISDSPProc\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 -1 1367786168034 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  400 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 400 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367786168206 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May  5 16:36:08 2013 " "Processing ended: Sun May  5 16:36:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367786168206 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367786168206 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367786168206 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367786168206 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 400 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 400 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367786168860 ""}
