# PTPX name mapping file
# created using Synopsys Power Compiler L-2016.03-SP5-5 */
# design deconv_kernel_estimator_top_level
# 
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_clk} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_clk}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_reset} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_reset}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_stb} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_stb}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_aux} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_aux}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_xval[15]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_xval[15]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_xval[14]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_xval[14]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_xval[13]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_xval[13]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_xval[12]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_xval[12]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_xval[11]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_xval[11]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_xval[10]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_xval[10]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_xval[9]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_xval[9]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_xval[8]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_xval[8]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_xval[7]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_xval[7]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_xval[6]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_xval[6]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_xval[5]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_xval[5]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_xval[4]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_xval[4]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_xval[3]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_xval[3]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_xval[2]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_xval[2]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_xval[1]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_xval[1]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_xval[0]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_xval[0]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_yval[15]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_yval[15]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_yval[14]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_yval[14]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_yval[13]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_yval[13]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_yval[12]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_yval[12]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_yval[11]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_yval[11]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_yval[10]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_yval[10]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_yval[9]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_yval[9]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_yval[8]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_yval[8]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_yval[7]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_yval[7]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_yval[6]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_yval[6]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_yval[5]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_yval[5]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_yval[4]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_yval[4]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_yval[3]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_yval[3]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_yval[2]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_yval[2]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_yval[1]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_yval[1]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_yval[0]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_yval[0]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_phase[15]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_phase[15]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_phase[14]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_phase[14]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_phase[13]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_phase[13]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_phase[12]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_phase[12]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_phase[11]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_phase[11]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_phase[10]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_phase[10]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_phase[9]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_phase[9]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_phase[8]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_phase[8]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_phase[7]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_phase[7]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_phase[6]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_phase[6]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_phase[5]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_phase[5]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_phase[4]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_phase[4]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_phase[3]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_phase[3]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_phase[2]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_phase[2]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_phase[1]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_phase[1]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/i_phase[0]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/i_phase[0]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_a/o_busy} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/o_busy}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_clk} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_clk}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_reset} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_reset}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_stb} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_stb}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_aux} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_aux}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_xval[15]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_xval[15]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_xval[14]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_xval[14]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_xval[13]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_xval[13]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_xval[12]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_xval[12]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_xval[11]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_xval[11]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_xval[10]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_xval[10]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_xval[9]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_xval[9]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_xval[8]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_xval[8]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_xval[7]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_xval[7]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_xval[6]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_xval[6]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_xval[5]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_xval[5]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_xval[4]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_xval[4]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_xval[3]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_xval[3]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_xval[2]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_xval[2]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_xval[1]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_xval[1]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_xval[0]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_xval[0]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_yval[15]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_yval[15]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_yval[14]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_yval[14]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_yval[13]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_yval[13]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_yval[12]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_yval[12]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_yval[11]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_yval[11]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_yval[10]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_yval[10]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_yval[9]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_yval[9]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_yval[8]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_yval[8]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_yval[7]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_yval[7]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_yval[6]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_yval[6]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_yval[5]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_yval[5]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_yval[4]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_yval[4]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_yval[3]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_yval[3]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_yval[2]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_yval[2]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_yval[1]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_yval[1]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_yval[0]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_yval[0]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_phase[15]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_phase[15]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_phase[14]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_phase[14]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_phase[13]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_phase[13]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_phase[12]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_phase[12]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_phase[11]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_phase[11]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_phase[10]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_phase[10]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_phase[9]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_phase[9]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_phase[8]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_phase[8]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_phase[7]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_phase[7]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_phase[6]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_phase[6]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_phase[5]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_phase[5]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_phase[4]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_phase[4]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_phase[3]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_phase[3]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_phase[2]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_phase[2]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_phase[1]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_phase[1]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/i_phase[0]} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/i_phase[0]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[0].cordic_polar_to_rect_inst_b/o_busy} -gate {iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/o_busy}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_clk} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_clk}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_reset} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_reset}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_stb} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_stb}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_aux} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_aux}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_xval[15]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_xval[15]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_xval[14]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_xval[14]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_xval[13]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_xval[13]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_xval[12]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_xval[12]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_xval[11]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_xval[11]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_xval[10]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_xval[10]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_xval[9]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_xval[9]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_xval[8]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_xval[8]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_xval[7]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_xval[7]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_xval[6]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_xval[6]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_xval[5]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_xval[5]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_xval[4]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_xval[4]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_xval[3]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_xval[3]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_xval[2]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_xval[2]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_xval[1]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_xval[1]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_xval[0]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_xval[0]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_yval[15]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_yval[15]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_yval[14]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_yval[14]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_yval[13]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_yval[13]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_yval[12]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_yval[12]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_yval[11]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_yval[11]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_yval[10]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_yval[10]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_yval[9]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_yval[9]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_yval[8]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_yval[8]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_yval[7]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_yval[7]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_yval[6]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_yval[6]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_yval[5]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_yval[5]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_yval[4]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_yval[4]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_yval[3]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_yval[3]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_yval[2]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_yval[2]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_yval[1]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_yval[1]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_yval[0]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_yval[0]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_phase[15]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_phase[15]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_phase[14]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_phase[14]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_phase[13]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_phase[13]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_phase[12]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_phase[12]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_phase[11]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_phase[11]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_phase[10]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_phase[10]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_phase[9]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_phase[9]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_phase[8]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_phase[8]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_phase[7]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_phase[7]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_phase[6]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_phase[6]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_phase[5]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_phase[5]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_phase[4]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_phase[4]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_phase[3]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_phase[3]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_phase[2]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_phase[2]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_phase[1]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_phase[1]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/i_phase[0]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/i_phase[0]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_a/o_busy} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/o_busy}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_clk} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_clk}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_reset} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_reset}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_stb} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_stb}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_aux} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_aux}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_xval[15]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_xval[15]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_xval[14]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_xval[14]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_xval[13]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_xval[13]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_xval[12]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_xval[12]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_xval[11]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_xval[11]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_xval[10]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_xval[10]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_xval[9]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_xval[9]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_xval[8]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_xval[8]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_xval[7]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_xval[7]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_xval[6]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_xval[6]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_xval[5]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_xval[5]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_xval[4]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_xval[4]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_xval[3]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_xval[3]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_xval[2]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_xval[2]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_xval[1]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_xval[1]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_xval[0]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_xval[0]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_yval[15]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_yval[15]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_yval[14]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_yval[14]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_yval[13]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_yval[13]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_yval[12]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_yval[12]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_yval[11]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_yval[11]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_yval[10]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_yval[10]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_yval[9]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_yval[9]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_yval[8]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_yval[8]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_yval[7]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_yval[7]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_yval[6]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_yval[6]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_yval[5]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_yval[5]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_yval[4]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_yval[4]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_yval[3]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_yval[3]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_yval[2]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_yval[2]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_yval[1]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_yval[1]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_yval[0]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_yval[0]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_phase[15]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_phase[15]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_phase[14]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_phase[14]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_phase[13]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_phase[13]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_phase[12]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_phase[12]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_phase[11]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_phase[11]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_phase[10]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_phase[10]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_phase[9]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_phase[9]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_phase[8]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_phase[8]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_phase[7]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_phase[7]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_phase[6]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_phase[6]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_phase[5]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_phase[5]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_phase[4]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_phase[4]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_phase[3]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_phase[3]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_phase[2]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_phase[2]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_phase[1]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_phase[1]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/i_phase[0]} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/i_phase[0]}
set_rtl_to_gate_name -rtl {iir_notch_filter_inst/genblk2[1].cordic_polar_to_rect_inst_b/o_busy} -gate {iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/o_busy}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[0]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[0]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[1]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[1]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[2]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[2]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[3]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[3]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[4]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[4]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[5]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[5]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[6]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[6]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[7]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[7]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[8]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[8]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[0]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[0]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[1]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[1]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[2]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[2]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[3]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[3]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[4]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[4]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[5]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[5]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[6]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[6]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[7]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[7]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[8]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[8]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/clk0} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/clk0}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/clk1} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/clk1}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/csb0} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/csb0}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/csb1} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/csb1}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[0]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[0]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[10]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[10]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[11]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[11]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[12]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[12]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[13]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[13]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[14]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[14]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[15]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[15]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[16]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[16]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[17]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[17]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[18]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[18]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[19]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[19]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[1]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[1]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[20]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[20]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[21]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[21]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[22]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[22]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[23]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[23]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[24]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[24]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[25]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[25]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[26]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[26]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[27]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[27]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[28]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[28]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[29]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[29]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[2]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[2]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[30]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[30]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[31]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[31]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[3]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[3]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[4]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[4]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[5]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[5]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[6]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[6]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[7]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[7]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[8]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[8]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[9]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[9]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/web0} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/web0}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/wmask0[0]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/wmask0[0]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/wmask0[1]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/wmask0[1]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/wmask0[2]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/wmask0[2]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/wmask0[3]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/wmask0[3]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[0]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[0]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[1]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[1]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[2]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[2]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[3]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[3]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[4]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[4]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[5]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[5]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[6]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[6]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[7]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[7]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[8]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[8]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[0]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[0]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[1]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[1]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[2]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[2]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[3]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[3]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[4]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[4]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[5]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[5]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[6]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[6]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[7]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[7]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[8]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[8]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/clk0} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/clk0}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/clk1} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/clk1}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/csb0} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/csb0}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/csb1} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/csb1}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[0]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[0]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[10]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[10]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[11]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[11]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[12]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[12]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[13]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[13]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[14]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[14]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[15]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[15]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[16]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[16]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[17]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[17]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[18]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[18]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[19]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[19]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[1]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[1]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[20]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[20]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[21]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[21]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[22]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[22]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[23]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[23]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[24]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[24]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[25]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[25]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[26]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[26]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[27]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[27]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[28]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[28]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[29]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[29]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[2]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[2]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[30]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[30]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[31]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[31]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[3]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[3]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[4]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[4]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[5]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[5]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[6]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[6]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[7]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[7]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[8]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[8]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[9]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[9]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/web0} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/web0}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/wmask0[0]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/wmask0[0]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/wmask0[1]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/wmask0[1]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/wmask0[2]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/wmask0[2]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/wmask0[3]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/wmask0[3]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[0]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[0]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[1]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[1]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[2]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[2]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[3]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[3]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[4]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[4]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[5]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[5]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[6]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[6]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[7]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[7]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[8]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[8]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[0]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[0]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[1]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[1]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[2]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[2]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[3]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[3]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[4]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[4]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[5]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[5]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[6]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[6]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[7]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[7]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[8]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[8]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/clk0} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/clk0}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/clk1} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/clk1}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/csb0} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/csb0}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/csb1} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/csb1}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[0]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[0]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[10]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[10]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[11]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[11]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[12]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[12]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[13]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[13]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[14]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[14]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[15]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[15]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[16]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[16]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[17]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[17]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[18]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[18]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[19]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[19]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[1]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[1]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[20]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[20]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[21]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[21]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[22]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[22]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[23]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[23]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[24]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[24]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[25]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[25]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[26]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[26]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[27]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[27]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[28]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[28]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[29]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[29]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[2]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[2]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[30]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[30]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[31]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[31]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[3]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[3]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[4]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[4]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[5]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[5]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[6]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[6]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[7]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[7]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[8]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[8]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[9]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[9]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/web0} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/web0}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/wmask0[0]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/wmask0[0]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/wmask0[1]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/wmask0[1]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/wmask0[2]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/wmask0[2]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/wmask0[3]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/wmask0[3]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[0]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[0]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[1]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[1]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[2]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[2]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[3]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[3]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[4]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[4]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[5]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[5]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[6]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[6]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[7]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[7]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[8]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[8]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[0]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[0]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[1]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[1]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[2]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[2]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[3]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[3]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[4]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[4]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[5]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[5]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[6]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[6]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[7]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[7]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[8]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[8]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/clk0} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/clk0}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/clk1} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/clk1}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/csb0} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/csb0}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/csb1} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/csb1}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[0]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[0]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[10]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[10]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[11]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[11]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[12]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[12]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[13]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[13]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[14]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[14]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[15]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[15]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[16]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[16]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[17]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[17]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[18]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[18]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[19]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[19]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[1]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[1]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[20]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[20]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[21]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[21]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[22]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[22]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[23]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[23]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[24]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[24]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[25]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[25]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[26]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[26]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[27]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[27]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[28]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[28]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[29]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[29]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[2]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[2]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[30]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[30]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[31]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[31]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[3]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[3]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[4]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[4]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[5]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[5]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[6]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[6]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[7]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[7]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[8]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[8]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[9]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[9]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/web0} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/web0}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/wmask0[0]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/wmask0[0]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/wmask0[1]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/wmask0[1]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/wmask0[2]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/wmask0[2]}
set_rtl_to_gate_name -rtl {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/wmask0[3]} -gate {phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/wmask0[3]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[0]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[0]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[1]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[1]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[2]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[2]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[3]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[3]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[4]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[4]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[5]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[5]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[6]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[6]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[7]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[7]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[8]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[8]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[0]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[0]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[1]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[1]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[2]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[2]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[3]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[3]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[4]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[4]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[5]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[5]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[6]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[6]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[7]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[7]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[8]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[8]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/clk0} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/clk0}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/clk1} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/clk1}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/csb0} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/csb0}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/csb1} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/csb1}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[0]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[0]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[10]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[10]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[11]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[11]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[12]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[12]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[13]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[13]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[14]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[14]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[15]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[15]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[16]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[16]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[17]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[17]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[18]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[18]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[19]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[19]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[1]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[1]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[20]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[20]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[21]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[21]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[22]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[22]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[23]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[23]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[24]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[24]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[25]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[25]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[26]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[26]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[27]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[27]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[28]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[28]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[29]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[29]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[2]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[2]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[30]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[30]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[31]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[31]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[3]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[3]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[4]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[4]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[5]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[5]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[6]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[6]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[7]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[7]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[8]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[8]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[9]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[9]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/web0} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/web0}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/wmask0[0]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/wmask0[0]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/wmask0[1]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/wmask0[1]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/wmask0[2]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/wmask0[2]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/wmask0[3]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/wmask0[3]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[0]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[0]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[1]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[1]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[2]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[2]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[3]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[3]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[4]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[4]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[5]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[5]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[6]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[6]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[7]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[7]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[8]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[8]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[0]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[0]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[1]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[1]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[2]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[2]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[3]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[3]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[4]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[4]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[5]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[5]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[6]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[6]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[7]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[7]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[8]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[8]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/clk0} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/clk0}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/clk1} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/clk1}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/csb0} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/csb0}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/csb1} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/csb1}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[0]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[0]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[10]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[10]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[11]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[11]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[12]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[12]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[13]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[13]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[14]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[14]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[15]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[15]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[16]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[16]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[17]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[17]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[18]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[18]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[19]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[19]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[1]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[1]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[20]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[20]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[21]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[21]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[22]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[22]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[23]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[23]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[24]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[24]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[25]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[25]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[26]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[26]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[27]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[27]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[28]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[28]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[29]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[29]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[2]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[2]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[30]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[30]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[31]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[31]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[3]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[3]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[4]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[4]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[5]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[5]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[6]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[6]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[7]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[7]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[8]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[8]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[9]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[9]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/web0} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/web0}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/wmask0[0]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/wmask0[0]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/wmask0[1]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/wmask0[1]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/wmask0[2]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/wmask0[2]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/wmask0[3]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/wmask0[3]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[0]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[0]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[1]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[1]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[2]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[2]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[3]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[3]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[4]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[4]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[5]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[5]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[6]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[6]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[7]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[7]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[8]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[8]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[0]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[0]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[1]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[1]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[2]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[2]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[3]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[3]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[4]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[4]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[5]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[5]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[6]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[6]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[7]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[7]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[8]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[8]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/clk0} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/clk0}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/clk1} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/clk1}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/csb0} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/csb0}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/csb1} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/csb1}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[0]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[0]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[10]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[10]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[11]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[11]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[12]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[12]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[13]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[13]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[14]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[14]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[15]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[15]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[16]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[16]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[17]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[17]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[18]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[18]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[19]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[19]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[1]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[1]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[20]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[20]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[21]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[21]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[22]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[22]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[23]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[23]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[24]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[24]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[25]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[25]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[26]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[26]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[27]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[27]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[28]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[28]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[29]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[29]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[2]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[2]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[30]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[30]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[31]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[31]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[3]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[3]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[4]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[4]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[5]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[5]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[6]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[6]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[7]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[7]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[8]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[8]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[9]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[9]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/web0} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/web0}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/wmask0[0]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/wmask0[0]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/wmask0[1]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/wmask0[1]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/wmask0[2]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/wmask0[2]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/wmask0[3]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/wmask0[3]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[0]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[0]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[1]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[1]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[2]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[2]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[3]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[3]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[4]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[4]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[5]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[5]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[6]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[6]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[7]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[7]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[8]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[8]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[0]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[0]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[1]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[1]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[2]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[2]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[3]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[3]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[4]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[4]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[5]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[5]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[6]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[6]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[7]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[7]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[8]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[8]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/clk0} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/clk0}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/clk1} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/clk1}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/csb0} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/csb0}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/csb1} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/csb1}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[0]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[0]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[10]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[10]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[11]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[11]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[12]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[12]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[13]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[13]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[14]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[14]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[15]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[15]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[16]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[16]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[17]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[17]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[18]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[18]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[19]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[19]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[1]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[1]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[20]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[20]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[21]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[21]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[22]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[22]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[23]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[23]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[24]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[24]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[25]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[25]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[26]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[26]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[27]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[27]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[28]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[28]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[29]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[29]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[2]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[2]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[30]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[30]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[31]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[31]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[3]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[3]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[4]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[4]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[5]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[5]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[6]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[6]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[7]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[7]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[8]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[8]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[9]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[9]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/web0} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/web0}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/wmask0[0]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/wmask0[0]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/wmask0[1]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/wmask0[1]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/wmask0[2]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/wmask0[2]}
set_rtl_to_gate_name -rtl {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/wmask0[3]} -gate {tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/wmask0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[0]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[1]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[2]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[3]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[4]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[5]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[6]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[7]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[8]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[0]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[1]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[2]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[3]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[4]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[5]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[6]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[7]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[8]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/clk0} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/clk0}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/clk1} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/clk1}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/csb0} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/csb0}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/csb1} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/csb1}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[0]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[10]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[10]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[11]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[11]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[12]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[12]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[13]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[13]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[14]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[14]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[15]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[15]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[16]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[16]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[17]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[17]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[18]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[18]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[19]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[19]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[1]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[20]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[20]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[21]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[21]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[22]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[22]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[23]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[23]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[24]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[24]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[25]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[25]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[26]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[26]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[27]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[27]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[28]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[28]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[29]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[29]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[2]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[30]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[30]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[31]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[31]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[3]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[4]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[5]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[6]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[7]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[8]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[9]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[9]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/web0} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/web0}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/wmask0[0]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/wmask0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/wmask0[1]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/wmask0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/wmask0[2]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/wmask0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/wmask0[3]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/wmask0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[0]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[1]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[2]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[3]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[4]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[5]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[6]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[7]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[8]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[0]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[1]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[2]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[3]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[4]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[5]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[6]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[7]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[8]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/clk0} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/clk0}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/clk1} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/clk1}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/csb0} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/csb0}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/csb1} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/csb1}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[0]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[10]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[10]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[11]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[11]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[12]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[12]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[13]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[13]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[14]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[14]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[15]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[15]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[16]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[16]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[17]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[17]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[18]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[18]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[19]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[19]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[1]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[20]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[20]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[21]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[21]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[22]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[22]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[23]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[23]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[24]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[24]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[25]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[25]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[26]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[26]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[27]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[27]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[28]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[28]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[29]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[29]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[2]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[30]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[30]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[31]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[31]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[3]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[4]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[5]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[6]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[7]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[8]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[9]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[9]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/web0} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/web0}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/wmask0[0]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/wmask0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/wmask0[1]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/wmask0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/wmask0[2]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/wmask0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/wmask0[3]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/wmask0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[0]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[1]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[2]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[3]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[4]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[5]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[6]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[7]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[8]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[0]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[1]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[2]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[3]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[4]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[5]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[6]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[7]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[8]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/clk0} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/clk0}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/clk1} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/clk1}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/csb0} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/csb0}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/csb1} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/csb1}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[0]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[10]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[10]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[11]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[11]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[12]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[12]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[13]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[13]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[14]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[14]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[15]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[15]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[16]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[16]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[17]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[17]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[18]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[18]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[19]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[19]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[1]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[20]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[20]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[21]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[21]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[22]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[22]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[23]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[23]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[24]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[24]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[25]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[25]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[26]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[26]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[27]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[27]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[28]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[28]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[29]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[29]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[2]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[30]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[30]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[31]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[31]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[3]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[4]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[5]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[6]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[7]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[8]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[9]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[9]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/web0} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/web0}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/wmask0[0]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/wmask0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/wmask0[1]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/wmask0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/wmask0[2]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/wmask0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/wmask0[3]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/wmask0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[0]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[1]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[2]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[3]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[4]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[5]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[6]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[7]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[8]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[0]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[1]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[2]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[3]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[4]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[5]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[6]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[7]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[8]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/clk0} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/clk0}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/clk1} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/clk1}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/csb0} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/csb0}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/csb1} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/csb1}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[0]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[10]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[10]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[11]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[11]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[12]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[12]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[13]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[13]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[14]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[14]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[15]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[15]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[16]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[16]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[17]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[17]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[18]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[18]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[19]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[19]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[1]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[20]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[20]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[21]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[21]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[22]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[22]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[23]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[23]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[24]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[24]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[25]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[25]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[26]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[26]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[27]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[27]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[28]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[28]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[29]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[29]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[2]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[30]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[30]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[31]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[31]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[3]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[4]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[5]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[6]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[7]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[8]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[9]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[9]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/web0} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/web0}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/wmask0[0]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/wmask0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/wmask0[1]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/wmask0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/wmask0[2]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/wmask0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/wmask0[3]} -gate {deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/wmask0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[0]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[1]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[2]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[3]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[4]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[5]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[6]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[7]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr0[8]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr0[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[0]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[1]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[2]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[3]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[4]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[5]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[6]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[7]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/addr1[8]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/addr1[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/clk0} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/clk0}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/clk1} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/clk1}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/csb0} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/csb0}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/csb1} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/csb1}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[0]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[10]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[10]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[11]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[11]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[12]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[12]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[13]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[13]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[14]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[14]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[15]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[15]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[16]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[16]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[17]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[17]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[18]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[18]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[19]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[19]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[1]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[20]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[20]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[21]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[21]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[22]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[22]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[23]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[23]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[24]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[24]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[25]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[25]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[26]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[26]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[27]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[27]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[28]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[28]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[29]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[29]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[2]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[30]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[30]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[31]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[31]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[3]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[4]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[5]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[6]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[7]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[8]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/din0[9]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/din0[9]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/web0} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/web0}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/wmask0[0]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/wmask0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/wmask0[1]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/wmask0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/wmask0[2]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/wmask0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_0/wmask0[3]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_0/wmask0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[0]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[1]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[2]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[3]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[4]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[5]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[6]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[7]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr0[8]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr0[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[0]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[1]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[2]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[3]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[4]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[5]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[6]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[7]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/addr1[8]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/addr1[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/clk0} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/clk0}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/clk1} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/clk1}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/csb0} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/csb0}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/csb1} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/csb1}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[0]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[10]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[10]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[11]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[11]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[12]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[12]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[13]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[13]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[14]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[14]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[15]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[15]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[16]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[16]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[17]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[17]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[18]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[18]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[19]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[19]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[1]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[20]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[20]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[21]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[21]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[22]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[22]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[23]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[23]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[24]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[24]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[25]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[25]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[26]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[26]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[27]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[27]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[28]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[28]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[29]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[29]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[2]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[30]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[30]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[31]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[31]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[3]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[4]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[5]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[6]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[7]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[8]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/din0[9]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/din0[9]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/web0} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/web0}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/wmask0[0]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/wmask0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/wmask0[1]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/wmask0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/wmask0[2]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/wmask0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_1/wmask0[3]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_1/wmask0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[0]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[1]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[2]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[3]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[4]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[5]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[6]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[7]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr0[8]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr0[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[0]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[1]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[2]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[3]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[4]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[5]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[6]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[7]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/addr1[8]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/addr1[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/clk0} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/clk0}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/clk1} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/clk1}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/csb0} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/csb0}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/csb1} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/csb1}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[0]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[10]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[10]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[11]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[11]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[12]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[12]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[13]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[13]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[14]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[14]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[15]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[15]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[16]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[16]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[17]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[17]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[18]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[18]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[19]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[19]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[1]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[20]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[20]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[21]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[21]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[22]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[22]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[23]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[23]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[24]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[24]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[25]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[25]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[26]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[26]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[27]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[27]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[28]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[28]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[29]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[29]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[2]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[30]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[30]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[31]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[31]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[3]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[4]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[5]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[6]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[7]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[8]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/din0[9]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/din0[9]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/web0} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/web0}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/wmask0[0]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/wmask0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/wmask0[1]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/wmask0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/wmask0[2]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/wmask0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_2/wmask0[3]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_2/wmask0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[0]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[1]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[2]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[3]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[4]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[5]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[6]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[7]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr0[8]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr0[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[0]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[1]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[2]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[3]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[4]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[5]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[6]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[7]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/addr1[8]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/addr1[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/clk0} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/clk0}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/clk1} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/clk1}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/csb0} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/csb0}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/csb1} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/csb1}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[0]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[10]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[10]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[11]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[11]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[12]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[12]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[13]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[13]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[14]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[14]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[15]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[15]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[16]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[16]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[17]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[17]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[18]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[18]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[19]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[19]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[1]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[20]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[20]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[21]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[21]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[22]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[22]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[23]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[23]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[24]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[24]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[25]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[25]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[26]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[26]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[27]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[27]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[28]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[28]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[29]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[29]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[2]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[30]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[30]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[31]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[31]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[3]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[3]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[4]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[4]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[5]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[5]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[6]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[6]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[7]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[7]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[8]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[8]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/din0[9]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/din0[9]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/web0} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/web0}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/wmask0[0]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/wmask0[0]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/wmask0[1]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/wmask0[1]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/wmask0[2]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/wmask0[2]}
set_rtl_to_gate_name -rtl {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1.genblk1.sram_2kb_inst_3/wmask0[3]} -gate {deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_sram_2kb_inst_3/wmask0[3]}
