

================================================================
== Vivado HLS Report for 'layer8'
================================================================
* Date:           Fri Dec 15 20:47:41 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FSRCNN_V1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+----------+-------+----------+---------+
    |      Latency     |     Interval     | Pipeline|
    |  min  |    max   |  min  |    max   |   Type  |
    +-------+----------+-------+----------+---------+
    |  73855|  55372681|  73855|  55372681|   none  |
    +-------+----------+-------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+----------+---------------+-----------+-----------+------+----------+
        |                     |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |    max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+----------+---------------+-----------+-----------+------+----------+
        |- Loop 1             |   73854|  55372680| 1119 ~ 838980 |          -|          -|    66|    no    |
        | + Loop 1.1          |     128|       128|              1|          1|          1|   128|    yes   |
        | + Loop 1.2          |     128|       128|              1|          1|          1|   128|    yes   |
        | + Loop 1.3          |     128|       128|              1|          1|          1|   128|    yes   |
        | + Loop 1.4          |     128|       128|              1|          1|          1|   128|    yes   |
        | + Loop 1.5          |     128|       128|              1|          1|          1|   128|    yes   |
        | + Loop 1.6          |     128|       128|              1|          1|          1|   128|    yes   |
        | + Loop 1.7          |     336|     52416|    6 ~ 936    |          -|          -|    56|    no    |
        |  ++ Loop 1.7.1      |     536|       536|            134|          -|          -|     4|    no    |
        |   +++ Loop 1.7.1.1  |     132|       132|              2|          -|          -|    66|    no    |
        |  ++ Loop 1.7.2      |      64|        64|              1|          -|          -|    64|    no    |
        |  ++ Loop 1.7.3      |      64|        64|              1|          -|          -|    64|    no    |
        |  ++ Loop 1.7.4      |     132|       132|              2|          -|          -|    66|    no    |
        |  ++ Loop 1.7.5      |     132|       132|              2|          -|          -|    66|    no    |
        | + Loop 1.8          |  473536|    781928|  8456 ~ 13963 |          -|          -|    56|    no    |
        |  ++ Loop 1.8.1      |     162|       162|              2|          -|          -|    81|    no    |
        |  ++ Loop 1.8.2      |     670|       670|            134|          -|          -|     5|    no    |
        |   +++ Loop 1.8.2.1  |     132|       132|              2|          -|          -|    66|    no    |
        |  ++ Loop 1.8.3      |    3858|      3858|            643|          -|          -|     6|    no    |
        |   +++ Loop 1.8.3.1  |     256|       256|              2|          -|          -|   128|    no    |
        |   +++ Loop 1.8.3.2  |     384|       384|              3|          -|          -|   128|    no    |
        |  ++ Loop 1.8.4      |    1030|      1030|            515|          -|          -|     2|    no    |
        |   +++ Loop 1.8.4.1  |     256|       256|              2|          -|          -|   128|    no    |
        |   +++ Loop 1.8.4.2  |     256|       256|              2|          -|          -|   128|    no    |
        | + Loop 1.9          |    3852|      3852|            642|          -|          -|     6|    no    |
        |  ++ Loop 1.9.1      |     640|       640|              5|          -|          -|   128|    no    |
        | + Loop 1.10         |    1284|      1284|            642|          -|          -|     2|    no    |
        |  ++ Loop 1.10.1     |     640|       640|              5|          -|          -|   128|    no    |
        +---------------------+--------+----------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 6
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 1, States = { 5 }
  Pipeline-2 : II = 1, D = 1, States = { 7 }
  Pipeline-3 : II = 1, D = 1, States = { 9 }
  Pipeline-4 : II = 1, D = 1, States = { 11 }
  Pipeline-5 : II = 1, D = 1, States = { 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 9 
10 --> 11 
11 --> 12 11 
12 --> 13 
13 --> 14 13 
14 --> 15 
15 --> 16 44 27 
16 --> 17 20 19 
17 --> 18 16 
18 --> 17 
19 --> 20 19 
20 --> 22 21 
21 --> 22 21 
22 --> 23 
23 --> 24 25 
24 --> 23 
25 --> 26 15 
26 --> 25 
27 --> 28 44 
28 --> 29 30 
29 --> 28 
30 --> 33 31 
31 --> 32 30 
32 --> 31 
33 --> 34 
34 --> 35 40 27 
35 --> 36 37 
36 --> 35 
37 --> 38 34 
38 --> 39 
39 --> 37 
40 --> 41 42 
41 --> 40 
42 --> 43 34 
43 --> 42 
44 --> 45 50 2 
45 --> 46 44 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 45 
50 --> 51 44 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 50 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str608, i32 0, i32 0, [1 x i8]* @p_str609, [1 x i8]* @p_str610, [1 x i8]* @p_str611, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str612, [1 x i8]* @p_str613)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str601, i32 0, i32 0, [1 x i8]* @p_str602, [1 x i8]* @p_str603, [1 x i8]* @p_str604, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str605, [1 x i8]* @p_str606)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str594, i32 0, i32 0, [1 x i8]* @p_str595, [1 x i8]* @p_str596, [1 x i8]* @p_str597, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str598, [1 x i8]* @p_str599)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str587, i32 0, i32 0, [1 x i8]* @p_str588, [1 x i8]* @p_str589, [1 x i8]* @p_str590, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str591, [1 x i8]* @p_str592)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr8_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str580, i32 0, i32 0, [1 x i8]* @p_str581, [1 x i8]* @p_str582, [1 x i8]* @p_str583, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str584, [1 x i8]* @p_str585)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr8_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str573, i32 0, i32 0, [1 x i8]* @p_str574, [1 x i8]* @p_str575, [1 x i8]* @p_str576, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str577, [1 x i8]* @p_str578)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr8_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str566, i32 0, i32 0, [1 x i8]* @p_str567, [1 x i8]* @p_str568, [1 x i8]* @p_str569, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str570, [1 x i8]* @p_str571)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str559, i32 0, i32 0, [1 x i8]* @p_str560, [1 x i8]* @p_str561, [1 x i8]* @p_str562, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str563, [1 x i8]* @p_str564)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str552, i32 0, i32 0, [1 x i8]* @p_str553, [1 x i8]* @p_str554, [1 x i8]* @p_str555, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str556, [1 x i8]* @p_str557)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str545, i32 0, i32 0, [1 x i8]* @p_str546, [1 x i8]* @p_str547, [1 x i8]* @p_str548, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str549, [1 x i8]* @p_str550)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str538, i32 0, i32 0, [1 x i8]* @p_str539, [1 x i8]* @p_str540, [1 x i8]* @p_str541, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str542, [1 x i8]* @p_str543)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr7_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str531, i32 0, i32 0, [1 x i8]* @p_str532, [1 x i8]* @p_str533, [1 x i8]* @p_str534, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str535, [1 x i8]* @p_str536)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr7_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str524, i32 0, i32 0, [1 x i8]* @p_str525, [1 x i8]* @p_str526, [1 x i8]* @p_str527, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str528, [1 x i8]* @p_str529)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str517, i32 0, i32 0, [1 x i8]* @p_str518, [1 x i8]* @p_str519, [1 x i8]* @p_str520, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str521, [1 x i8]* @p_str522)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%subfilter_layer_V = alloca [81 x i5], align 1" [FSRCNN_V1/FSRCNN.cpp:1065]   --->   Operation 69 'alloca' 'subfilter_layer_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%decorrelate_img_V = alloca [768 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:1066]   --->   Operation 70 'alloca' 'decorrelate_img_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%decorr_temp_V = alloca [330 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:1067]   --->   Operation 71 'alloca' 'decorr_temp_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%img_channel_valid_V = alloca [18480 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:1068]   --->   Operation 72 'alloca' 'img_channel_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%img_channel_data_V = alloca [18480 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:1068]   --->   Operation 73 'alloca' 'img_channel_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%img_channel_keep_V = alloca [18480 x i4], align 1" [FSRCNN_V1/FSRCNN.cpp:1068]   --->   Operation 74 'alloca' 'img_channel_keep_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%img_channel_user_V = alloca [18480 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:1068]   --->   Operation 75 'alloca' 'img_channel_user_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%img_channel_last_V = alloca [18480 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:1068]   --->   Operation 76 'alloca' 'img_channel_last_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%img_channel_id_V = alloca [18480 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:1068]   --->   Operation 77 'alloca' 'img_channel_id_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%img_channel_dest_V = alloca [18480 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:1068]   --->   Operation 78 'alloca' 'img_channel_dest_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%expanded_channel = alloca [2363 x i12], align 2"   --->   Operation 79 'alloca' 'expanded_channel' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%out_layer_0_valid_V = alloca [128 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:1075]   --->   Operation 80 'alloca' 'out_layer_0_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%out_layer_1_valid_V = alloca [128 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:1075]   --->   Operation 81 'alloca' 'out_layer_1_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%out_layer_2_valid_V = alloca [128 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:1075]   --->   Operation 82 'alloca' 'out_layer_2_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%out_layer_3_valid_V = alloca [128 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:1075]   --->   Operation 83 'alloca' 'out_layer_3_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%out_layer_4_valid_V = alloca [128 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:1075]   --->   Operation 84 'alloca' 'out_layer_4_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%out_layer_5_valid_V = alloca [128 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:1075]   --->   Operation 85 'alloca' 'out_layer_5_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%out_layer_0_data_V = alloca [128 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:1075]   --->   Operation 86 'alloca' 'out_layer_0_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%out_layer_1_data_V = alloca [128 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:1075]   --->   Operation 87 'alloca' 'out_layer_1_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%out_layer_2_data_V = alloca [128 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:1075]   --->   Operation 88 'alloca' 'out_layer_2_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%out_layer_3_data_V = alloca [128 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:1075]   --->   Operation 89 'alloca' 'out_layer_3_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%out_layer_4_data_V = alloca [128 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:1075]   --->   Operation 90 'alloca' 'out_layer_4_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%out_layer_5_data_V = alloca [128 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:1075]   --->   Operation 91 'alloca' 'out_layer_5_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%out_layer_0_0_user = alloca [128 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:1075]   --->   Operation 92 'alloca' 'out_layer_0_0_user' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%out_layer_1_0_user = alloca [128 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:1075]   --->   Operation 93 'alloca' 'out_layer_1_0_user' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%out_layer_0_0_user_1 = getelementptr [128 x i1]* %out_layer_0_0_user, i64 0, i64 0" [FSRCNN_V1/FSRCNN.cpp:1229]   --->   Operation 94 'getelementptr' 'out_layer_0_0_user_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.76ns)   --->   "br label %.preheader488" [FSRCNN_V1/FSRCNN.cpp:1073]   --->   Operation 95 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.46>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%row_idx_0 = phi i7 [ %row_idx, %hls_label_30_end ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 96 'phi' 'row_idx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.48ns)   --->   "%icmp_ln1073 = icmp eq i7 %row_idx_0, -62" [FSRCNN_V1/FSRCNN.cpp:1073]   --->   Operation 97 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 98 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.87ns)   --->   "%row_idx = add i7 %row_idx_0, 1" [FSRCNN_V1/FSRCNN.cpp:1073]   --->   Operation 99 'add' 'row_idx' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1073, label %23, label %hls_label_30_begin" [FSRCNN_V1/FSRCNN.cpp:1073]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str48)" [FSRCNN_V1/FSRCNN.cpp:1074]   --->   Operation 101 'specregionbegin' 'tmp' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)" [FSRCNN_V1/FSRCNN.cpp:1087]   --->   Operation 102 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.76ns)   --->   "br label %0" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 103 'br' <Predicate = (!icmp_ln1073)> <Delay = 1.76>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [FSRCNN_V1/FSRCNN.cpp:1256]   --->   Operation 104 'ret' <Predicate = (icmp_ln1073)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%j_0_0_0 = phi i8 [ 0, %hls_label_30_begin ], [ %add_ln1089, %hls_label_33 ]" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 105 'phi' 'j_0_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.55ns)   --->   "%icmp_ln1089 = icmp eq i8 %j_0_0_0, -128" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 106 'icmp' 'icmp_ln1089' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 107 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.91ns)   --->   "%add_ln1089 = add i8 %j_0_0_0, 1" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 108 'add' 'add_ln1089' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1089, label %hls_label_32, label %hls_label_33" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str51)" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 110 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln1089)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:1090]   --->   Operation 111 'specpipeline' <Predicate = (!icmp_ln1089)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1091 = zext i8 %j_0_0_0 to i64" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 112 'zext' 'zext_ln1091' <Predicate = (!icmp_ln1089)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%out_layer_0_data_V_s = getelementptr [128 x i12]* %out_layer_0_data_V, i64 0, i64 %zext_ln1091" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 113 'getelementptr' 'out_layer_0_data_V_s' <Predicate = (!icmp_ln1089)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (3.25ns)   --->   "store i12 0, i12* %out_layer_0_data_V_s, align 2" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 114 'store' <Predicate = (!icmp_ln1089)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str51, i32 %tmp_3)" [FSRCNN_V1/FSRCNN.cpp:1092]   --->   Operation 115 'specregionend' 'empty_38' <Predicate = (!icmp_ln1089)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br label %0" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 116 'br' <Predicate = (!icmp_ln1089)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp_1)" [FSRCNN_V1/FSRCNN.cpp:1093]   --->   Operation 117 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)" [FSRCNN_V1/FSRCNN.cpp:1087]   --->   Operation 118 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.76ns)   --->   "br label %1" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 119 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%j_0_0_1 = phi i8 [ 0, %hls_label_32 ], [ %add_ln1089_1, %hls_label_331 ]" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 120 'phi' 'j_0_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (1.55ns)   --->   "%icmp_ln1089_1 = icmp eq i8 %j_0_0_1, -128" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 121 'icmp' 'icmp_ln1089_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 122 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (1.91ns)   --->   "%add_ln1089_1 = add i8 %j_0_0_1, 1" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 123 'add' 'add_ln1089_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1089_1, label %hls_label_321, label %hls_label_331" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str51)" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 125 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln1089_1)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:1090]   --->   Operation 126 'specpipeline' <Predicate = (!icmp_ln1089_1)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1091_1 = zext i8 %j_0_0_1 to i64" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 127 'zext' 'zext_ln1091_1' <Predicate = (!icmp_ln1089_1)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%out_layer_1_data_V_s = getelementptr [128 x i12]* %out_layer_1_data_V, i64 0, i64 %zext_ln1091_1" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 128 'getelementptr' 'out_layer_1_data_V_s' <Predicate = (!icmp_ln1089_1)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (3.25ns)   --->   "store i12 0, i12* %out_layer_1_data_V_s, align 2" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 129 'store' <Predicate = (!icmp_ln1089_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str51, i32 %tmp_5)" [FSRCNN_V1/FSRCNN.cpp:1092]   --->   Operation 130 'specregionend' 'empty_40' <Predicate = (!icmp_ln1089_1)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "br label %1" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 131 'br' <Predicate = (!icmp_ln1089_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp_2)" [FSRCNN_V1/FSRCNN.cpp:1093]   --->   Operation 132 'specregionend' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)" [FSRCNN_V1/FSRCNN.cpp:1087]   --->   Operation 133 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (1.76ns)   --->   "br label %2" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 134 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%j_0_0_2 = phi i8 [ 0, %hls_label_321 ], [ %add_ln1089_2, %hls_label_332 ]" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 135 'phi' 'j_0_0_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (1.55ns)   --->   "%icmp_ln1089_2 = icmp eq i8 %j_0_0_2, -128" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 136 'icmp' 'icmp_ln1089_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 137 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (1.91ns)   --->   "%add_ln1089_2 = add i8 %j_0_0_2, 1" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 138 'add' 'add_ln1089_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1089_2, label %hls_label_322, label %hls_label_332" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str51)" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 140 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln1089_2)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:1090]   --->   Operation 141 'specpipeline' <Predicate = (!icmp_ln1089_2)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1091_2 = zext i8 %j_0_0_2 to i64" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 142 'zext' 'zext_ln1091_2' <Predicate = (!icmp_ln1089_2)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%out_layer_2_data_V_s = getelementptr [128 x i12]* %out_layer_2_data_V, i64 0, i64 %zext_ln1091_2" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 143 'getelementptr' 'out_layer_2_data_V_s' <Predicate = (!icmp_ln1089_2)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (3.25ns)   --->   "store i12 0, i12* %out_layer_2_data_V_s, align 2" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 144 'store' <Predicate = (!icmp_ln1089_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str51, i32 %tmp_7)" [FSRCNN_V1/FSRCNN.cpp:1092]   --->   Operation 145 'specregionend' 'empty_42' <Predicate = (!icmp_ln1089_2)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "br label %2" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 146 'br' <Predicate = (!icmp_ln1089_2)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp_4)" [FSRCNN_V1/FSRCNN.cpp:1093]   --->   Operation 147 'specregionend' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)" [FSRCNN_V1/FSRCNN.cpp:1087]   --->   Operation 148 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (1.76ns)   --->   "br label %3" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 149 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%j_0_0_3 = phi i8 [ 0, %hls_label_322 ], [ %add_ln1089_3, %hls_label_333 ]" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 150 'phi' 'j_0_0_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (1.55ns)   --->   "%icmp_ln1089_3 = icmp eq i8 %j_0_0_3, -128" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 151 'icmp' 'icmp_ln1089_3' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 152 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (1.91ns)   --->   "%add_ln1089_3 = add i8 %j_0_0_3, 1" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 153 'add' 'add_ln1089_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1089_3, label %hls_label_323, label %hls_label_333" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str51)" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 155 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln1089_3)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:1090]   --->   Operation 156 'specpipeline' <Predicate = (!icmp_ln1089_3)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1091_3 = zext i8 %j_0_0_3 to i64" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 157 'zext' 'zext_ln1091_3' <Predicate = (!icmp_ln1089_3)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%out_layer_3_data_V_s = getelementptr [128 x i12]* %out_layer_3_data_V, i64 0, i64 %zext_ln1091_3" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 158 'getelementptr' 'out_layer_3_data_V_s' <Predicate = (!icmp_ln1089_3)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (3.25ns)   --->   "store i12 0, i12* %out_layer_3_data_V_s, align 2" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 159 'store' <Predicate = (!icmp_ln1089_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str51, i32 %tmp_9)" [FSRCNN_V1/FSRCNN.cpp:1092]   --->   Operation 160 'specregionend' 'empty_44' <Predicate = (!icmp_ln1089_3)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "br label %3" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 161 'br' <Predicate = (!icmp_ln1089_3)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.76>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp_6)" [FSRCNN_V1/FSRCNN.cpp:1093]   --->   Operation 162 'specregionend' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)" [FSRCNN_V1/FSRCNN.cpp:1087]   --->   Operation 163 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (1.76ns)   --->   "br label %4" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 164 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%j_0_0_4 = phi i8 [ 0, %hls_label_323 ], [ %add_ln1089_4, %hls_label_334 ]" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 165 'phi' 'j_0_0_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (1.55ns)   --->   "%icmp_ln1089_4 = icmp eq i8 %j_0_0_4, -128" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 166 'icmp' 'icmp_ln1089_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 167 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (1.91ns)   --->   "%add_ln1089_4 = add i8 %j_0_0_4, 1" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 168 'add' 'add_ln1089_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1089_4, label %hls_label_324, label %hls_label_334" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str51)" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 170 'specregionbegin' 'tmp_10' <Predicate = (!icmp_ln1089_4)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:1090]   --->   Operation 171 'specpipeline' <Predicate = (!icmp_ln1089_4)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1091_4 = zext i8 %j_0_0_4 to i64" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 172 'zext' 'zext_ln1091_4' <Predicate = (!icmp_ln1089_4)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%out_layer_4_data_V_s = getelementptr [128 x i12]* %out_layer_4_data_V, i64 0, i64 %zext_ln1091_4" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 173 'getelementptr' 'out_layer_4_data_V_s' <Predicate = (!icmp_ln1089_4)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (3.25ns)   --->   "store i12 0, i12* %out_layer_4_data_V_s, align 2" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 174 'store' <Predicate = (!icmp_ln1089_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str51, i32 %tmp_10)" [FSRCNN_V1/FSRCNN.cpp:1092]   --->   Operation 175 'specregionend' 'empty_46' <Predicate = (!icmp_ln1089_4)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "br label %4" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 176 'br' <Predicate = (!icmp_ln1089_4)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.76>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp_8)" [FSRCNN_V1/FSRCNN.cpp:1093]   --->   Operation 177 'specregionend' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)" [FSRCNN_V1/FSRCNN.cpp:1087]   --->   Operation 178 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (1.76ns)   --->   "br label %5" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 179 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%j_0_0_5 = phi i8 [ 0, %hls_label_324 ], [ %add_ln1089_5, %hls_label_335 ]" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 180 'phi' 'j_0_0_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (1.55ns)   --->   "%icmp_ln1089_5 = icmp eq i8 %j_0_0_5, -128" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 181 'icmp' 'icmp_ln1089_5' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 182 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (1.91ns)   --->   "%add_ln1089_5 = add i8 %j_0_0_5, 1" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 183 'add' 'add_ln1089_5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1089_5, label %hls_label_32_end, label %hls_label_335" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str51)" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 185 'specregionbegin' 'tmp_11' <Predicate = (!icmp_ln1089_5)> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:1090]   --->   Operation 186 'specpipeline' <Predicate = (!icmp_ln1089_5)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1091_5 = zext i8 %j_0_0_5 to i64" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 187 'zext' 'zext_ln1091_5' <Predicate = (!icmp_ln1089_5)> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%out_layer_5_data_V_s = getelementptr [128 x i12]* %out_layer_5_data_V, i64 0, i64 %zext_ln1091_5" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 188 'getelementptr' 'out_layer_5_data_V_s' <Predicate = (!icmp_ln1089_5)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (3.25ns)   --->   "store i12 0, i12* %out_layer_5_data_V_s, align 2" [FSRCNN_V1/FSRCNN.cpp:1091]   --->   Operation 189 'store' <Predicate = (!icmp_ln1089_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str51, i32 %tmp_11)" [FSRCNN_V1/FSRCNN.cpp:1092]   --->   Operation 190 'specregionend' 'empty_48' <Predicate = (!icmp_ln1089_5)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "br label %5" [FSRCNN_V1/FSRCNN.cpp:1089]   --->   Operation 191 'br' <Predicate = (!icmp_ln1089_5)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.46>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp_s)" [FSRCNN_V1/FSRCNN.cpp:1093]   --->   Operation 192 'specregionend' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (1.48ns)   --->   "%icmp_ln1099 = icmp ugt i7 %row_idx_0, 4" [FSRCNN_V1/FSRCNN.cpp:1099]   --->   Operation 193 'icmp' 'icmp_ln1099' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [1/1] (1.48ns)   --->   "%icmp_ln1110 = icmp eq i7 %row_idx_0, 0" [FSRCNN_V1/FSRCNN.cpp:1110]   --->   Operation 194 'icmp' 'icmp_ln1110' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_13 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %row_idx_0, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 195 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i13 %tmp_13 to i14" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 196 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_15 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %row_idx_0, i3 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 197 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i10 %tmp_15 to i14" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 198 'zext' 'zext_ln321_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (1.67ns)   --->   "%sub_ln321 = sub i14 %zext_ln321, %zext_ln321_1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 199 'sub' 'sub_ln321' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i14 %sub_ln321 to i15" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 200 'sext' 'sext_ln321' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (1.48ns)   --->   "%icmp_ln1129 = icmp ugt i7 %row_idx_0, -64" [FSRCNN_V1/FSRCNN.cpp:1129]   --->   Operation 201 'icmp' 'icmp_ln1129' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_18 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %row_idx_0, i32 2, i32 6)" [FSRCNN_V1/FSRCNN.cpp:1129]   --->   Operation 202 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (1.36ns)   --->   "%icmp_ln1129_1 = icmp eq i5 %tmp_18, 0" [FSRCNN_V1/FSRCNN.cpp:1129]   --->   Operation 203 'icmp' 'icmp_ln1129_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_19 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %row_idx_0, i32 1, i32 6)" [FSRCNN_V1/FSRCNN.cpp:1148]   --->   Operation 204 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (1.42ns)   --->   "%icmp_ln1148 = icmp eq i6 %tmp_19, 0" [FSRCNN_V1/FSRCNN.cpp:1148]   --->   Operation 205 'icmp' 'icmp_ln1148' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (1.48ns)   --->   "%icmp_ln1148_1 = icmp ne i7 %row_idx_0, 0" [FSRCNN_V1/FSRCNN.cpp:1148]   --->   Operation 206 'icmp' 'icmp_ln1148_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [1/1] (0.97ns)   --->   "%and_ln1148 = and i1 %icmp_ln1148, %icmp_ln1148_1" [FSRCNN_V1/FSRCNN.cpp:1148]   --->   Operation 207 'and' 'and_ln1148' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_22 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %row_idx_0, i32 1, i32 6)" [FSRCNN_V1/FSRCNN.cpp:1110]   --->   Operation 208 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (1.42ns)   --->   "%icmp_ln1110_1 = icmp ne i6 %tmp_22, 0" [FSRCNN_V1/FSRCNN.cpp:1110]   --->   Operation 209 'icmp' 'icmp_ln1110_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln1110)   --->   "%and_ln1110 = and i1 %icmp_ln1110_1, %icmp_ln1129_1" [FSRCNN_V1/FSRCNN.cpp:1110]   --->   Operation 210 'and' 'and_ln1110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 211 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1110 = or i1 %icmp_ln1110, %and_ln1110" [FSRCNN_V1/FSRCNN.cpp:1110]   --->   Operation 211 'or' 'or_ln1110' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [1/1] (0.97ns)   --->   "%or_ln1129 = or i1 %icmp_ln1129, %icmp_ln1129_1" [FSRCNN_V1/FSRCNN.cpp:1129]   --->   Operation 212 'or' 'or_ln1129' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [1/1] (1.76ns)   --->   "br label %.preheader487" [FSRCNN_V1/FSRCNN.cpp:1096]   --->   Operation 213 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 14> <Delay = 2.40>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%current_input_channe = phi i6 [ %current_input_channe_1, %.loopexit474 ], [ 0, %hls_label_32_end ]"   --->   Operation 214 'phi' 'current_input_channe' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (1.42ns)   --->   "%icmp_ln1096 = icmp eq i6 %current_input_channe, -8" [FSRCNN_V1/FSRCNN.cpp:1096]   --->   Operation 215 'icmp' 'icmp_ln1096' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 216 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (1.82ns)   --->   "%current_input_channe_1 = add i6 %current_input_channe, 1" [FSRCNN_V1/FSRCNN.cpp:1096]   --->   Operation 217 'add' 'current_input_channe_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1096, label %14, label %6" [FSRCNN_V1/FSRCNN.cpp:1096]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1099, label %.preheader485.preheader, label %.loopexit486" [FSRCNN_V1/FSRCNN.cpp:1099]   --->   Operation 219 'br' <Predicate = (!icmp_ln1096)> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln1101 = zext i6 %current_input_channe to i11" [FSRCNN_V1/FSRCNN.cpp:1101]   --->   Operation 220 'zext' 'zext_ln1101' <Predicate = (!icmp_ln1096 & icmp_ln1099)> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (1.76ns)   --->   "br label %.preheader485" [FSRCNN_V1/FSRCNN.cpp:1101]   --->   Operation 221 'br' <Predicate = (!icmp_ln1096 & icmp_ln1099)> <Delay = 1.76>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_23 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %row_idx_0, i32 2, i32 6)" [FSRCNN_V1/FSRCNN.cpp:1165]   --->   Operation 222 'partselect' 'tmp_23' <Predicate = (icmp_ln1096)> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (1.36ns)   --->   "%icmp_ln1165 = icmp eq i5 %tmp_23, 0" [FSRCNN_V1/FSRCNN.cpp:1165]   --->   Operation 223 'icmp' 'icmp_ln1165' <Predicate = (icmp_ln1096)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1165, label %hls_label_30_end, label %.preheader471.preheader" [FSRCNN_V1/FSRCNN.cpp:1165]   --->   Operation 224 'br' <Predicate = (icmp_ln1096)> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (1.48ns)   --->   "%icmp_ln1187 = icmp ult i7 %row_idx_0, -63" [FSRCNN_V1/FSRCNN.cpp:1187]   --->   Operation 225 'icmp' 'icmp_ln1187' <Predicate = (icmp_ln1096 & !icmp_ln1165)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 226 [1/1] (1.48ns)   --->   "%icmp_ln1228 = icmp eq i7 %row_idx_0, 4" [FSRCNN_V1/FSRCNN.cpp:1228]   --->   Operation 226 'icmp' 'icmp_ln1228' <Predicate = (icmp_ln1096 & !icmp_ln1165)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 227 [1/1] (1.76ns)   --->   "br label %.preheader470.0" [FSRCNN_V1/FSRCNN.cpp:1169]   --->   Operation 227 'br' <Predicate = (icmp_ln1096 & !icmp_ln1165)> <Delay = 1.76>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%filter_line_0 = phi i3 [ 0, %.preheader485.preheader ], [ %filter_line, %.preheader485.loopexit ]"   --->   Operation 228 'phi' 'filter_line_0' <Predicate = (icmp_ln1099)> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (1.13ns)   --->   "%icmp_ln1101 = icmp eq i3 %filter_line_0, -4" [FSRCNN_V1/FSRCNN.cpp:1101]   --->   Operation 229 'icmp' 'icmp_ln1101' <Predicate = (icmp_ln1099)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 230 'speclooptripcount' <Predicate = (icmp_ln1099)> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (1.65ns)   --->   "%filter_line = add i3 %filter_line_0, 1" [FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 231 'add' 'filter_line' <Predicate = (icmp_ln1099)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1101, label %.loopexit486.loopexit, label %.preheader484.preheader" [FSRCNN_V1/FSRCNN.cpp:1101]   --->   Operation 232 'br' <Predicate = (icmp_ln1099)> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_16 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %filter_line_0, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 233 'bitconcatenate' 'tmp_16' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln321_2 = zext i9 %tmp_16 to i10" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 234 'zext' 'zext_ln321_2' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_17 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %filter_line_0, i3 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 235 'bitconcatenate' 'tmp_17' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln321_3 = zext i6 %tmp_17 to i10" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 236 'zext' 'zext_ln321_3' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (1.82ns)   --->   "%sub_ln321_1 = sub i10 %zext_ln321_2, %zext_ln321_3" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 237 'sub' 'sub_ln321_1' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln321_1 = sext i10 %sub_ln321_1 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 238 'sext' 'sext_ln321_1' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 239 [1/1] (1.73ns)   --->   "%add_ln321 = add i11 %sext_ln321_1, %zext_ln1101" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 239 'add' 'add_ln321' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i11 %add_ln321 to i10" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 240 'trunc' 'trunc_ln321' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%p_shl_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %trunc_ln321, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 241 'bitconcatenate' 'p_shl_cast' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_26 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %add_ln321, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 242 'bitconcatenate' 'tmp_26' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln321_2 = sext i12 %tmp_26 to i16" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 243 'sext' 'sext_ln321_2' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 244 [1/1] (2.07ns)   --->   "%add_ln321_1 = add i16 %sext_ln321_2, %p_shl_cast" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 244 'add' 'add_ln321_1' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_20 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %filter_line, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 245 'bitconcatenate' 'tmp_20' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln321_4 = zext i9 %tmp_20 to i10" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 246 'zext' 'zext_ln321_4' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_21 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %filter_line, i3 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 247 'bitconcatenate' 'tmp_21' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln321_5 = zext i6 %tmp_21 to i10" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 248 'zext' 'zext_ln321_5' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (1.82ns)   --->   "%sub_ln321_2 = sub i10 %zext_ln321_4, %zext_ln321_5" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 249 'sub' 'sub_ln321_2' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln321_3 = sext i10 %sub_ln321_2 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 250 'sext' 'sext_ln321_3' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (1.73ns)   --->   "%add_ln321_2 = add i11 %sext_ln321_3, %zext_ln1101" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 251 'add' 'add_ln321_2' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln321_1 = trunc i11 %add_ln321_2 to i10" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 252 'trunc' 'trunc_ln321_1' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %trunc_ln321_1, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 253 'bitconcatenate' 'p_shl2_cast' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_27 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %add_ln321_2, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 254 'bitconcatenate' 'tmp_27' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln321_4 = sext i12 %tmp_27 to i16" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 255 'sext' 'sext_ln321_4' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 256 [1/1] (2.07ns)   --->   "%add_ln321_3 = add i16 %sext_ln321_4, %p_shl2_cast" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 256 'add' 'add_ln321_3' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 257 [1/1] (1.76ns)   --->   "br label %.preheader484" [FSRCNN_V1/FSRCNN.cpp:1103]   --->   Operation 257 'br' <Predicate = (icmp_ln1099 & !icmp_ln1101)> <Delay = 1.76>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "br label %.loopexit486"   --->   Operation 258 'br' <Predicate = (icmp_ln1099 & icmp_ln1101)> <Delay = 0.00>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "br i1 %or_ln1110, label %8, label %.loopexit482" [FSRCNN_V1/FSRCNN.cpp:1110]   --->   Operation 259 'br' <Predicate = (icmp_ln1101) | (!icmp_ln1099)> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln321_6 = zext i6 %current_input_channe to i15" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 260 'zext' 'zext_ln321_6' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 261 [1/1] (1.81ns)   --->   "%add_ln321_4 = add i15 %zext_ln321_6, %sext_ln321" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 261 'add' 'add_ln321_4' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln321_2 = trunc i15 %add_ln321_4 to i10" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 262 'trunc' 'trunc_ln321_2' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %trunc_ln321_2, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 263 'bitconcatenate' 'p_shl4_cast' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %add_ln321_4, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 264 'bitconcatenate' 'p_shl5_cast' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 265 [1/1] (2.07ns)   --->   "%add_ln321_5 = add i16 %p_shl4_cast, %p_shl5_cast" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 265 'add' 'add_ln321_5' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln321_7 = zext i16 %add_ln321_5 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 266 'zext' 'zext_ln321_7' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%or_ln321 = or i16 %add_ln321_5, 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 267 'or' 'or_ln321' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln321_8 = zext i16 %or_ln321 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 268 'zext' 'zext_ln321_8' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "%img_channel_valid_V_3 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_8" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 269 'getelementptr' 'img_channel_valid_V_3' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "%img_channel_valid_V_4 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 270 'getelementptr' 'img_channel_valid_V_4' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 271 [1/1] (2.07ns)   --->   "%add_ln321_6 = add i16 64, %add_ln321_5" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 271 'add' 'add_ln321_6' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln321_9 = zext i16 %add_ln321_6 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 272 'zext' 'zext_ln321_9' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%img_channel_valid_V_5 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_9" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 273 'getelementptr' 'img_channel_valid_V_5' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 274 [1/1] (2.07ns)   --->   "%add_ln321_7 = add i16 65, %add_ln321_5" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 274 'add' 'add_ln321_7' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln321_10 = zext i16 %add_ln321_7 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 275 'zext' 'zext_ln321_10' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%img_channel_valid_V_6 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_10" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 276 'getelementptr' 'img_channel_valid_V_6' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_2 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_8" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 277 'getelementptr' 'img_channel_data_V_a_2' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_3 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 278 'getelementptr' 'img_channel_data_V_a_3' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_4 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_9" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 279 'getelementptr' 'img_channel_data_V_a_4' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_5 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_10" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 280 'getelementptr' 'img_channel_data_V_a_5' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_2 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_8" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 281 'getelementptr' 'img_channel_keep_V_a_2' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_3 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 282 'getelementptr' 'img_channel_keep_V_a_3' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_4 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_9" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 283 'getelementptr' 'img_channel_keep_V_a_4' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_5 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_10" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 284 'getelementptr' 'img_channel_keep_V_a_5' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 285 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_2 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_8" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 285 'getelementptr' 'img_channel_user_V_a_2' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_3 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 286 'getelementptr' 'img_channel_user_V_a_3' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_4 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_9" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 287 'getelementptr' 'img_channel_user_V_a_4' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_5 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_10" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 288 'getelementptr' 'img_channel_user_V_a_5' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 289 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_2 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_8" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 289 'getelementptr' 'img_channel_last_V_a_2' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_3 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 290 'getelementptr' 'img_channel_last_V_a_3' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_4 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_9" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 291 'getelementptr' 'img_channel_last_V_a_4' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_5 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_10" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 292 'getelementptr' 'img_channel_last_V_a_5' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_2 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_8" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 293 'getelementptr' 'img_channel_id_V_add_2' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_3 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 294 'getelementptr' 'img_channel_id_V_add_3' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_4 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_9" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 295 'getelementptr' 'img_channel_id_V_add_4' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_5 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_10" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 296 'getelementptr' 'img_channel_id_V_add_5' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 297 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_2 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_8" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 297 'getelementptr' 'img_channel_dest_V_a_2' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 298 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_3 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 298 'getelementptr' 'img_channel_dest_V_a_3' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_4 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_9" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 299 'getelementptr' 'img_channel_dest_V_a_4' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_5 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_10" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 300 'getelementptr' 'img_channel_dest_V_a_5' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 0.00>
ST_16 : Operation 301 [1/1] (1.76ns)   --->   "br label %9" [FSRCNN_V1/FSRCNN.cpp:1113]   --->   Operation 301 'br' <Predicate = (icmp_ln1101 & or_ln1110) | (!icmp_ln1099 & or_ln1110)> <Delay = 1.76>

State 17 <SV = 16> <Delay = 5.33>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%index_input_element_s = phi i7 [ %index_input_element, %7 ], [ 0, %.preheader484.preheader ]"   --->   Operation 302 'phi' 'index_input_element_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 303 [1/1] (1.48ns)   --->   "%icmp_ln1103 = icmp eq i7 %index_input_element_s, -62" [FSRCNN_V1/FSRCNN.cpp:1103]   --->   Operation 303 'icmp' 'icmp_ln1103' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 304 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 305 [1/1] (1.87ns)   --->   "%index_input_element = add i7 %index_input_element_s, 1" [FSRCNN_V1/FSRCNN.cpp:1103]   --->   Operation 305 'add' 'index_input_element' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 306 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1103, label %.preheader485.loopexit, label %7" [FSRCNN_V1/FSRCNN.cpp:1103]   --->   Operation 306 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln321_11 = zext i7 %index_input_element_s to i16" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 307 'zext' 'zext_ln321_11' <Predicate = (!icmp_ln1103)> <Delay = 0.00>
ST_17 : Operation 308 [1/1] (2.07ns)   --->   "%add_ln321_8 = add i16 %add_ln321_3, %zext_ln321_11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 308 'add' 'add_ln321_8' <Predicate = (!icmp_ln1103)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln321_12 = zext i16 %add_ln321_8 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 309 'zext' 'zext_ln321_12' <Predicate = (!icmp_ln1103)> <Delay = 0.00>
ST_17 : Operation 310 [1/1] (0.00ns)   --->   "%img_channel_valid_V_s = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 310 'getelementptr' 'img_channel_valid_V_s' <Predicate = (!icmp_ln1103)> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (2.07ns)   --->   "%add_ln321_9 = add i16 %add_ln321_1, %zext_ln321_11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 311 'add' 'add_ln321_9' <Predicate = (!icmp_ln1103)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 312 [1/1] (0.00ns)   --->   "%img_channel_data_V_a = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 312 'getelementptr' 'img_channel_data_V_a' <Predicate = (!icmp_ln1103)> <Delay = 0.00>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 313 'getelementptr' 'img_channel_keep_V_a' <Predicate = (!icmp_ln1103)> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (0.00ns)   --->   "%img_channel_user_V_a = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 314 'getelementptr' 'img_channel_user_V_a' <Predicate = (!icmp_ln1103)> <Delay = 0.00>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%img_channel_last_V_a = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 315 'getelementptr' 'img_channel_last_V_a' <Predicate = (!icmp_ln1103)> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%img_channel_id_V_add = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 316 'getelementptr' 'img_channel_id_V_add' <Predicate = (!icmp_ln1103)> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 317 'getelementptr' 'img_channel_dest_V_a' <Predicate = (!icmp_ln1103)> <Delay = 0.00>
ST_17 : Operation 318 [2/2] (3.25ns)   --->   "%img_channel_valid_V_2 = load i1* %img_channel_valid_V_s, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 318 'load' 'img_channel_valid_V_2' <Predicate = (!icmp_ln1103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_17 : Operation 319 [2/2] (3.25ns)   --->   "%img_channel_data_V_l = load i12* %img_channel_data_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 319 'load' 'img_channel_data_V_l' <Predicate = (!icmp_ln1103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_17 : Operation 320 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l = load i4* %img_channel_keep_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 320 'load' 'img_channel_keep_V_l' <Predicate = (!icmp_ln1103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_17 : Operation 321 [2/2] (3.25ns)   --->   "%img_channel_user_V_l = load i1* %img_channel_user_V_a, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 321 'load' 'img_channel_user_V_l' <Predicate = (!icmp_ln1103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_17 : Operation 322 [2/2] (3.25ns)   --->   "%img_channel_last_V_l = load i1* %img_channel_last_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 322 'load' 'img_channel_last_V_l' <Predicate = (!icmp_ln1103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_17 : Operation 323 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa = load i1* %img_channel_id_V_add, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 323 'load' 'img_channel_id_V_loa' <Predicate = (!icmp_ln1103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_17 : Operation 324 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l = load i1* %img_channel_dest_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 324 'load' 'img_channel_dest_V_l' <Predicate = (!icmp_ln1103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_17 : Operation 325 [1/1] (0.00ns)   --->   "br label %.preheader485"   --->   Operation 325 'br' <Predicate = (icmp_ln1103)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.50>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln321_13 = zext i16 %add_ln321_9 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 326 'zext' 'zext_ln321_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 327 [1/1] (0.00ns)   --->   "%img_channel_valid_V_1 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 327 'getelementptr' 'img_channel_valid_V_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 328 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_1 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 328 'getelementptr' 'img_channel_data_V_a_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 329 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_1 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 329 'getelementptr' 'img_channel_keep_V_a_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 330 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_1 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 330 'getelementptr' 'img_channel_user_V_a_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 331 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_1 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 331 'getelementptr' 'img_channel_last_V_a_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 332 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_1 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 332 'getelementptr' 'img_channel_id_V_add_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 333 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_1 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 333 'getelementptr' 'img_channel_dest_V_a_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 334 [1/2] (3.25ns)   --->   "%img_channel_valid_V_2 = load i1* %img_channel_valid_V_s, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 334 'load' 'img_channel_valid_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_18 : Operation 335 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_2, i1* %img_channel_valid_V_1, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 335 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_18 : Operation 336 [1/2] (3.25ns)   --->   "%img_channel_data_V_l = load i12* %img_channel_data_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 336 'load' 'img_channel_data_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_18 : Operation 337 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l, i12* %img_channel_data_V_a_1, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 337 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_18 : Operation 338 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l = load i4* %img_channel_keep_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 338 'load' 'img_channel_keep_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_18 : Operation 339 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l, i4* %img_channel_keep_V_a_1, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 339 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_18 : Operation 340 [1/2] (3.25ns)   --->   "%img_channel_user_V_l = load i1* %img_channel_user_V_a, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 340 'load' 'img_channel_user_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_18 : Operation 341 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l, i1* %img_channel_user_V_a_1, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 341 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_18 : Operation 342 [1/2] (3.25ns)   --->   "%img_channel_last_V_l = load i1* %img_channel_last_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 342 'load' 'img_channel_last_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_18 : Operation 343 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l, i1* %img_channel_last_V_a_1, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 343 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_18 : Operation 344 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa = load i1* %img_channel_id_V_add, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 344 'load' 'img_channel_id_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_18 : Operation 345 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa, i1* %img_channel_id_V_add_1, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 345 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_18 : Operation 346 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l = load i1* %img_channel_dest_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 346 'load' 'img_channel_dest_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_18 : Operation 347 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l, i1* %img_channel_dest_V_a_1, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105]   --->   Operation 347 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_18 : Operation 348 [1/1] (0.00ns)   --->   "br label %.preheader484" [FSRCNN_V1/FSRCNN.cpp:1103]   --->   Operation 348 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 16> <Delay = 6.88>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%index_input_element2 = phi i7 [ 1, %8 ], [ %index_input_element_1, %10 ]"   --->   Operation 349 'phi' 'index_input_element2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 350 [1/1] (1.48ns)   --->   "%icmp_ln1113 = icmp eq i7 %index_input_element2, -63" [FSRCNN_V1/FSRCNN.cpp:1113]   --->   Operation 350 'icmp' 'icmp_ln1113' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 351 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1113, label %.preheader483.0, label %10" [FSRCNN_V1/FSRCNN.cpp:1113]   --->   Operation 352 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln321_15 = zext i7 %index_input_element2 to i16" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 353 'zext' 'zext_ln321_15' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 354 [1/1] (2.07ns)   --->   "%add_ln321_10 = add i16 %add_ln321_5, %zext_ln321_15" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 354 'add' 'add_ln321_10' <Predicate = (!icmp_ln1113)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln321_16 = zext i16 %add_ln321_10 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 355 'zext' 'zext_ln321_16' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (0.00ns)   --->   "%img_channel_valid_V_7 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_16" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 356 'getelementptr' 'img_channel_valid_V_7' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 357 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_6 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_16" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 357 'getelementptr' 'img_channel_data_V_a_6' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_6 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_16" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 358 'getelementptr' 'img_channel_keep_V_a_6' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_6 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_16" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 359 'getelementptr' 'img_channel_user_V_a_6' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 360 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_6 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_16" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 360 'getelementptr' 'img_channel_last_V_a_6' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_6 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_16" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 361 'getelementptr' 'img_channel_id_V_add_6' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 362 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_6 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_16" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 362 'getelementptr' 'img_channel_dest_V_a_6' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 363 [1/1] (3.63ns)   --->   "%empty_49 = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr7_out_V_valid_V, i12* %corr7_out_V_data_V, i4* %corr7_out_V_keep_V, i1* %corr7_out_V_user_V, i1* %corr7_out_V_last_V, i1* %corr7_out_V_id_V, i1* %corr7_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 363 'read' 'empty_49' <Predicate = (!icmp_ln1113)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_19 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_valid_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_49, 0" [FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 364 'extractvalue' 'tmp_valid_V' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_49, 1" [FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 365 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_49, 2" [FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 366 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_49, 3" [FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 367 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_49, 4" [FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 368 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_49, 5" [FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 369 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_49, 6" [FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 370 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 371 [1/1] (3.25ns)   --->   "store i1 %tmp_valid_V, i1* %img_channel_valid_V_7, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 371 'store' <Predicate = (!icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 372 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V, i12* %img_channel_data_V_a_6, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 372 'store' <Predicate = (!icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 373 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V, i4* %img_channel_keep_V_a_6, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 373 'store' <Predicate = (!icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 374 [1/1] (3.25ns)   --->   "store i1 %tmp_user_V, i1* %img_channel_user_V_a_6, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 374 'store' <Predicate = (!icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 375 [1/1] (3.25ns)   --->   "store i1 %tmp_last_V, i1* %img_channel_last_V_a_6, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 375 'store' <Predicate = (!icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 376 [1/1] (3.25ns)   --->   "store i1 %tmp_id_V, i1* %img_channel_id_V_add_6, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 376 'store' <Predicate = (!icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 377 [1/1] (3.25ns)   --->   "store i1 %tmp_dest_V, i1* %img_channel_dest_V_a_6, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115]   --->   Operation 377 'store' <Predicate = (!icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 378 [1/1] (1.87ns)   --->   "%index_input_element_1 = add i7 %index_input_element2, 1" [FSRCNN_V1/FSRCNN.cpp:1113]   --->   Operation 378 'add' 'index_input_element_1' <Predicate = (!icmp_ln1113)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 379 [1/1] (0.00ns)   --->   "br label %9" [FSRCNN_V1/FSRCNN.cpp:1113]   --->   Operation 379 'br' <Predicate = (!icmp_ln1113)> <Delay = 0.00>
ST_19 : Operation 380 [2/2] (3.25ns)   --->   "%img_channel_valid_V_8 = load i1* %img_channel_valid_V_3, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 380 'load' 'img_channel_valid_V_8' <Predicate = (icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 381 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_1 = load i12* %img_channel_data_V_a_2, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 381 'load' 'img_channel_data_V_l_1' <Predicate = (icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 382 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_1 = load i4* %img_channel_keep_V_a_2, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 382 'load' 'img_channel_keep_V_l_1' <Predicate = (icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 383 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_1 = load i1* %img_channel_user_V_a_2, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 383 'load' 'img_channel_user_V_l_1' <Predicate = (icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 384 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_1 = load i1* %img_channel_last_V_a_2, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 384 'load' 'img_channel_last_V_l_1' <Predicate = (icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 385 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_1 = load i1* %img_channel_id_V_add_2, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 385 'load' 'img_channel_id_V_loa_1' <Predicate = (icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 386 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_1 = load i1* %img_channel_dest_V_a_2, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 386 'load' 'img_channel_dest_V_l_1' <Predicate = (icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 387 [2/2] (3.25ns)   --->   "%img_channel_valid_V_9 = load i1* %img_channel_valid_V_5, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 387 'load' 'img_channel_valid_V_9' <Predicate = (icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 388 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_2 = load i12* %img_channel_data_V_a_4, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 388 'load' 'img_channel_data_V_l_2' <Predicate = (icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 389 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_2 = load i4* %img_channel_keep_V_a_4, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 389 'load' 'img_channel_keep_V_l_2' <Predicate = (icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 390 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_2 = load i1* %img_channel_user_V_a_4, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 390 'load' 'img_channel_user_V_l_2' <Predicate = (icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 391 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_2 = load i1* %img_channel_last_V_a_4, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 391 'load' 'img_channel_last_V_l_2' <Predicate = (icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 392 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_2 = load i1* %img_channel_id_V_add_4, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 392 'load' 'img_channel_id_V_loa_2' <Predicate = (icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_19 : Operation 393 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_2 = load i1* %img_channel_dest_V_a_4, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 393 'load' 'img_channel_dest_V_l_2' <Predicate = (icmp_ln1113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>

State 20 <SV = 17> <Delay = 6.50>
ST_20 : Operation 394 [1/2] (3.25ns)   --->   "%img_channel_valid_V_8 = load i1* %img_channel_valid_V_3, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 394 'load' 'img_channel_valid_V_8' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 395 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_8, i1* %img_channel_valid_V_4, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 395 'store' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 396 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_1 = load i12* %img_channel_data_V_a_2, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 396 'load' 'img_channel_data_V_l_1' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 397 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_1, i12* %img_channel_data_V_a_3, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 397 'store' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 398 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_1 = load i4* %img_channel_keep_V_a_2, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 398 'load' 'img_channel_keep_V_l_1' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 399 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_1, i4* %img_channel_keep_V_a_3, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 399 'store' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 400 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_1 = load i1* %img_channel_user_V_a_2, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 400 'load' 'img_channel_user_V_l_1' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 401 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_1, i1* %img_channel_user_V_a_3, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 401 'store' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 402 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_1 = load i1* %img_channel_last_V_a_2, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 402 'load' 'img_channel_last_V_l_1' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 403 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_1, i1* %img_channel_last_V_a_3, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 403 'store' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 404 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_1 = load i1* %img_channel_id_V_add_2, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 404 'load' 'img_channel_id_V_loa_1' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 405 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_1, i1* %img_channel_id_V_add_3, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 405 'store' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 406 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_1 = load i1* %img_channel_dest_V_a_2, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 406 'load' 'img_channel_dest_V_l_1' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 407 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_1, i1* %img_channel_dest_V_a_3, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120]   --->   Operation 407 'store' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 408 [1/2] (3.25ns)   --->   "%img_channel_valid_V_9 = load i1* %img_channel_valid_V_5, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 408 'load' 'img_channel_valid_V_9' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 409 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_9, i1* %img_channel_valid_V_6, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 409 'store' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 410 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_2 = load i12* %img_channel_data_V_a_4, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 410 'load' 'img_channel_data_V_l_2' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 411 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_2, i12* %img_channel_data_V_a_5, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 411 'store' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 412 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_2 = load i4* %img_channel_keep_V_a_4, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 412 'load' 'img_channel_keep_V_l_2' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 413 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_2, i4* %img_channel_keep_V_a_5, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 413 'store' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 414 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_2 = load i1* %img_channel_user_V_a_4, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 414 'load' 'img_channel_user_V_l_2' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 415 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_2, i1* %img_channel_user_V_a_5, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 415 'store' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 416 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_2 = load i1* %img_channel_last_V_a_4, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 416 'load' 'img_channel_last_V_l_2' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 417 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_2, i1* %img_channel_last_V_a_5, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 417 'store' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 418 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_2 = load i1* %img_channel_id_V_add_4, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 418 'load' 'img_channel_id_V_loa_2' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 419 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_2, i1* %img_channel_id_V_add_5, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 419 'store' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 420 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_2 = load i1* %img_channel_dest_V_a_4, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 420 'load' 'img_channel_dest_V_l_2' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 421 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_2, i1* %img_channel_dest_V_a_5, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1125]   --->   Operation 421 'store' <Predicate = (or_ln1110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_20 : Operation 422 [1/1] (0.00ns)   --->   "br label %.loopexit482"   --->   Operation 422 'br' <Predicate = (or_ln1110)> <Delay = 0.00>
ST_20 : Operation 423 [1/1] (0.00ns)   --->   "br i1 %or_ln1129, label %.loopexit478, label %.preheader480.preheader" [FSRCNN_V1/FSRCNN.cpp:1129]   --->   Operation 423 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_32 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %current_input_channe, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 424 'bitconcatenate' 'tmp_32' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln321_17 = zext i12 %tmp_32 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 425 'zext' 'zext_ln321_17' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_33 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %current_input_channe, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 426 'bitconcatenate' 'tmp_33' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln321_18 = zext i7 %tmp_33 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 427 'zext' 'zext_ln321_18' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 428 [1/1] (1.54ns)   --->   "%add_ln321_11 = add i13 %zext_ln321_18, %zext_ln321_17" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 428 'add' 'add_ln321_11' <Predicate = (!or_ln1129)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln321_19 = zext i13 %add_ln321_11 to i15" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 429 'zext' 'zext_ln321_19' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 430 [1/1] (1.94ns)   --->   "%add_ln321_12 = add i15 %zext_ln321_19, 14784" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 430 'add' 'add_ln321_12' <Predicate = (!or_ln1129)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln321_20 = zext i15 %add_ln321_12 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 431 'zext' 'zext_ln321_20' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 432 [1/1] (1.94ns)   --->   "%add_ln321_13 = add i15 %zext_ln321_19, 14785" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 432 'add' 'add_ln321_13' <Predicate = (!or_ln1129)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln321_21 = zext i15 %add_ln321_13 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 433 'zext' 'zext_ln321_21' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 434 [1/1] (0.00ns)   --->   "%img_channel_valid_V_10 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 434 'getelementptr' 'img_channel_valid_V_10' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 435 [1/1] (0.00ns)   --->   "%img_channel_valid_V_11 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_20" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 435 'getelementptr' 'img_channel_valid_V_11' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 436 [1/1] (1.94ns)   --->   "%add_ln321_14 = add i15 %zext_ln321_19, 14848" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 436 'add' 'add_ln321_14' <Predicate = (!or_ln1129)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln321_22 = zext i15 %add_ln321_14 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 437 'zext' 'zext_ln321_22' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 438 [1/1] (0.00ns)   --->   "%img_channel_valid_V_12 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_22" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 438 'getelementptr' 'img_channel_valid_V_12' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 439 [1/1] (1.94ns)   --->   "%add_ln321_15 = add i15 %zext_ln321_19, 14849" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 439 'add' 'add_ln321_15' <Predicate = (!or_ln1129)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln321_23 = zext i15 %add_ln321_15 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 440 'zext' 'zext_ln321_23' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 441 [1/1] (0.00ns)   --->   "%img_channel_valid_V_13 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 441 'getelementptr' 'img_channel_valid_V_13' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 442 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_7 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 442 'getelementptr' 'img_channel_data_V_a_7' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 443 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_8 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_20" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 443 'getelementptr' 'img_channel_data_V_a_8' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 444 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_9 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_22" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 444 'getelementptr' 'img_channel_data_V_a_9' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 445 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_10 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 445 'getelementptr' 'img_channel_data_V_a_10' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 446 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_7 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 446 'getelementptr' 'img_channel_keep_V_a_7' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 447 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_8 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_20" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 447 'getelementptr' 'img_channel_keep_V_a_8' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 448 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_9 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_22" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 448 'getelementptr' 'img_channel_keep_V_a_9' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 449 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_10 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 449 'getelementptr' 'img_channel_keep_V_a_10' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 450 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_7 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 450 'getelementptr' 'img_channel_user_V_a_7' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 451 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_8 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_20" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 451 'getelementptr' 'img_channel_user_V_a_8' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 452 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_9 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_22" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 452 'getelementptr' 'img_channel_user_V_a_9' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 453 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_10 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 453 'getelementptr' 'img_channel_user_V_a_10' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 454 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_7 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 454 'getelementptr' 'img_channel_last_V_a_7' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 455 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_8 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_20" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 455 'getelementptr' 'img_channel_last_V_a_8' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 456 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_9 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_22" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 456 'getelementptr' 'img_channel_last_V_a_9' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 457 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_10 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 457 'getelementptr' 'img_channel_last_V_a_10' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 458 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_7 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 458 'getelementptr' 'img_channel_id_V_add_7' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 459 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_8 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_20" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 459 'getelementptr' 'img_channel_id_V_add_8' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 460 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_9 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_22" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 460 'getelementptr' 'img_channel_id_V_add_9' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 461 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_10 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 461 'getelementptr' 'img_channel_id_V_add_10' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 462 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_7 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 462 'getelementptr' 'img_channel_dest_V_a_7' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 463 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_8 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_20" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 463 'getelementptr' 'img_channel_dest_V_a_8' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 464 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_9 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_22" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 464 'getelementptr' 'img_channel_dest_V_a_9' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 465 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_10 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 465 'getelementptr' 'img_channel_dest_V_a_10' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_20 : Operation 466 [1/1] (1.76ns)   --->   "br label %.preheader480" [FSRCNN_V1/FSRCNN.cpp:1132]   --->   Operation 466 'br' <Predicate = (!or_ln1129)> <Delay = 1.76>

State 21 <SV = 18> <Delay = 6.88>
ST_21 : Operation 467 [1/1] (0.00ns)   --->   "%index_input_element3 = phi i7 [ %index_input_element_2, %11 ], [ 1, %.preheader480.preheader ]"   --->   Operation 467 'phi' 'index_input_element3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 468 [1/1] (1.48ns)   --->   "%icmp_ln1132 = icmp eq i7 %index_input_element3, -63" [FSRCNN_V1/FSRCNN.cpp:1132]   --->   Operation 468 'icmp' 'icmp_ln1132' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 469 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 469 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 470 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1132, label %.preheader479.0, label %11" [FSRCNN_V1/FSRCNN.cpp:1132]   --->   Operation 470 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln321_28 = zext i7 %index_input_element3 to i15" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 471 'zext' 'zext_ln321_28' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 472 [1/1] (1.94ns)   --->   "%add_ln321_18 = add i15 %add_ln321_12, %zext_ln321_28" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 472 'add' 'add_ln321_18' <Predicate = (!icmp_ln1132)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln321_29 = zext i15 %add_ln321_18 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 473 'zext' 'zext_ln321_29' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 474 [1/1] (0.00ns)   --->   "%img_channel_valid_V_14 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_29" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 474 'getelementptr' 'img_channel_valid_V_14' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 475 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_11 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_29" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 475 'getelementptr' 'img_channel_data_V_a_11' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 476 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_11 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_29" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 476 'getelementptr' 'img_channel_keep_V_a_11' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 477 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_11 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_29" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 477 'getelementptr' 'img_channel_user_V_a_11' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 478 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_11 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_29" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 478 'getelementptr' 'img_channel_last_V_a_11' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 479 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_11 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_29" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 479 'getelementptr' 'img_channel_id_V_add_11' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 480 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_11 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_29" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 480 'getelementptr' 'img_channel_dest_V_a_11' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 481 [1/1] (3.63ns)   --->   "%empty_50 = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr7_out_V_valid_V, i12* %corr7_out_V_data_V, i4* %corr7_out_V_keep_V, i1* %corr7_out_V_user_V, i1* %corr7_out_V_last_V, i1* %corr7_out_V_id_V, i1* %corr7_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 481 'read' 'empty_50' <Predicate = (!icmp_ln1132)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_21 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_valid_V_1 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_50, 0" [FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 482 'extractvalue' 'tmp_valid_V_1' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_50, 1" [FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 483 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_50, 2" [FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 484 'extractvalue' 'tmp_keep_V_1' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_50, 3" [FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 485 'extractvalue' 'tmp_user_V_1' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_50, 4" [FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 486 'extractvalue' 'tmp_last_V_1' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_50, 5" [FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 487 'extractvalue' 'tmp_id_V_1' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_50, 6" [FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 488 'extractvalue' 'tmp_dest_V_1' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 489 [1/1] (3.25ns)   --->   "store i1 %tmp_valid_V_1, i1* %img_channel_valid_V_14, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 489 'store' <Predicate = (!icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 490 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_1, i12* %img_channel_data_V_a_11, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 490 'store' <Predicate = (!icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 491 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V_1, i4* %img_channel_keep_V_a_11, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 491 'store' <Predicate = (!icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 492 [1/1] (3.25ns)   --->   "store i1 %tmp_user_V_1, i1* %img_channel_user_V_a_11, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 492 'store' <Predicate = (!icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 493 [1/1] (3.25ns)   --->   "store i1 %tmp_last_V_1, i1* %img_channel_last_V_a_11, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 493 'store' <Predicate = (!icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 494 [1/1] (3.25ns)   --->   "store i1 %tmp_id_V_1, i1* %img_channel_id_V_add_11, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 494 'store' <Predicate = (!icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 495 [1/1] (3.25ns)   --->   "store i1 %tmp_dest_V_1, i1* %img_channel_dest_V_a_11, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134]   --->   Operation 495 'store' <Predicate = (!icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 496 [1/1] (1.87ns)   --->   "%index_input_element_2 = add i7 %index_input_element3, 1" [FSRCNN_V1/FSRCNN.cpp:1132]   --->   Operation 496 'add' 'index_input_element_2' <Predicate = (!icmp_ln1132)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 497 [1/1] (0.00ns)   --->   "br label %.preheader480" [FSRCNN_V1/FSRCNN.cpp:1132]   --->   Operation 497 'br' <Predicate = (!icmp_ln1132)> <Delay = 0.00>
ST_21 : Operation 498 [2/2] (3.25ns)   --->   "%img_channel_valid_V_15 = load i1* %img_channel_valid_V_10, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 498 'load' 'img_channel_valid_V_15' <Predicate = (icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 499 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_3 = load i12* %img_channel_data_V_a_7, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 499 'load' 'img_channel_data_V_l_3' <Predicate = (icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 500 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_3 = load i4* %img_channel_keep_V_a_7, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 500 'load' 'img_channel_keep_V_l_3' <Predicate = (icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 501 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_3 = load i1* %img_channel_user_V_a_7, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 501 'load' 'img_channel_user_V_l_3' <Predicate = (icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 502 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_3 = load i1* %img_channel_last_V_a_7, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 502 'load' 'img_channel_last_V_l_3' <Predicate = (icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 503 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_3 = load i1* %img_channel_id_V_add_7, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 503 'load' 'img_channel_id_V_loa_3' <Predicate = (icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 504 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_3 = load i1* %img_channel_dest_V_a_7, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 504 'load' 'img_channel_dest_V_l_3' <Predicate = (icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 505 [2/2] (3.25ns)   --->   "%img_channel_valid_V_16 = load i1* %img_channel_valid_V_12, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 505 'load' 'img_channel_valid_V_16' <Predicate = (icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 506 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_4 = load i12* %img_channel_data_V_a_9, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 506 'load' 'img_channel_data_V_l_4' <Predicate = (icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 507 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_4 = load i4* %img_channel_keep_V_a_9, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 507 'load' 'img_channel_keep_V_l_4' <Predicate = (icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 508 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_4 = load i1* %img_channel_user_V_a_9, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 508 'load' 'img_channel_user_V_l_4' <Predicate = (icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 509 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_4 = load i1* %img_channel_last_V_a_9, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 509 'load' 'img_channel_last_V_l_4' <Predicate = (icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 510 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_4 = load i1* %img_channel_id_V_add_9, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 510 'load' 'img_channel_id_V_loa_4' <Predicate = (icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_21 : Operation 511 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_4 = load i1* %img_channel_dest_V_a_9, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 511 'load' 'img_channel_dest_V_l_4' <Predicate = (icmp_ln1132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>

State 22 <SV = 19> <Delay = 6.50>
ST_22 : Operation 512 [1/2] (3.25ns)   --->   "%img_channel_valid_V_15 = load i1* %img_channel_valid_V_10, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 512 'load' 'img_channel_valid_V_15' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 513 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_15, i1* %img_channel_valid_V_11, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 513 'store' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 514 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_3 = load i12* %img_channel_data_V_a_7, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 514 'load' 'img_channel_data_V_l_3' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 515 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_3, i12* %img_channel_data_V_a_8, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 515 'store' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 516 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_3 = load i4* %img_channel_keep_V_a_7, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 516 'load' 'img_channel_keep_V_l_3' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 517 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_3, i4* %img_channel_keep_V_a_8, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 517 'store' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 518 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_3 = load i1* %img_channel_user_V_a_7, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 518 'load' 'img_channel_user_V_l_3' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 519 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_3, i1* %img_channel_user_V_a_8, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 519 'store' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 520 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_3 = load i1* %img_channel_last_V_a_7, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 520 'load' 'img_channel_last_V_l_3' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 521 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_3, i1* %img_channel_last_V_a_8, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 521 'store' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 522 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_3 = load i1* %img_channel_id_V_add_7, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 522 'load' 'img_channel_id_V_loa_3' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 523 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_3, i1* %img_channel_id_V_add_8, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 523 'store' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 524 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_3 = load i1* %img_channel_dest_V_a_7, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 524 'load' 'img_channel_dest_V_l_3' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 525 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_3, i1* %img_channel_dest_V_a_8, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139]   --->   Operation 525 'store' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 526 [1/2] (3.25ns)   --->   "%img_channel_valid_V_16 = load i1* %img_channel_valid_V_12, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 526 'load' 'img_channel_valid_V_16' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 527 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_16, i1* %img_channel_valid_V_13, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 527 'store' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 528 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_4 = load i12* %img_channel_data_V_a_9, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 528 'load' 'img_channel_data_V_l_4' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 529 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_4, i12* %img_channel_data_V_a_10, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 529 'store' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 530 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_4 = load i4* %img_channel_keep_V_a_9, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 530 'load' 'img_channel_keep_V_l_4' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 531 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_4, i4* %img_channel_keep_V_a_10, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 531 'store' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 532 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_4 = load i1* %img_channel_user_V_a_9, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 532 'load' 'img_channel_user_V_l_4' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 533 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_4, i1* %img_channel_user_V_a_10, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 533 'store' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 534 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_4 = load i1* %img_channel_last_V_a_9, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 534 'load' 'img_channel_last_V_l_4' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 535 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_4, i1* %img_channel_last_V_a_10, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 535 'store' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 536 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_4 = load i1* %img_channel_id_V_add_9, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 536 'load' 'img_channel_id_V_loa_4' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 537 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_4, i1* %img_channel_id_V_add_10, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 537 'store' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 538 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_4 = load i1* %img_channel_dest_V_a_9, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 538 'load' 'img_channel_dest_V_l_4' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 539 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_4, i1* %img_channel_dest_V_a_10, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1144]   --->   Operation 539 'store' <Predicate = (!or_ln1129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_22 : Operation 540 [1/1] (0.00ns)   --->   "br label %.loopexit478"   --->   Operation 540 'br' <Predicate = (!or_ln1129)> <Delay = 0.00>
ST_22 : Operation 541 [1/1] (0.00ns)   --->   "br i1 %and_ln1148, label %.preheader475.preheader, label %.loopexit476" [FSRCNN_V1/FSRCNN.cpp:1148]   --->   Operation 541 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln321_30 = zext i6 %current_input_channe to i15" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 542 'zext' 'zext_ln321_30' <Predicate = (and_ln1148)> <Delay = 0.00>
ST_22 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_36 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %current_input_channe, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 543 'bitconcatenate' 'tmp_36' <Predicate = (and_ln1148)> <Delay = 0.00>
ST_22 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln321_31 = zext i12 %tmp_36 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 544 'zext' 'zext_ln321_31' <Predicate = (and_ln1148)> <Delay = 0.00>
ST_22 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_37 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %current_input_channe, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 545 'bitconcatenate' 'tmp_37' <Predicate = (and_ln1148)> <Delay = 0.00>
ST_22 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln321_32 = zext i7 %tmp_37 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 546 'zext' 'zext_ln321_32' <Predicate = (and_ln1148)> <Delay = 0.00>
ST_22 : Operation 547 [1/1] (1.54ns)   --->   "%add_ln321_19 = add i13 %zext_ln321_31, %zext_ln321_32" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 547 'add' 'add_ln321_19' <Predicate = (and_ln1148)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 548 [1/1] (1.81ns)   --->   "%add_ln321_20 = add i15 %zext_ln321_30, %sext_ln321" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 548 'add' 'add_ln321_20' <Predicate = (and_ln1148)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln321_3 = trunc i15 %add_ln321_20 to i10" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 549 'trunc' 'trunc_ln321_3' <Predicate = (and_ln1148)> <Delay = 0.00>
ST_22 : Operation 550 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %trunc_ln321_3, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 550 'bitconcatenate' 'p_shl8_cast' <Predicate = (and_ln1148)> <Delay = 0.00>
ST_22 : Operation 551 [1/1] (0.00ns)   --->   "%p_shl9_cast = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %add_ln321_20, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 551 'bitconcatenate' 'p_shl9_cast' <Predicate = (and_ln1148)> <Delay = 0.00>
ST_22 : Operation 552 [1/1] (2.07ns)   --->   "%add_ln321_21 = add i16 %p_shl8_cast, %p_shl9_cast" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 552 'add' 'add_ln321_21' <Predicate = (and_ln1148)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 553 [1/1] (1.76ns)   --->   "br label %.preheader475" [FSRCNN_V1/FSRCNN.cpp:1150]   --->   Operation 553 'br' <Predicate = (and_ln1148)> <Delay = 1.76>

State 23 <SV = 20> <Delay = 4.93>
ST_23 : Operation 554 [1/1] (0.00ns)   --->   "%index_input_element3_1 = phi i7 [ %index_input_element_3, %12 ], [ 0, %.preheader475.preheader ]"   --->   Operation 554 'phi' 'index_input_element3_1' <Predicate = (and_ln1148)> <Delay = 0.00>
ST_23 : Operation 555 [1/1] (1.48ns)   --->   "%icmp_ln1150 = icmp eq i7 %index_input_element3_1, -62" [FSRCNN_V1/FSRCNN.cpp:1150]   --->   Operation 555 'icmp' 'icmp_ln1150' <Predicate = (and_ln1148)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 556 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 556 'speclooptripcount' <Predicate = (and_ln1148)> <Delay = 0.00>
ST_23 : Operation 557 [1/1] (1.87ns)   --->   "%index_input_element_3 = add i7 %index_input_element3_1, 1" [FSRCNN_V1/FSRCNN.cpp:1150]   --->   Operation 557 'add' 'index_input_element_3' <Predicate = (and_ln1148)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 558 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1150, label %.loopexit476.loopexit, label %12" [FSRCNN_V1/FSRCNN.cpp:1150]   --->   Operation 558 'br' <Predicate = (and_ln1148)> <Delay = 0.00>
ST_23 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln321_33 = zext i7 %index_input_element3_1 to i16" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 559 'zext' 'zext_ln321_33' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 0.00>
ST_23 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln321_34 = zext i7 %index_input_element3_1 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 560 'zext' 'zext_ln321_34' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 0.00>
ST_23 : Operation 561 [1/1] (1.67ns)   --->   "%add_ln321_22 = add i13 %add_ln321_19, %zext_ln321_34" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 561 'add' 'add_ln321_22' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln321_35 = zext i13 %add_ln321_22 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 562 'zext' 'zext_ln321_35' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 0.00>
ST_23 : Operation 563 [1/1] (0.00ns)   --->   "%img_channel_valid_V_17 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_35" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 563 'getelementptr' 'img_channel_valid_V_17' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 0.00>
ST_23 : Operation 564 [1/1] (2.07ns)   --->   "%add_ln321_23 = add i16 %add_ln321_21, %zext_ln321_33" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 564 'add' 'add_ln321_23' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 565 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_12 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_35" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 565 'getelementptr' 'img_channel_data_V_a_12' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 0.00>
ST_23 : Operation 566 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_12 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_35" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 566 'getelementptr' 'img_channel_keep_V_a_12' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 0.00>
ST_23 : Operation 567 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_12 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_35" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 567 'getelementptr' 'img_channel_user_V_a_12' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 0.00>
ST_23 : Operation 568 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_12 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_35" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 568 'getelementptr' 'img_channel_last_V_a_12' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 0.00>
ST_23 : Operation 569 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_12 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_35" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 569 'getelementptr' 'img_channel_id_V_add_12' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 0.00>
ST_23 : Operation 570 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_12 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_35" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 570 'getelementptr' 'img_channel_dest_V_a_12' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 0.00>
ST_23 : Operation 571 [2/2] (3.25ns)   --->   "%img_channel_valid_V_19 = load i1* %img_channel_valid_V_17, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 571 'load' 'img_channel_valid_V_19' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_23 : Operation 572 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_5 = load i12* %img_channel_data_V_a_12, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 572 'load' 'img_channel_data_V_l_5' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_23 : Operation 573 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_5 = load i4* %img_channel_keep_V_a_12, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 573 'load' 'img_channel_keep_V_l_5' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_23 : Operation 574 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_5 = load i1* %img_channel_user_V_a_12, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 574 'load' 'img_channel_user_V_l_5' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_23 : Operation 575 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_5 = load i1* %img_channel_last_V_a_12, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 575 'load' 'img_channel_last_V_l_5' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_23 : Operation 576 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_5 = load i1* %img_channel_id_V_add_12, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 576 'load' 'img_channel_id_V_loa_5' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_23 : Operation 577 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_5 = load i1* %img_channel_dest_V_a_12, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 577 'load' 'img_channel_dest_V_l_5' <Predicate = (and_ln1148 & !icmp_ln1150)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_23 : Operation 578 [1/1] (0.00ns)   --->   "br label %.loopexit476"   --->   Operation 578 'br' <Predicate = (and_ln1148 & icmp_ln1150)> <Delay = 0.00>
ST_23 : Operation 579 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1129, label %.preheader473.preheader, label %.loopexit474" [FSRCNN_V1/FSRCNN.cpp:1156]   --->   Operation 579 'br' <Predicate = (icmp_ln1150) | (!and_ln1148)> <Delay = 0.00>
ST_23 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_38 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %current_input_channe, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 580 'bitconcatenate' 'tmp_38' <Predicate = (icmp_ln1150 & icmp_ln1129) | (!and_ln1148 & icmp_ln1129)> <Delay = 0.00>
ST_23 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln321_37 = zext i12 %tmp_38 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 581 'zext' 'zext_ln321_37' <Predicate = (icmp_ln1150 & icmp_ln1129) | (!and_ln1148 & icmp_ln1129)> <Delay = 0.00>
ST_23 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_39 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %current_input_channe, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 582 'bitconcatenate' 'tmp_39' <Predicate = (icmp_ln1150 & icmp_ln1129) | (!and_ln1148 & icmp_ln1129)> <Delay = 0.00>
ST_23 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln321_38 = zext i7 %tmp_39 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 583 'zext' 'zext_ln321_38' <Predicate = (icmp_ln1150 & icmp_ln1129) | (!and_ln1148 & icmp_ln1129)> <Delay = 0.00>
ST_23 : Operation 584 [1/1] (1.54ns)   --->   "%add_ln321_24 = add i13 %zext_ln321_38, %zext_ln321_37" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 584 'add' 'add_ln321_24' <Predicate = (icmp_ln1150 & icmp_ln1129) | (!and_ln1148 & icmp_ln1129)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln321_39 = zext i13 %add_ln321_24 to i15" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 585 'zext' 'zext_ln321_39' <Predicate = (icmp_ln1150 & icmp_ln1129) | (!and_ln1148 & icmp_ln1129)> <Delay = 0.00>
ST_23 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln321_40 = zext i13 %add_ln321_24 to i14" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 586 'zext' 'zext_ln321_40' <Predicate = (icmp_ln1150 & icmp_ln1129) | (!and_ln1148 & icmp_ln1129)> <Delay = 0.00>
ST_23 : Operation 587 [1/1] (1.81ns)   --->   "%add_ln321_25 = add i14 %zext_ln321_40, -5296" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 587 'add' 'add_ln321_25' <Predicate = (icmp_ln1150 & icmp_ln1129) | (!and_ln1148 & icmp_ln1129)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 588 [1/1] (1.94ns)   --->   "%add_ln321_26 = add i15 %zext_ln321_39, 14784" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 588 'add' 'add_ln321_26' <Predicate = (icmp_ln1150 & icmp_ln1129) | (!and_ln1148 & icmp_ln1129)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 589 [1/1] (1.76ns)   --->   "br label %.preheader473" [FSRCNN_V1/FSRCNN.cpp:1158]   --->   Operation 589 'br' <Predicate = (icmp_ln1150 & icmp_ln1129) | (!and_ln1148 & icmp_ln1129)> <Delay = 1.76>

State 24 <SV = 21> <Delay = 6.50>
ST_24 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln321_36 = zext i16 %add_ln321_23 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 590 'zext' 'zext_ln321_36' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 591 [1/1] (0.00ns)   --->   "%img_channel_valid_V_18 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_36" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 591 'getelementptr' 'img_channel_valid_V_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 592 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_13 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_36" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 592 'getelementptr' 'img_channel_data_V_a_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 593 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_13 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_36" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 593 'getelementptr' 'img_channel_keep_V_a_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 594 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_13 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_36" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 594 'getelementptr' 'img_channel_user_V_a_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 595 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_13 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_36" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 595 'getelementptr' 'img_channel_last_V_a_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 596 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_13 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_36" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 596 'getelementptr' 'img_channel_id_V_add_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 597 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_13 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_36" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 597 'getelementptr' 'img_channel_dest_V_a_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 598 [1/2] (3.25ns)   --->   "%img_channel_valid_V_19 = load i1* %img_channel_valid_V_17, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 598 'load' 'img_channel_valid_V_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_24 : Operation 599 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_19, i1* %img_channel_valid_V_18, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 599 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_24 : Operation 600 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_5 = load i12* %img_channel_data_V_a_12, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 600 'load' 'img_channel_data_V_l_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_24 : Operation 601 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_5, i12* %img_channel_data_V_a_13, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 601 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_24 : Operation 602 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_5 = load i4* %img_channel_keep_V_a_12, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 602 'load' 'img_channel_keep_V_l_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_24 : Operation 603 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_5, i4* %img_channel_keep_V_a_13, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 603 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_24 : Operation 604 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_5 = load i1* %img_channel_user_V_a_12, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 604 'load' 'img_channel_user_V_l_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_24 : Operation 605 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_5, i1* %img_channel_user_V_a_13, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 605 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_24 : Operation 606 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_5 = load i1* %img_channel_last_V_a_12, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 606 'load' 'img_channel_last_V_l_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_24 : Operation 607 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_5, i1* %img_channel_last_V_a_13, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 607 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_24 : Operation 608 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_5 = load i1* %img_channel_id_V_add_12, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 608 'load' 'img_channel_id_V_loa_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_24 : Operation 609 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_5, i1* %img_channel_id_V_add_13, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 609 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_24 : Operation 610 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_5 = load i1* %img_channel_dest_V_a_12, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 610 'load' 'img_channel_dest_V_l_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_24 : Operation 611 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_5, i1* %img_channel_dest_V_a_13, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152]   --->   Operation 611 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_24 : Operation 612 [1/1] (0.00ns)   --->   "br label %.preheader475" [FSRCNN_V1/FSRCNN.cpp:1150]   --->   Operation 612 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 21> <Delay = 5.06>
ST_25 : Operation 613 [1/1] (0.00ns)   --->   "%index_input_element3_2 = phi i7 [ %index_input_element_4, %13 ], [ 0, %.preheader473.preheader ]"   --->   Operation 613 'phi' 'index_input_element3_2' <Predicate = (icmp_ln1129)> <Delay = 0.00>
ST_25 : Operation 614 [1/1] (1.48ns)   --->   "%icmp_ln1158 = icmp eq i7 %index_input_element3_2, -62" [FSRCNN_V1/FSRCNN.cpp:1158]   --->   Operation 614 'icmp' 'icmp_ln1158' <Predicate = (icmp_ln1129)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 615 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 615 'speclooptripcount' <Predicate = (icmp_ln1129)> <Delay = 0.00>
ST_25 : Operation 616 [1/1] (1.87ns)   --->   "%index_input_element_4 = add i7 %index_input_element3_2, 1" [FSRCNN_V1/FSRCNN.cpp:1158]   --->   Operation 616 'add' 'index_input_element_4' <Predicate = (icmp_ln1129)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 617 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1158, label %.loopexit474.loopexit, label %13" [FSRCNN_V1/FSRCNN.cpp:1158]   --->   Operation 617 'br' <Predicate = (icmp_ln1129)> <Delay = 0.00>
ST_25 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln321_41 = zext i7 %index_input_element3_2 to i15" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 618 'zext' 'zext_ln321_41' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 0.00>
ST_25 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln321_42 = zext i7 %index_input_element3_2 to i14" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 619 'zext' 'zext_ln321_42' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 0.00>
ST_25 : Operation 620 [1/1] (1.81ns)   --->   "%add_ln321_27 = add i14 %add_ln321_25, %zext_ln321_42" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 620 'add' 'add_ln321_27' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln321_43 = zext i14 %add_ln321_27 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 621 'zext' 'zext_ln321_43' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 0.00>
ST_25 : Operation 622 [1/1] (0.00ns)   --->   "%img_channel_valid_V_20 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_43" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 622 'getelementptr' 'img_channel_valid_V_20' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 0.00>
ST_25 : Operation 623 [1/1] (1.94ns)   --->   "%add_ln321_28 = add i15 %add_ln321_26, %zext_ln321_41" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 623 'add' 'add_ln321_28' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 624 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_14 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_43" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 624 'getelementptr' 'img_channel_data_V_a_14' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 0.00>
ST_25 : Operation 625 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_14 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_43" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 625 'getelementptr' 'img_channel_keep_V_a_14' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 0.00>
ST_25 : Operation 626 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_14 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_43" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 626 'getelementptr' 'img_channel_user_V_a_14' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 0.00>
ST_25 : Operation 627 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_14 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_43" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 627 'getelementptr' 'img_channel_last_V_a_14' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 0.00>
ST_25 : Operation 628 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_14 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_43" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 628 'getelementptr' 'img_channel_id_V_add_14' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 0.00>
ST_25 : Operation 629 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_14 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_43" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 629 'getelementptr' 'img_channel_dest_V_a_14' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 0.00>
ST_25 : Operation 630 [2/2] (3.25ns)   --->   "%img_channel_valid_V_22 = load i1* %img_channel_valid_V_20, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 630 'load' 'img_channel_valid_V_22' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_25 : Operation 631 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_6 = load i12* %img_channel_data_V_a_14, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 631 'load' 'img_channel_data_V_l_6' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_25 : Operation 632 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_6 = load i4* %img_channel_keep_V_a_14, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 632 'load' 'img_channel_keep_V_l_6' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_25 : Operation 633 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_6 = load i1* %img_channel_user_V_a_14, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 633 'load' 'img_channel_user_V_l_6' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_25 : Operation 634 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_6 = load i1* %img_channel_last_V_a_14, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 634 'load' 'img_channel_last_V_l_6' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_25 : Operation 635 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_6 = load i1* %img_channel_id_V_add_14, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 635 'load' 'img_channel_id_V_loa_6' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_25 : Operation 636 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_6 = load i1* %img_channel_dest_V_a_14, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 636 'load' 'img_channel_dest_V_l_6' <Predicate = (icmp_ln1129 & !icmp_ln1158)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_25 : Operation 637 [1/1] (0.00ns)   --->   "br label %.loopexit474"   --->   Operation 637 'br' <Predicate = (icmp_ln1129 & icmp_ln1158)> <Delay = 0.00>
ST_25 : Operation 638 [1/1] (0.00ns)   --->   "br label %.preheader487" [FSRCNN_V1/FSRCNN.cpp:1096]   --->   Operation 638 'br' <Predicate = (icmp_ln1158) | (!icmp_ln1129)> <Delay = 0.00>

State 26 <SV = 22> <Delay = 6.50>
ST_26 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln321_44 = zext i15 %add_ln321_28 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 639 'zext' 'zext_ln321_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 640 [1/1] (0.00ns)   --->   "%img_channel_valid_V_21 = getelementptr [18480 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_44" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 640 'getelementptr' 'img_channel_valid_V_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 641 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_15 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_44" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 641 'getelementptr' 'img_channel_data_V_a_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 642 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_15 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_44" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 642 'getelementptr' 'img_channel_keep_V_a_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 643 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_15 = getelementptr [18480 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_44" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 643 'getelementptr' 'img_channel_user_V_a_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 644 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_15 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_44" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 644 'getelementptr' 'img_channel_last_V_a_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 645 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_15 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_44" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 645 'getelementptr' 'img_channel_id_V_add_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 646 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_15 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_44" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 646 'getelementptr' 'img_channel_dest_V_a_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 647 [1/2] (3.25ns)   --->   "%img_channel_valid_V_22 = load i1* %img_channel_valid_V_20, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 647 'load' 'img_channel_valid_V_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_26 : Operation 648 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_22, i1* %img_channel_valid_V_21, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 648 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_26 : Operation 649 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_6 = load i12* %img_channel_data_V_a_14, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 649 'load' 'img_channel_data_V_l_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_26 : Operation 650 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_6, i12* %img_channel_data_V_a_15, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 650 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_26 : Operation 651 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_6 = load i4* %img_channel_keep_V_a_14, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 651 'load' 'img_channel_keep_V_l_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_26 : Operation 652 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_6, i4* %img_channel_keep_V_a_15, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 652 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_26 : Operation 653 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_6 = load i1* %img_channel_user_V_a_14, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 653 'load' 'img_channel_user_V_l_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_26 : Operation 654 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_6, i1* %img_channel_user_V_a_15, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 654 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_26 : Operation 655 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_6 = load i1* %img_channel_last_V_a_14, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 655 'load' 'img_channel_last_V_l_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_26 : Operation 656 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_6, i1* %img_channel_last_V_a_15, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 656 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_26 : Operation 657 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_6 = load i1* %img_channel_id_V_add_14, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 657 'load' 'img_channel_id_V_loa_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_26 : Operation 658 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_6, i1* %img_channel_id_V_add_15, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 658 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_26 : Operation 659 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_6 = load i1* %img_channel_dest_V_a_14, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 659 'load' 'img_channel_dest_V_l_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_26 : Operation 660 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_6, i1* %img_channel_dest_V_a_15, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160]   --->   Operation 660 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_26 : Operation 661 [1/1] (0.00ns)   --->   "br label %.preheader473" [FSRCNN_V1/FSRCNN.cpp:1158]   --->   Operation 661 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 15> <Delay = 2.40>
ST_27 : Operation 662 [1/1] (0.00ns)   --->   "%current_input_channe_2 = phi i6 [ %add_ln1169, %.loopexit462.0 ], [ 0, %.preheader471.preheader ]" [FSRCNN_V1/FSRCNN.cpp:1169]   --->   Operation 662 'phi' 'current_input_channe_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 663 [1/1] (1.42ns)   --->   "%icmp_ln1169 = icmp eq i6 %current_input_channe_2, -8" [FSRCNN_V1/FSRCNN.cpp:1169]   --->   Operation 663 'icmp' 'icmp_ln1169' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 664 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 664 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 665 [1/1] (1.82ns)   --->   "%add_ln1169 = add i6 %current_input_channe_2, 1" [FSRCNN_V1/FSRCNN.cpp:1169]   --->   Operation 665 'add' 'add_ln1169' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 666 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1169, label %15, label %.preheader469.preheader.0" [FSRCNN_V1/FSRCNN.cpp:1169]   --->   Operation 666 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i6 %current_input_channe_2 to i14" [FSRCNN_V1/FSRCNN.cpp:1171]   --->   Operation 667 'zext' 'zext_ln1171' <Predicate = (!icmp_ln1169)> <Delay = 0.00>
ST_27 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i6 %current_input_channe_2 to i11" [FSRCNN_V1/FSRCNN.cpp:1171]   --->   Operation 668 'zext' 'zext_ln1171_1' <Predicate = (!icmp_ln1169)> <Delay = 0.00>
ST_27 : Operation 669 [1/1] (1.76ns)   --->   "br label %.preheader469.0" [FSRCNN_V1/FSRCNN.cpp:1171]   --->   Operation 669 'br' <Predicate = (!icmp_ln1169)> <Delay = 1.76>
ST_27 : Operation 670 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1187, label %.preheader457.0.preheader, label %.preheader455.0.preheader" [FSRCNN_V1/FSRCNN.cpp:1216]   --->   Operation 670 'br' <Predicate = (icmp_ln1169)> <Delay = 0.00>
ST_27 : Operation 671 [1/1] (1.76ns)   --->   "br label %.preheader455.0" [FSRCNN_V1/FSRCNN.cpp:1238]   --->   Operation 671 'br' <Predicate = (icmp_ln1169 & !icmp_ln1187)> <Delay = 1.76>
ST_27 : Operation 672 [1/1] (1.76ns)   --->   "br label %.preheader457.0" [FSRCNN_V1/FSRCNN.cpp:1218]   --->   Operation 672 'br' <Predicate = (icmp_ln1169 & icmp_ln1187)> <Delay = 1.76>

State 28 <SV = 16> <Delay = 7.09>
ST_28 : Operation 673 [1/1] (0.00ns)   --->   "%subfilter_element_0_s = phi i7 [ %add_ln1171, %19 ], [ 0, %.preheader469.preheader.0 ]" [FSRCNN_V1/FSRCNN.cpp:1171]   --->   Operation 673 'phi' 'subfilter_element_0_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 674 [1/1] (1.48ns)   --->   "%icmp_ln1171 = icmp eq i7 %subfilter_element_0_s, -47" [FSRCNN_V1/FSRCNN.cpp:1171]   --->   Operation 674 'icmp' 'icmp_ln1171' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 675 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 81, i64 81, i64 81)"   --->   Operation 675 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 676 [1/1] (1.87ns)   --->   "%add_ln1171 = add i7 %subfilter_element_0_s, 1" [FSRCNN_V1/FSRCNN.cpp:1171]   --->   Operation 676 'add' 'add_ln1171' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 677 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1171, label %.preheader468.0.preheader, label %19" [FSRCNN_V1/FSRCNN.cpp:1171]   --->   Operation 677 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_24 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %subfilter_element_0_s, i6 0)" [FSRCNN_V1/FSRCNN.cpp:1173]   --->   Operation 678 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln1171)> <Delay = 0.00>
ST_28 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i13 %tmp_24 to i14" [FSRCNN_V1/FSRCNN.cpp:1173]   --->   Operation 679 'zext' 'zext_ln203' <Predicate = (!icmp_ln1171)> <Delay = 0.00>
ST_28 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_25 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %subfilter_element_0_s, i3 0)" [FSRCNN_V1/FSRCNN.cpp:1173]   --->   Operation 680 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln1171)> <Delay = 0.00>
ST_28 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i10 %tmp_25 to i14" [FSRCNN_V1/FSRCNN.cpp:1173]   --->   Operation 681 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln1171)> <Delay = 0.00>
ST_28 : Operation 682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i14 %zext_ln203, %zext_ln203_1" [FSRCNN_V1/FSRCNN.cpp:1173]   --->   Operation 682 'sub' 'sub_ln203' <Predicate = (!icmp_ln1171)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 683 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i14 %sub_ln203, %zext_ln1171" [FSRCNN_V1/FSRCNN.cpp:1173]   --->   Operation 683 'add' 'add_ln203' <Predicate = (!icmp_ln1171)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i14 %add_ln203 to i64" [FSRCNN_V1/FSRCNN.cpp:1173]   --->   Operation 684 'sext' 'sext_ln203' <Predicate = (!icmp_ln1171)> <Delay = 0.00>
ST_28 : Operation 685 [1/1] (0.00ns)   --->   "%weights_layer8_V_0_a = getelementptr [4536 x i4]* @weights_layer8_V_0, i64 0, i64 %sext_ln203" [FSRCNN_V1/FSRCNN.cpp:1173]   --->   Operation 685 'getelementptr' 'weights_layer8_V_0_a' <Predicate = (!icmp_ln1171)> <Delay = 0.00>
ST_28 : Operation 686 [2/2] (3.25ns)   --->   "%weights_layer8_V_0_l = load i4* %weights_layer8_V_0_a, align 1" [FSRCNN_V1/FSRCNN.cpp:1173]   --->   Operation 686 'load' 'weights_layer8_V_0_l' <Predicate = (!icmp_ln1171)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4536> <ROM>
ST_28 : Operation 687 [1/1] (1.76ns)   --->   "br label %.preheader468.0" [FSRCNN_V1/FSRCNN.cpp:1177]   --->   Operation 687 'br' <Predicate = (icmp_ln1171)> <Delay = 1.76>

State 29 <SV = 17> <Delay = 5.56>
ST_29 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln1173 = zext i7 %subfilter_element_0_s to i64" [FSRCNN_V1/FSRCNN.cpp:1173]   --->   Operation 688 'zext' 'zext_ln1173' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 689 [1/2] (3.25ns)   --->   "%weights_layer8_V_0_l = load i4* %weights_layer8_V_0_a, align 1" [FSRCNN_V1/FSRCNN.cpp:1173]   --->   Operation 689 'load' 'weights_layer8_V_0_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4536> <ROM>
ST_29 : Operation 690 [1/1] (0.00ns)   --->   "%subfilter_layer_V_ad = getelementptr [81 x i5]* %subfilter_layer_V, i64 0, i64 %zext_ln1173" [FSRCNN_V1/FSRCNN.cpp:1173]   --->   Operation 690 'getelementptr' 'subfilter_layer_V_ad' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i4 %weights_layer8_V_0_l to i5" [FSRCNN_V1/FSRCNN.cpp:1173]   --->   Operation 691 'sext' 'sext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 692 [1/1] (2.31ns)   --->   "store i5 %sext_ln203_1, i5* %subfilter_layer_V_ad, align 1" [FSRCNN_V1/FSRCNN.cpp:1173]   --->   Operation 692 'store' <Predicate = true> <Delay = 2.31> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_29 : Operation 693 [1/1] (0.00ns)   --->   "br label %.preheader469.0" [FSRCNN_V1/FSRCNN.cpp:1171]   --->   Operation 693 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 17> <Delay = 5.63>
ST_30 : Operation 694 [1/1] (0.00ns)   --->   "%input_line_0_0 = phi i3 [ %add_ln1177, %.preheader468.0.loopexit ], [ 0, %.preheader468.0.preheader ]" [FSRCNN_V1/FSRCNN.cpp:1177]   --->   Operation 694 'phi' 'input_line_0_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 695 [1/1] (1.13ns)   --->   "%icmp_ln1177 = icmp eq i3 %input_line_0_0, -3" [FSRCNN_V1/FSRCNN.cpp:1177]   --->   Operation 695 'icmp' 'icmp_ln1177' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 696 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 696 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 697 [1/1] (1.65ns)   --->   "%add_ln1177 = add i3 %input_line_0_0, 1" [FSRCNN_V1/FSRCNN.cpp:1177]   --->   Operation 697 'add' 'add_ln1177' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 698 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1177, label %17, label %.preheader467.preheader.0" [FSRCNN_V1/FSRCNN.cpp:1177]   --->   Operation 698 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_28 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %input_line_0_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 699 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln1177)> <Delay = 0.00>
ST_30 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i9 %tmp_28 to i10" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 700 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln1177)> <Delay = 0.00>
ST_30 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_29 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %input_line_0_0, i1 false)" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 701 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln1177)> <Delay = 0.00>
ST_30 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i4 %tmp_29 to i10" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 702 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln1177)> <Delay = 0.00>
ST_30 : Operation 703 [1/1] (1.82ns)   --->   "%add_ln203_1 = add i10 %zext_ln203_3, %zext_ln203_2" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 703 'add' 'add_ln203_1' <Predicate = (!icmp_ln1177)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_30 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %input_line_0_0, i3 0)" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 704 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln1177)> <Delay = 0.00>
ST_30 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i6 %tmp_30 to i10" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 705 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln1177)> <Delay = 0.00>
ST_30 : Operation 706 [1/1] (1.82ns)   --->   "%sub_ln203_1 = sub i10 %zext_ln203_2, %zext_ln203_4" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 706 'sub' 'sub_ln203_1' <Predicate = (!icmp_ln1177)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln203_2 = sext i10 %sub_ln203_1 to i11" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 707 'sext' 'sext_ln203_2' <Predicate = (!icmp_ln1177)> <Delay = 0.00>
ST_30 : Operation 708 [1/1] (1.73ns)   --->   "%add_ln203_2 = add i11 %sext_ln203_2, %zext_ln1171_1" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 708 'add' 'add_ln203_2' <Predicate = (!icmp_ln1177)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i11 %add_ln203_2 to i10" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 709 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln1177)> <Delay = 0.00>
ST_30 : Operation 710 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %trunc_ln203, i6 0)" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 710 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln1177)> <Delay = 0.00>
ST_30 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_31 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %add_ln203_2, i1 false)" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 711 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln1177)> <Delay = 0.00>
ST_30 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln203_3 = sext i12 %tmp_31 to i16" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 712 'sext' 'sext_ln203_3' <Predicate = (!icmp_ln1177)> <Delay = 0.00>
ST_30 : Operation 713 [1/1] (2.07ns)   --->   "%add_ln203_3 = add i16 %sext_ln203_3, %p_shl6_cast" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 713 'add' 'add_ln203_3' <Predicate = (!icmp_ln1177)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 714 [1/1] (1.76ns)   --->   "br label %.preheader467.0" [FSRCNN_V1/FSRCNN.cpp:1179]   --->   Operation 714 'br' <Predicate = (!icmp_ln1177)> <Delay = 1.76>
ST_30 : Operation 715 [2/2] (0.00ns)   --->   "call fastcc void @DECORRELATE([330 x i12]* %decorr_temp_V, [81 x i5]* %subfilter_layer_V, [2363 x i12]* %expanded_channel)" [FSRCNN_V1/FSRCNN.cpp:1185]   --->   Operation 715 'call' <Predicate = (icmp_ln1177)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 18> <Delay = 5.33>
ST_31 : Operation 716 [1/1] (0.00ns)   --->   "%index_input_element3_3 = phi i7 [ %add_ln1179, %18 ], [ 0, %.preheader467.preheader.0 ]" [FSRCNN_V1/FSRCNN.cpp:1179]   --->   Operation 716 'phi' 'index_input_element3_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 717 [1/1] (1.48ns)   --->   "%icmp_ln1179 = icmp eq i7 %index_input_element3_3, -62" [FSRCNN_V1/FSRCNN.cpp:1179]   --->   Operation 717 'icmp' 'icmp_ln1179' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 718 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 718 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 719 [1/1] (1.87ns)   --->   "%add_ln1179 = add i7 %index_input_element3_3, 1" [FSRCNN_V1/FSRCNN.cpp:1179]   --->   Operation 719 'add' 'add_ln1179' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 720 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1179, label %.preheader468.0.loopexit, label %18" [FSRCNN_V1/FSRCNN.cpp:1179]   --->   Operation 720 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i7 %index_input_element3_3 to i16" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 721 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln1179)> <Delay = 0.00>
ST_31 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i7 %index_input_element3_3 to i10" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 722 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln1179)> <Delay = 0.00>
ST_31 : Operation 723 [1/1] (1.73ns)   --->   "%add_ln203_4 = add i10 %add_ln203_1, %zext_ln203_6" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 723 'add' 'add_ln203_4' <Predicate = (!icmp_ln1179)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 724 [1/1] (2.07ns)   --->   "%add_ln203_5 = add i16 %add_ln203_3, %zext_ln203_5" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 724 'add' 'add_ln203_5' <Predicate = (!icmp_ln1179)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i16 %add_ln203_5 to i64" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 725 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln1179)> <Delay = 0.00>
ST_31 : Operation 726 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_16 = getelementptr [18480 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln203_8" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 726 'getelementptr' 'img_channel_data_V_a_16' <Predicate = (!icmp_ln1179)> <Delay = 0.00>
ST_31 : Operation 727 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_7 = load i12* %img_channel_data_V_a_16, align 2" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 727 'load' 'img_channel_data_V_l_7' <Predicate = (!icmp_ln1179)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_31 : Operation 728 [1/1] (0.00ns)   --->   "br label %.preheader468.0"   --->   Operation 728 'br' <Predicate = (icmp_ln1179)> <Delay = 0.00>

State 32 <SV = 19> <Delay = 6.50>
ST_32 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i10 %add_ln203_4 to i64" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 729 'zext' 'zext_ln203_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 730 [1/1] (0.00ns)   --->   "%decorr_temp_V_addr = getelementptr [330 x i12]* %decorr_temp_V, i64 0, i64 %zext_ln203_7" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 730 'getelementptr' 'decorr_temp_V_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 731 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_7 = load i12* %img_channel_data_V_a_16, align 2" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 731 'load' 'img_channel_data_V_l_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_32 : Operation 732 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_7, i12* %decorr_temp_V_addr, align 2" [FSRCNN_V1/FSRCNN.cpp:1181]   --->   Operation 732 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_32 : Operation 733 [1/1] (0.00ns)   --->   "br label %.preheader467.0" [FSRCNN_V1/FSRCNN.cpp:1179]   --->   Operation 733 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 18> <Delay = 1.76>
ST_33 : Operation 734 [1/2] (0.00ns)   --->   "call fastcc void @DECORRELATE([330 x i12]* %decorr_temp_V, [81 x i5]* %subfilter_layer_V, [2363 x i12]* %expanded_channel)" [FSRCNN_V1/FSRCNN.cpp:1185]   --->   Operation 734 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 735 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1187, label %.preheader465.0.preheader, label %.preheader461.0.preheader" [FSRCNN_V1/FSRCNN.cpp:1187]   --->   Operation 735 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 736 [1/1] (1.76ns)   --->   "br label %.preheader461.0" [FSRCNN_V1/FSRCNN.cpp:1203]   --->   Operation 736 'br' <Predicate = (!icmp_ln1187)> <Delay = 1.76>
ST_33 : Operation 737 [1/1] (1.76ns)   --->   "br label %.preheader465.0" [FSRCNN_V1/FSRCNN.cpp:1189]   --->   Operation 737 'br' <Predicate = (icmp_ln1187)> <Delay = 1.76>

State 34 <SV = 19> <Delay = 6.08>
ST_34 : Operation 738 [1/1] (0.00ns)   --->   "%out_row_idx40_0_0 = phi i3 [ %add_ln1203, %.preheader461.0.loopexit ], [ 0, %.preheader461.0.preheader ]" [FSRCNN_V1/FSRCNN.cpp:1203]   --->   Operation 738 'phi' 'out_row_idx40_0_0' <Predicate = (!icmp_ln1187)> <Delay = 0.00>
ST_34 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln1203 = zext i3 %out_row_idx40_0_0 to i4" [FSRCNN_V1/FSRCNN.cpp:1203]   --->   Operation 739 'zext' 'zext_ln1203' <Predicate = (!icmp_ln1187)> <Delay = 0.00>
ST_34 : Operation 740 [1/1] (1.13ns)   --->   "%icmp_ln1203 = icmp eq i3 %out_row_idx40_0_0, -2" [FSRCNN_V1/FSRCNN.cpp:1203]   --->   Operation 740 'icmp' 'icmp_ln1203' <Predicate = (!icmp_ln1187)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 741 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 741 'speclooptripcount' <Predicate = (!icmp_ln1187)> <Delay = 0.00>
ST_34 : Operation 742 [1/1] (1.65ns)   --->   "%add_ln1203 = add i3 %out_row_idx40_0_0, 1" [FSRCNN_V1/FSRCNN.cpp:1203]   --->   Operation 742 'add' 'add_ln1203' <Predicate = (!icmp_ln1187)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 743 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1203, label %.loopexit462.0.loopexit, label %.preheader460.preheader.0" [FSRCNN_V1/FSRCNN.cpp:1203]   --->   Operation 743 'br' <Predicate = (!icmp_ln1187)> <Delay = 0.00>
ST_34 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_35 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %out_row_idx40_0_0, i7 0)" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 744 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln1187 & !icmp_ln1203)> <Delay = 0.00>
ST_34 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln1207 = zext i10 %tmp_35 to i11" [FSRCNN_V1/FSRCNN.cpp:1207]   --->   Operation 745 'zext' 'zext_ln1207' <Predicate = (!icmp_ln1187 & !icmp_ln1203)> <Delay = 0.00>
ST_34 : Operation 746 [1/1] (1.73ns)   --->   "%add_ln1207 = add i4 %zext_ln1203, 7" [FSRCNN_V1/FSRCNN.cpp:1207]   --->   Operation 746 'add' 'add_ln1207' <Predicate = (!icmp_ln1187 & !icmp_ln1203)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i4 %add_ln1207 to i11" [FSRCNN_V1/FSRCNN.cpp:1207]   --->   Operation 747 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln1187 & !icmp_ln1203)> <Delay = 0.00>
ST_34 : Operation 748 [1/1] (4.35ns)   --->   "%mul_ln203_1 = mul i11 %zext_ln203_10, 139" [FSRCNN_V1/FSRCNN.cpp:1207]   --->   Operation 748 'mul' 'mul_ln203_1' <Predicate = (!icmp_ln1187 & !icmp_ln1203)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 749 [1/1] (1.76ns)   --->   "br label %.preheader460.0" [FSRCNN_V1/FSRCNN.cpp:1205]   --->   Operation 749 'br' <Predicate = (!icmp_ln1187 & !icmp_ln1203)> <Delay = 1.76>
ST_34 : Operation 750 [1/1] (0.00ns)   --->   "br label %.loopexit462.0"   --->   Operation 750 'br' <Predicate = (!icmp_ln1187 & icmp_ln1203)> <Delay = 0.00>
ST_34 : Operation 751 [1/1] (0.00ns)   --->   "%out_row_idx_0_0 = phi i2 [ %add_ln1189, %.preheader465.0.loopexit ], [ 0, %.preheader465.0.preheader ]" [FSRCNN_V1/FSRCNN.cpp:1189]   --->   Operation 751 'phi' 'out_row_idx_0_0' <Predicate = (icmp_ln1187)> <Delay = 0.00>
ST_34 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln1189 = zext i2 %out_row_idx_0_0 to i4" [FSRCNN_V1/FSRCNN.cpp:1189]   --->   Operation 752 'zext' 'zext_ln1189' <Predicate = (icmp_ln1187)> <Delay = 0.00>
ST_34 : Operation 753 [1/1] (0.95ns)   --->   "%icmp_ln1189 = icmp eq i2 %out_row_idx_0_0, -2" [FSRCNN_V1/FSRCNN.cpp:1189]   --->   Operation 753 'icmp' 'icmp_ln1189' <Predicate = (icmp_ln1187)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 754 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 754 'speclooptripcount' <Predicate = (icmp_ln1187)> <Delay = 0.00>
ST_34 : Operation 755 [1/1] (1.56ns)   --->   "%add_ln1189 = add i2 %out_row_idx_0_0, 1" [FSRCNN_V1/FSRCNN.cpp:1189]   --->   Operation 755 'add' 'add_ln1189' <Predicate = (icmp_ln1187)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 756 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1189, label %.loopexit462.0.loopexit2054, label %.preheader464.preheader.0" [FSRCNN_V1/FSRCNN.cpp:1189]   --->   Operation 756 'br' <Predicate = (icmp_ln1187)> <Delay = 0.00>
ST_34 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_34 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %out_row_idx_0_0, i7 0)" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 757 'bitconcatenate' 'tmp_34' <Predicate = (icmp_ln1187 & !icmp_ln1189)> <Delay = 0.00>
ST_34 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln1193 = zext i9 %tmp_34 to i10" [FSRCNN_V1/FSRCNN.cpp:1193]   --->   Operation 758 'zext' 'zext_ln1193' <Predicate = (icmp_ln1187 & !icmp_ln1189)> <Delay = 0.00>
ST_34 : Operation 759 [1/1] (1.73ns)   --->   "%add_ln1193 = add i4 %zext_ln1189, 7" [FSRCNN_V1/FSRCNN.cpp:1193]   --->   Operation 759 'add' 'add_ln1193' <Predicate = (icmp_ln1187 & !icmp_ln1189)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i4 %add_ln1193 to i11" [FSRCNN_V1/FSRCNN.cpp:1193]   --->   Operation 760 'zext' 'zext_ln203_9' <Predicate = (icmp_ln1187 & !icmp_ln1189)> <Delay = 0.00>
ST_34 : Operation 761 [1/1] (4.35ns)   --->   "%mul_ln203 = mul i11 %zext_ln203_9, 139" [FSRCNN_V1/FSRCNN.cpp:1193]   --->   Operation 761 'mul' 'mul_ln203' <Predicate = (icmp_ln1187 & !icmp_ln1189)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 762 [1/1] (1.76ns)   --->   "br label %.preheader464.0" [FSRCNN_V1/FSRCNN.cpp:1191]   --->   Operation 762 'br' <Predicate = (icmp_ln1187 & !icmp_ln1189)> <Delay = 1.76>
ST_34 : Operation 763 [1/1] (0.00ns)   --->   "br label %.loopexit462.0"   --->   Operation 763 'br' <Predicate = (icmp_ln1187 & icmp_ln1189)> <Delay = 0.00>
ST_34 : Operation 764 [1/1] (0.00ns)   --->   "br label %.preheader470.0" [FSRCNN_V1/FSRCNN.cpp:1169]   --->   Operation 764 'br' <Predicate = (icmp_ln1187 & icmp_ln1189) | (!icmp_ln1187 & icmp_ln1203)> <Delay = 0.00>

State 35 <SV = 20> <Delay = 4.89>
ST_35 : Operation 765 [1/1] (0.00ns)   --->   "%output_col41_0_0 = phi i8 [ %add_ln1205, %16 ], [ 7, %.preheader460.preheader.0 ]" [FSRCNN_V1/FSRCNN.cpp:1205]   --->   Operation 765 'phi' 'output_col41_0_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 766 [1/1] (1.55ns)   --->   "%icmp_ln1205 = icmp eq i8 %output_col41_0_0, -121" [FSRCNN_V1/FSRCNN.cpp:1205]   --->   Operation 766 'icmp' 'icmp_ln1205' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 767 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 767 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 768 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1205, label %.preheader459.0.preheader, label %16" [FSRCNN_V1/FSRCNN.cpp:1205]   --->   Operation 768 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i8 %output_col41_0_0 to i11" [FSRCNN_V1/FSRCNN.cpp:1207]   --->   Operation 769 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln1205)> <Delay = 0.00>
ST_35 : Operation 770 [1/1] (1.63ns)   --->   "%add_ln203_9 = add i11 %mul_ln203_1, %zext_ln203_17" [FSRCNN_V1/FSRCNN.cpp:1207]   --->   Operation 770 'add' 'add_ln203_9' <Predicate = (!icmp_ln1205)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i11 %add_ln203_9 to i64" [FSRCNN_V1/FSRCNN.cpp:1207]   --->   Operation 771 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln1205)> <Delay = 0.00>
ST_35 : Operation 772 [1/1] (0.00ns)   --->   "%expanded_channel_add = getelementptr [2363 x i12]* %expanded_channel, i64 0, i64 %zext_ln203_18" [FSRCNN_V1/FSRCNN.cpp:1207]   --->   Operation 772 'getelementptr' 'expanded_channel_add' <Predicate = (!icmp_ln1205)> <Delay = 0.00>
ST_35 : Operation 773 [2/2] (3.25ns)   --->   "%expanded_channel_loa = load i12* %expanded_channel_add, align 2" [FSRCNN_V1/FSRCNN.cpp:1207]   --->   Operation 773 'load' 'expanded_channel_loa' <Predicate = (!icmp_ln1205)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_35 : Operation 774 [1/1] (1.76ns)   --->   "br label %.preheader459.0" [FSRCNN_V1/FSRCNN.cpp:1209]   --->   Operation 774 'br' <Predicate = (icmp_ln1205)> <Delay = 1.76>

State 36 <SV = 21> <Delay = 6.90>
ST_36 : Operation 775 [1/1] (1.91ns)   --->   "%add_ln1207_1 = add i8 %output_col41_0_0, -7" [FSRCNN_V1/FSRCNN.cpp:1207]   --->   Operation 775 'add' 'add_ln1207_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i8 %add_ln1207_1 to i11" [FSRCNN_V1/FSRCNN.cpp:1207]   --->   Operation 776 'zext' 'zext_ln203_15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 777 [1/1] (1.73ns)   --->   "%add_ln203_8 = add i11 %zext_ln1207, %zext_ln203_15" [FSRCNN_V1/FSRCNN.cpp:1207]   --->   Operation 777 'add' 'add_ln203_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i11 %add_ln203_8 to i64" [FSRCNN_V1/FSRCNN.cpp:1207]   --->   Operation 778 'zext' 'zext_ln203_16' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 779 [1/1] (0.00ns)   --->   "%decorrelate_img_V_ad_1 = getelementptr [768 x i12]* %decorrelate_img_V, i64 0, i64 %zext_ln203_16" [FSRCNN_V1/FSRCNN.cpp:1207]   --->   Operation 779 'getelementptr' 'decorrelate_img_V_ad_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 780 [1/2] (3.25ns)   --->   "%expanded_channel_loa = load i12* %expanded_channel_add, align 2" [FSRCNN_V1/FSRCNN.cpp:1207]   --->   Operation 780 'load' 'expanded_channel_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_36 : Operation 781 [1/1] (3.25ns)   --->   "store i12 %expanded_channel_loa, i12* %decorrelate_img_V_ad_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1207]   --->   Operation 781 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_36 : Operation 782 [1/1] (1.91ns)   --->   "%add_ln1205 = add i8 %output_col41_0_0, 1" [FSRCNN_V1/FSRCNN.cpp:1205]   --->   Operation 782 'add' 'add_ln1205' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 783 [1/1] (0.00ns)   --->   "br label %.preheader460.0" [FSRCNN_V1/FSRCNN.cpp:1205]   --->   Operation 783 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 21> <Delay = 4.98>
ST_37 : Operation 784 [1/1] (0.00ns)   --->   "%index_input_element4_1 = phi i8 [ %add_ln1209, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.098 ], [ 0, %.preheader459.0.preheader ]" [FSRCNN_V1/FSRCNN.cpp:1209]   --->   Operation 784 'phi' 'index_input_element4_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 785 [1/1] (1.55ns)   --->   "%icmp_ln1209 = icmp eq i8 %index_input_element4_1, -128" [FSRCNN_V1/FSRCNN.cpp:1209]   --->   Operation 785 'icmp' 'icmp_ln1209' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 786 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 786 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 787 [1/1] (1.91ns)   --->   "%add_ln1209 = add i8 %index_input_element4_1, 1" [FSRCNN_V1/FSRCNN.cpp:1209]   --->   Operation 787 'add' 'add_ln1209' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 788 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1209, label %.preheader461.0.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.0" [FSRCNN_V1/FSRCNN.cpp:1209]   --->   Operation 788 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln1211 = zext i8 %index_input_element4_1 to i64" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 789 'zext' 'zext_ln1211' <Predicate = (!icmp_ln1209)> <Delay = 0.00>
ST_37 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln1265_2 = zext i8 %index_input_element4_1 to i11" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 790 'zext' 'zext_ln1265_2' <Predicate = (!icmp_ln1209)> <Delay = 0.00>
ST_37 : Operation 791 [1/1] (1.73ns)   --->   "%add_ln1265_1 = add i11 %zext_ln1207, %zext_ln1265_2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 791 'add' 'add_ln1265_1' <Predicate = (!icmp_ln1209)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln1265_3 = zext i11 %add_ln1265_1 to i64" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 792 'zext' 'zext_ln1265_3' <Predicate = (!icmp_ln1209)> <Delay = 0.00>
ST_37 : Operation 793 [1/1] (0.00ns)   --->   "%decorrelate_img_V_ad = getelementptr [768 x i12]* %decorrelate_img_V, i64 0, i64 %zext_ln1265_3" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 793 'getelementptr' 'decorrelate_img_V_ad' <Predicate = (!icmp_ln1209)> <Delay = 0.00>
ST_37 : Operation 794 [1/1] (0.00ns)   --->   "%out_layer_0_data_V_3 = getelementptr [128 x i12]* %out_layer_0_data_V, i64 0, i64 %zext_ln1211" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 794 'getelementptr' 'out_layer_0_data_V_3' <Predicate = (!icmp_ln1209)> <Delay = 0.00>
ST_37 : Operation 795 [1/1] (0.00ns)   --->   "%out_layer_1_data_V_3 = getelementptr [128 x i12]* %out_layer_1_data_V, i64 0, i64 %zext_ln1211" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 795 'getelementptr' 'out_layer_1_data_V_3' <Predicate = (!icmp_ln1209)> <Delay = 0.00>
ST_37 : Operation 796 [1/1] (0.00ns)   --->   "%out_layer_2_data_V_3 = getelementptr [128 x i12]* %out_layer_2_data_V, i64 0, i64 %zext_ln1211" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 796 'getelementptr' 'out_layer_2_data_V_3' <Predicate = (!icmp_ln1209)> <Delay = 0.00>
ST_37 : Operation 797 [1/1] (0.00ns)   --->   "%out_layer_3_data_V_3 = getelementptr [128 x i12]* %out_layer_3_data_V, i64 0, i64 %zext_ln1211" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 797 'getelementptr' 'out_layer_3_data_V_3' <Predicate = (!icmp_ln1209)> <Delay = 0.00>
ST_37 : Operation 798 [1/1] (0.00ns)   --->   "%out_layer_4_data_V_3 = getelementptr [128 x i12]* %out_layer_4_data_V, i64 0, i64 %zext_ln1211" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 798 'getelementptr' 'out_layer_4_data_V_3' <Predicate = (!icmp_ln1209)> <Delay = 0.00>
ST_37 : Operation 799 [1/1] (0.00ns)   --->   "%out_layer_5_data_V_3 = getelementptr [128 x i12]* %out_layer_5_data_V, i64 0, i64 %zext_ln1211" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 799 'getelementptr' 'out_layer_5_data_V_3' <Predicate = (!icmp_ln1209)> <Delay = 0.00>
ST_37 : Operation 800 [2/2] (3.25ns)   --->   "%out_layer_0_data_V_4 = load i12* %out_layer_0_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 800 'load' 'out_layer_0_data_V_4' <Predicate = (!icmp_ln1209)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_37 : Operation 801 [2/2] (3.25ns)   --->   "%out_layer_1_data_V_4 = load i12* %out_layer_1_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 801 'load' 'out_layer_1_data_V_4' <Predicate = (!icmp_ln1209)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_37 : Operation 802 [2/2] (3.25ns)   --->   "%out_layer_2_data_V_4 = load i12* %out_layer_2_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 802 'load' 'out_layer_2_data_V_4' <Predicate = (!icmp_ln1209)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_37 : Operation 803 [2/2] (3.25ns)   --->   "%out_layer_3_data_V_4 = load i12* %out_layer_3_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 803 'load' 'out_layer_3_data_V_4' <Predicate = (!icmp_ln1209)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_37 : Operation 804 [2/2] (3.25ns)   --->   "%out_layer_4_data_V_4 = load i12* %out_layer_4_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 804 'load' 'out_layer_4_data_V_4' <Predicate = (!icmp_ln1209)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_37 : Operation 805 [2/2] (3.25ns)   --->   "%out_layer_5_data_V_4 = load i12* %out_layer_5_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 805 'load' 'out_layer_5_data_V_4' <Predicate = (!icmp_ln1209)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_37 : Operation 806 [2/2] (3.25ns)   --->   "%decorrelate_img_V_lo = load i12* %decorrelate_img_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 806 'load' 'decorrelate_img_V_lo' <Predicate = (!icmp_ln1209)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_37 : Operation 807 [1/1] (0.00ns)   --->   "br label %.preheader461.0"   --->   Operation 807 'br' <Predicate = (icmp_ln1209)> <Delay = 0.00>

State 38 <SV = 22> <Delay = 7.12>
ST_38 : Operation 808 [1/2] (3.25ns)   --->   "%out_layer_0_data_V_4 = load i12* %out_layer_0_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 808 'load' 'out_layer_0_data_V_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_38 : Operation 809 [1/2] (3.25ns)   --->   "%out_layer_1_data_V_4 = load i12* %out_layer_1_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 809 'load' 'out_layer_1_data_V_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_38 : Operation 810 [1/2] (3.25ns)   --->   "%out_layer_2_data_V_4 = load i12* %out_layer_2_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 810 'load' 'out_layer_2_data_V_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_38 : Operation 811 [1/2] (3.25ns)   --->   "%out_layer_3_data_V_4 = load i12* %out_layer_3_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 811 'load' 'out_layer_3_data_V_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_38 : Operation 812 [1/2] (3.25ns)   --->   "%out_layer_4_data_V_4 = load i12* %out_layer_4_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 812 'load' 'out_layer_4_data_V_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_38 : Operation 813 [1/2] (3.25ns)   --->   "%out_layer_5_data_V_4 = load i12* %out_layer_5_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 813 'load' 'out_layer_5_data_V_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_38 : Operation 814 [1/1] (2.32ns)   --->   "%tmp_14 = call i12 @_ssdm_op_Mux.ap_auto.6i12.i3(i12 %out_layer_0_data_V_4, i12 %out_layer_1_data_V_4, i12 %out_layer_2_data_V_4, i12 %out_layer_3_data_V_4, i12 %out_layer_4_data_V_4, i12 %out_layer_5_data_V_4, i3 %out_row_idx40_0_0)" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 814 'mux' 'tmp_14' <Predicate = true> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 815 [1/2] (3.25ns)   --->   "%decorrelate_img_V_lo = load i12* %decorrelate_img_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 815 'load' 'decorrelate_img_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_38 : Operation 816 [1/1] (1.54ns)   --->   "%add_ln703 = add i12 %tmp_14, %decorrelate_img_V_lo" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 816 'add' 'add_ln703' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 817 [1/1] (1.30ns)   --->   "switch i3 %out_row_idx40_0_0, label %branch35 [
    i3 0, label %branch30
    i3 1, label %branch31
    i3 2, label %branch32
    i3 3, label %branch33
    i3 -4, label %branch34
  ]" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 817 'switch' <Predicate = true> <Delay = 1.30>

State 39 <SV = 23> <Delay = 3.25>
ST_39 : Operation 818 [1/1] (3.25ns)   --->   "store i12 %add_ln703, i12* %out_layer_4_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 818 'store' <Predicate = (out_row_idx40_0_0 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_39 : Operation 819 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.098" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 819 'br' <Predicate = (out_row_idx40_0_0 == 4)> <Delay = 0.00>
ST_39 : Operation 820 [1/1] (3.25ns)   --->   "store i12 %add_ln703, i12* %out_layer_3_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 820 'store' <Predicate = (out_row_idx40_0_0 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_39 : Operation 821 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.098" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 821 'br' <Predicate = (out_row_idx40_0_0 == 3)> <Delay = 0.00>
ST_39 : Operation 822 [1/1] (3.25ns)   --->   "store i12 %add_ln703, i12* %out_layer_2_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 822 'store' <Predicate = (out_row_idx40_0_0 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_39 : Operation 823 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.098" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 823 'br' <Predicate = (out_row_idx40_0_0 == 2)> <Delay = 0.00>
ST_39 : Operation 824 [1/1] (3.25ns)   --->   "store i12 %add_ln703, i12* %out_layer_1_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 824 'store' <Predicate = (out_row_idx40_0_0 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_39 : Operation 825 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.098" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 825 'br' <Predicate = (out_row_idx40_0_0 == 1)> <Delay = 0.00>
ST_39 : Operation 826 [1/1] (3.25ns)   --->   "store i12 %add_ln703, i12* %out_layer_0_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 826 'store' <Predicate = (out_row_idx40_0_0 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_39 : Operation 827 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.098" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 827 'br' <Predicate = (out_row_idx40_0_0 == 0)> <Delay = 0.00>
ST_39 : Operation 828 [1/1] (3.25ns)   --->   "store i12 %add_ln703, i12* %out_layer_5_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 828 'store' <Predicate = (out_row_idx40_0_0 == 7) | (out_row_idx40_0_0 == 6) | (out_row_idx40_0_0 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_39 : Operation 829 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i68.098" [FSRCNN_V1/FSRCNN.cpp:1211]   --->   Operation 829 'br' <Predicate = (out_row_idx40_0_0 == 7) | (out_row_idx40_0_0 == 6) | (out_row_idx40_0_0 == 5)> <Delay = 0.00>
ST_39 : Operation 830 [1/1] (0.00ns)   --->   "br label %.preheader459.0" [FSRCNN_V1/FSRCNN.cpp:1209]   --->   Operation 830 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 20> <Delay = 4.89>
ST_40 : Operation 831 [1/1] (0.00ns)   --->   "%output_col_0_0 = phi i8 [ %add_ln1191, %20 ], [ 7, %.preheader464.preheader.0 ]" [FSRCNN_V1/FSRCNN.cpp:1191]   --->   Operation 831 'phi' 'output_col_0_0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 832 [1/1] (1.55ns)   --->   "%icmp_ln1191 = icmp eq i8 %output_col_0_0, -121" [FSRCNN_V1/FSRCNN.cpp:1191]   --->   Operation 832 'icmp' 'icmp_ln1191' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 833 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 833 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 834 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1191, label %.preheader463.0.preheader, label %20" [FSRCNN_V1/FSRCNN.cpp:1191]   --->   Operation 834 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i8 %output_col_0_0 to i11" [FSRCNN_V1/FSRCNN.cpp:1193]   --->   Operation 835 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln1191)> <Delay = 0.00>
ST_40 : Operation 836 [1/1] (1.63ns)   --->   "%add_ln203_7 = add i11 %mul_ln203, %zext_ln203_13" [FSRCNN_V1/FSRCNN.cpp:1193]   --->   Operation 836 'add' 'add_ln203_7' <Predicate = (!icmp_ln1191)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i11 %add_ln203_7 to i64" [FSRCNN_V1/FSRCNN.cpp:1193]   --->   Operation 837 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln1191)> <Delay = 0.00>
ST_40 : Operation 838 [1/1] (0.00ns)   --->   "%expanded_channel_add_1 = getelementptr [2363 x i12]* %expanded_channel, i64 0, i64 %zext_ln203_14" [FSRCNN_V1/FSRCNN.cpp:1193]   --->   Operation 838 'getelementptr' 'expanded_channel_add_1' <Predicate = (!icmp_ln1191)> <Delay = 0.00>
ST_40 : Operation 839 [2/2] (3.25ns)   --->   "%expanded_channel_loa_1 = load i12* %expanded_channel_add_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1193]   --->   Operation 839 'load' 'expanded_channel_loa_1' <Predicate = (!icmp_ln1191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_40 : Operation 840 [1/1] (0.00ns)   --->   "%trunc_ln1265_1 = trunc i2 %out_row_idx_0_0 to i1" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 840 'trunc' 'trunc_ln1265_1' <Predicate = (icmp_ln1191)> <Delay = 0.00>
ST_40 : Operation 841 [1/1] (1.76ns)   --->   "br label %.preheader463.0" [FSRCNN_V1/FSRCNN.cpp:1195]   --->   Operation 841 'br' <Predicate = (icmp_ln1191)> <Delay = 1.76>

State 41 <SV = 21> <Delay = 6.99>
ST_41 : Operation 842 [1/1] (1.91ns)   --->   "%add_ln1193_1 = add i8 %output_col_0_0, -7" [FSRCNN_V1/FSRCNN.cpp:1193]   --->   Operation 842 'add' 'add_ln1193_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i8 %add_ln1193_1 to i10" [FSRCNN_V1/FSRCNN.cpp:1193]   --->   Operation 843 'zext' 'zext_ln203_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 844 [1/1] (1.82ns)   --->   "%add_ln203_6 = add i10 %zext_ln1193, %zext_ln203_11" [FSRCNN_V1/FSRCNN.cpp:1193]   --->   Operation 844 'add' 'add_ln203_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i10 %add_ln203_6 to i64" [FSRCNN_V1/FSRCNN.cpp:1193]   --->   Operation 845 'zext' 'zext_ln203_12' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 846 [1/1] (0.00ns)   --->   "%decorrelate_img_V_ad_3 = getelementptr [768 x i12]* %decorrelate_img_V, i64 0, i64 %zext_ln203_12" [FSRCNN_V1/FSRCNN.cpp:1193]   --->   Operation 846 'getelementptr' 'decorrelate_img_V_ad_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 847 [1/2] (3.25ns)   --->   "%expanded_channel_loa_1 = load i12* %expanded_channel_add_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1193]   --->   Operation 847 'load' 'expanded_channel_loa_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_41 : Operation 848 [1/1] (3.25ns)   --->   "store i12 %expanded_channel_loa_1, i12* %decorrelate_img_V_ad_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1193]   --->   Operation 848 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_41 : Operation 849 [1/1] (1.91ns)   --->   "%add_ln1191 = add i8 %output_col_0_0, 1" [FSRCNN_V1/FSRCNN.cpp:1191]   --->   Operation 849 'add' 'add_ln1191' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 850 [1/1] (0.00ns)   --->   "br label %.preheader464.0" [FSRCNN_V1/FSRCNN.cpp:1191]   --->   Operation 850 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 21> <Delay = 5.07>
ST_42 : Operation 851 [1/1] (0.00ns)   --->   "%index_input_element3_4 = phi i8 [ %add_ln1195, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.084 ], [ 0, %.preheader463.0.preheader ]" [FSRCNN_V1/FSRCNN.cpp:1195]   --->   Operation 851 'phi' 'index_input_element3_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 852 [1/1] (1.55ns)   --->   "%icmp_ln1195 = icmp eq i8 %index_input_element3_4, -128" [FSRCNN_V1/FSRCNN.cpp:1195]   --->   Operation 852 'icmp' 'icmp_ln1195' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 853 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 853 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 854 [1/1] (1.91ns)   --->   "%add_ln1195 = add i8 %index_input_element3_4, 1" [FSRCNN_V1/FSRCNN.cpp:1195]   --->   Operation 854 'add' 'add_ln1195' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 855 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1195, label %.preheader465.0.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.0_ifconv" [FSRCNN_V1/FSRCNN.cpp:1195]   --->   Operation 855 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln1197 = zext i8 %index_input_element3_4 to i64" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 856 'zext' 'zext_ln1197' <Predicate = (!icmp_ln1195)> <Delay = 0.00>
ST_42 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i8 %index_input_element3_4 to i10" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 857 'zext' 'zext_ln1265' <Predicate = (!icmp_ln1195)> <Delay = 0.00>
ST_42 : Operation 858 [1/1] (1.82ns)   --->   "%add_ln1265 = add i10 %zext_ln1193, %zext_ln1265" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 858 'add' 'add_ln1265' <Predicate = (!icmp_ln1195)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln1265_1 = zext i10 %add_ln1265 to i64" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 859 'zext' 'zext_ln1265_1' <Predicate = (!icmp_ln1195)> <Delay = 0.00>
ST_42 : Operation 860 [1/1] (0.00ns)   --->   "%decorrelate_img_V_ad_2 = getelementptr [768 x i12]* %decorrelate_img_V, i64 0, i64 %zext_ln1265_1" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 860 'getelementptr' 'decorrelate_img_V_ad_2' <Predicate = (!icmp_ln1195)> <Delay = 0.00>
ST_42 : Operation 861 [1/1] (0.00ns)   --->   "%out_layer_0_data_V_5 = getelementptr [128 x i12]* %out_layer_0_data_V, i64 0, i64 %zext_ln1197" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 861 'getelementptr' 'out_layer_0_data_V_5' <Predicate = (!icmp_ln1195)> <Delay = 0.00>
ST_42 : Operation 862 [1/1] (0.00ns)   --->   "%out_layer_1_data_V_5 = getelementptr [128 x i12]* %out_layer_1_data_V, i64 0, i64 %zext_ln1197" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 862 'getelementptr' 'out_layer_1_data_V_5' <Predicate = (!icmp_ln1195)> <Delay = 0.00>
ST_42 : Operation 863 [2/2] (3.25ns)   --->   "%out_layer_1_data_V_6 = load i12* %out_layer_1_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 863 'load' 'out_layer_1_data_V_6' <Predicate = (!icmp_ln1195 & trunc_ln1265_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_42 : Operation 864 [2/2] (3.25ns)   --->   "%out_layer_0_data_V_6 = load i12* %out_layer_0_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 864 'load' 'out_layer_0_data_V_6' <Predicate = (!icmp_ln1195 & !trunc_ln1265_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_42 : Operation 865 [2/2] (3.25ns)   --->   "%decorrelate_img_V_lo_1 = load i12* %decorrelate_img_V_ad_2, align 2" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 865 'load' 'decorrelate_img_V_lo_1' <Predicate = (!icmp_ln1195)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_42 : Operation 866 [1/1] (0.00ns)   --->   "br label %.preheader465.0"   --->   Operation 866 'br' <Predicate = (icmp_ln1195)> <Delay = 0.00>

State 43 <SV = 22> <Delay = 8.05>
ST_43 : Operation 867 [1/2] (3.25ns)   --->   "%out_layer_1_data_V_6 = load i12* %out_layer_1_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 867 'load' 'out_layer_1_data_V_6' <Predicate = (trunc_ln1265_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_43 : Operation 868 [1/2] (3.25ns)   --->   "%out_layer_0_data_V_6 = load i12* %out_layer_0_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 868 'load' 'out_layer_0_data_V_6' <Predicate = (!trunc_ln1265_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_43 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_2)   --->   "%select_ln1265_3 = select i1 %trunc_ln1265_1, i12 %out_layer_1_data_V_6, i12 %out_layer_0_data_V_6" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 869 'select' 'select_ln1265_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 870 [1/2] (3.25ns)   --->   "%decorrelate_img_V_lo_1 = load i12* %decorrelate_img_V_ad_2, align 2" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 870 'load' 'decorrelate_img_V_lo_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_43 : Operation 871 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln703_2 = add i12 %select_ln1265_3, %decorrelate_img_V_lo_1" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 871 'add' 'add_ln703_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 872 [1/1] (0.00ns)   --->   "br i1 %trunc_ln1265_1, label %branch19, label %branch18" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 872 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 873 [1/1] (3.25ns)   --->   "store i12 %add_ln703_2, i12* %out_layer_0_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 873 'store' <Predicate = (!trunc_ln1265_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_43 : Operation 874 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.084" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 874 'br' <Predicate = (!trunc_ln1265_1)> <Delay = 0.00>
ST_43 : Operation 875 [1/1] (3.25ns)   --->   "store i12 %add_ln703_2, i12* %out_layer_1_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 875 'store' <Predicate = (trunc_ln1265_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_43 : Operation 876 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i98.084" [FSRCNN_V1/FSRCNN.cpp:1197]   --->   Operation 876 'br' <Predicate = (trunc_ln1265_1)> <Delay = 0.00>
ST_43 : Operation 877 [1/1] (0.00ns)   --->   "br label %.preheader463.0" [FSRCNN_V1/FSRCNN.cpp:1195]   --->   Operation 877 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 16> <Delay = 7.17>
ST_44 : Operation 878 [1/1] (0.00ns)   --->   "%out_row_idx45_0_0 = phi i3 [ %add_ln1238, %.preheader455.0.loopexit ], [ 0, %.preheader455.0.preheader ]" [FSRCNN_V1/FSRCNN.cpp:1238]   --->   Operation 878 'phi' 'out_row_idx45_0_0' <Predicate = (!icmp_ln1165 & !icmp_ln1187)> <Delay = 0.00>
ST_44 : Operation 879 [1/1] (1.13ns)   --->   "%icmp_ln1238 = icmp eq i3 %out_row_idx45_0_0, -2" [FSRCNN_V1/FSRCNN.cpp:1238]   --->   Operation 879 'icmp' 'icmp_ln1238' <Predicate = (!icmp_ln1165 & !icmp_ln1187)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 880 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 880 'speclooptripcount' <Predicate = (!icmp_ln1165 & !icmp_ln1187)> <Delay = 0.00>
ST_44 : Operation 881 [1/1] (1.65ns)   --->   "%add_ln1238 = add i3 %out_row_idx45_0_0, 1" [FSRCNN_V1/FSRCNN.cpp:1238]   --->   Operation 881 'add' 'add_ln1238' <Predicate = (!icmp_ln1165 & !icmp_ln1187)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 882 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1238, label %.loopexit472.loopexit.loopexit2053, label %.preheader.0.preheader" [FSRCNN_V1/FSRCNN.cpp:1238]   --->   Operation 882 'br' <Predicate = (!icmp_ln1165 & !icmp_ln1187)> <Delay = 0.00>
ST_44 : Operation 883 [1/1] (1.76ns)   --->   "br label %.preheader.0" [FSRCNN_V1/FSRCNN.cpp:1240]   --->   Operation 883 'br' <Predicate = (!icmp_ln1165 & !icmp_ln1187 & !icmp_ln1238)> <Delay = 1.76>
ST_44 : Operation 884 [1/1] (0.00ns)   --->   "br label %.loopexit472.loopexit"   --->   Operation 884 'br' <Predicate = (!icmp_ln1165 & !icmp_ln1187 & icmp_ln1238)> <Delay = 0.00>
ST_44 : Operation 885 [1/1] (0.00ns)   --->   "%out_row_idx43_0_0 = phi i2 [ %add_ln1224, %.preheader457.0.loopexit ], [ 0, %.preheader457.0.preheader ]" [FSRCNN_V1/FSRCNN.cpp:1224]   --->   Operation 885 'phi' 'out_row_idx43_0_0' <Predicate = (!icmp_ln1165 & icmp_ln1187)> <Delay = 0.00>
ST_44 : Operation 886 [1/1] (0.95ns)   --->   "%icmp_ln1218 = icmp eq i2 %out_row_idx43_0_0, -2" [FSRCNN_V1/FSRCNN.cpp:1218]   --->   Operation 886 'icmp' 'icmp_ln1218' <Predicate = (!icmp_ln1165 & icmp_ln1187)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 887 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 887 'speclooptripcount' <Predicate = (!icmp_ln1165 & icmp_ln1187)> <Delay = 0.00>
ST_44 : Operation 888 [1/1] (1.56ns)   --->   "%add_ln1224 = add i2 %out_row_idx43_0_0, 1" [FSRCNN_V1/FSRCNN.cpp:1224]   --->   Operation 888 'add' 'add_ln1224' <Predicate = (!icmp_ln1165 & icmp_ln1187)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 889 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1218, label %.loopexit472.loopexit.loopexit, label %.preheader456.preheader.0" [FSRCNN_V1/FSRCNN.cpp:1218]   --->   Operation 889 'br' <Predicate = (!icmp_ln1165 & icmp_ln1187)> <Delay = 0.00>
ST_44 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln321_14 = zext i2 %add_ln1224 to i13" [FSRCNN_V1/FSRCNN.cpp:1226]   --->   Operation 890 'zext' 'zext_ln321_14' <Predicate = (!icmp_ln1165 & icmp_ln1187 & !icmp_ln1218)> <Delay = 0.00>
ST_44 : Operation 891 [1/1] (5.61ns)   --->   "%mul_ln321 = mul i13 3696, %zext_ln321_14" [FSRCNN_V1/FSRCNN.cpp:1226]   --->   Operation 891 'mul' 'mul_ln321' <Predicate = (!icmp_ln1165 & icmp_ln1187 & !icmp_ln1218)> <Delay = 5.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 892 [1/1] (0.95ns)   --->   "%icmp_ln1228_1 = icmp eq i2 %out_row_idx43_0_0, 0" [FSRCNN_V1/FSRCNN.cpp:1228]   --->   Operation 892 'icmp' 'icmp_ln1228_1' <Predicate = (!icmp_ln1165 & icmp_ln1187 & !icmp_ln1218)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 893 [1/1] (0.00ns)   --->   "%trunc_ln1265 = trunc i2 %out_row_idx43_0_0 to i1" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 893 'trunc' 'trunc_ln1265' <Predicate = (!icmp_ln1165 & icmp_ln1187 & !icmp_ln1218)> <Delay = 0.00>
ST_44 : Operation 894 [1/1] (0.97ns)   --->   "%and_ln1228 = and i1 %icmp_ln1228, %icmp_ln1228_1" [FSRCNN_V1/FSRCNN.cpp:1228]   --->   Operation 894 'and' 'and_ln1228' <Predicate = (!icmp_ln1165 & icmp_ln1187 & !icmp_ln1218)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 895 [1/1] (1.76ns)   --->   "br label %.preheader456.0" [FSRCNN_V1/FSRCNN.cpp:1220]   --->   Operation 895 'br' <Predicate = (!icmp_ln1165 & icmp_ln1187 & !icmp_ln1218)> <Delay = 1.76>
ST_44 : Operation 896 [1/1] (0.00ns)   --->   "br label %.loopexit472.loopexit"   --->   Operation 896 'br' <Predicate = (!icmp_ln1165 & icmp_ln1187 & icmp_ln1218)> <Delay = 0.00>
ST_44 : Operation 897 [1/1] (0.00ns)   --->   "br label %hls_label_30_end"   --->   Operation 897 'br' <Predicate = (!icmp_ln1165 & icmp_ln1187 & icmp_ln1218) | (!icmp_ln1165 & !icmp_ln1187 & icmp_ln1238)> <Delay = 0.00>
ST_44 : Operation 898 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str48, i32 %tmp)" [FSRCNN_V1/FSRCNN.cpp:1255]   --->   Operation 898 'specregionend' 'empty_51' <Predicate = (icmp_ln1187 & icmp_ln1218) | (!icmp_ln1187 & icmp_ln1238) | (icmp_ln1165)> <Delay = 0.00>
ST_44 : Operation 899 [1/1] (0.00ns)   --->   "br label %.preheader488" [FSRCNN_V1/FSRCNN.cpp:1073]   --->   Operation 899 'br' <Predicate = (icmp_ln1187 & icmp_ln1218) | (!icmp_ln1187 & icmp_ln1238) | (icmp_ln1165)> <Delay = 0.00>

State 45 <SV = 17> <Delay = 3.25>
ST_45 : Operation 900 [1/1] (0.00ns)   --->   "%index_input_element4 = phi i8 [ %add_ln1240, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199 ], [ 0, %.preheader.0.preheader ]" [FSRCNN_V1/FSRCNN.cpp:1240]   --->   Operation 900 'phi' 'index_input_element4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 901 [1/1] (0.00ns)   --->   "%trunc_ln1240 = trunc i8 %index_input_element4 to i6" [FSRCNN_V1/FSRCNN.cpp:1240]   --->   Operation 901 'trunc' 'trunc_ln1240' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 902 [1/1] (1.55ns)   --->   "%icmp_ln1240 = icmp eq i8 %index_input_element4, -128" [FSRCNN_V1/FSRCNN.cpp:1240]   --->   Operation 902 'icmp' 'icmp_ln1240' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 903 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 903 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 904 [1/1] (1.91ns)   --->   "%add_ln1240 = add i8 1, %index_input_element4" [FSRCNN_V1/FSRCNN.cpp:1240]   --->   Operation 904 'add' 'add_ln1240' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 905 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1240, label %.preheader455.0.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0" [FSRCNN_V1/FSRCNN.cpp:1240]   --->   Operation 905 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln1242 = zext i8 %index_input_element4 to i64" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 906 'zext' 'zext_ln1242' <Predicate = (!icmp_ln1240)> <Delay = 0.00>
ST_45 : Operation 907 [1/1] (0.00ns)   --->   "%out_layer_0_data_V_1 = getelementptr [128 x i12]* %out_layer_0_data_V, i64 0, i64 %zext_ln1242" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 907 'getelementptr' 'out_layer_0_data_V_1' <Predicate = (!icmp_ln1240)> <Delay = 0.00>
ST_45 : Operation 908 [1/1] (0.00ns)   --->   "%out_layer_1_data_V_1 = getelementptr [128 x i12]* %out_layer_1_data_V, i64 0, i64 %zext_ln1242" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 908 'getelementptr' 'out_layer_1_data_V_1' <Predicate = (!icmp_ln1240)> <Delay = 0.00>
ST_45 : Operation 909 [1/1] (0.00ns)   --->   "%out_layer_2_data_V_1 = getelementptr [128 x i12]* %out_layer_2_data_V, i64 0, i64 %zext_ln1242" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 909 'getelementptr' 'out_layer_2_data_V_1' <Predicate = (!icmp_ln1240)> <Delay = 0.00>
ST_45 : Operation 910 [1/1] (0.00ns)   --->   "%out_layer_3_data_V_1 = getelementptr [128 x i12]* %out_layer_3_data_V, i64 0, i64 %zext_ln1242" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 910 'getelementptr' 'out_layer_3_data_V_1' <Predicate = (!icmp_ln1240)> <Delay = 0.00>
ST_45 : Operation 911 [1/1] (0.00ns)   --->   "%out_layer_4_data_V_1 = getelementptr [128 x i12]* %out_layer_4_data_V, i64 0, i64 %zext_ln1242" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 911 'getelementptr' 'out_layer_4_data_V_1' <Predicate = (!icmp_ln1240)> <Delay = 0.00>
ST_45 : Operation 912 [1/1] (0.00ns)   --->   "%out_layer_5_data_V_1 = getelementptr [128 x i12]* %out_layer_5_data_V, i64 0, i64 %zext_ln1242" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 912 'getelementptr' 'out_layer_5_data_V_1' <Predicate = (!icmp_ln1240)> <Delay = 0.00>
ST_45 : Operation 913 [2/2] (3.25ns)   --->   "%out_layer_0_data_V_2 = load i12* %out_layer_0_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 913 'load' 'out_layer_0_data_V_2' <Predicate = (!icmp_ln1240)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_45 : Operation 914 [2/2] (3.25ns)   --->   "%out_layer_1_data_V_2 = load i12* %out_layer_1_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 914 'load' 'out_layer_1_data_V_2' <Predicate = (!icmp_ln1240)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_45 : Operation 915 [2/2] (3.25ns)   --->   "%out_layer_2_data_V_2 = load i12* %out_layer_2_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 915 'load' 'out_layer_2_data_V_2' <Predicate = (!icmp_ln1240)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_45 : Operation 916 [2/2] (3.25ns)   --->   "%out_layer_3_data_V_2 = load i12* %out_layer_3_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 916 'load' 'out_layer_3_data_V_2' <Predicate = (!icmp_ln1240)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_45 : Operation 917 [2/2] (3.25ns)   --->   "%out_layer_4_data_V_2 = load i12* %out_layer_4_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 917 'load' 'out_layer_4_data_V_2' <Predicate = (!icmp_ln1240)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_45 : Operation 918 [2/2] (3.25ns)   --->   "%out_layer_5_data_V_2 = load i12* %out_layer_5_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 918 'load' 'out_layer_5_data_V_2' <Predicate = (!icmp_ln1240)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_45 : Operation 919 [1/1] (0.00ns)   --->   "br label %.preheader455.0"   --->   Operation 919 'br' <Predicate = (icmp_ln1240)> <Delay = 0.00>

State 46 <SV = 18> <Delay = 7.12>
ST_46 : Operation 920 [1/1] (0.00ns)   --->   "%out_layer_0_valid_V_1 = getelementptr [128 x i1]* %out_layer_0_valid_V, i64 0, i64 %zext_ln1242" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 920 'getelementptr' 'out_layer_0_valid_V_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 921 [1/1] (0.00ns)   --->   "%out_layer_1_valid_V_1 = getelementptr [128 x i1]* %out_layer_1_valid_V, i64 0, i64 %zext_ln1242" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 921 'getelementptr' 'out_layer_1_valid_V_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 922 [1/1] (0.00ns)   --->   "%out_layer_2_valid_V_1 = getelementptr [128 x i1]* %out_layer_2_valid_V, i64 0, i64 %zext_ln1242" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 922 'getelementptr' 'out_layer_2_valid_V_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 923 [1/1] (0.00ns)   --->   "%out_layer_3_valid_V_1 = getelementptr [128 x i1]* %out_layer_3_valid_V, i64 0, i64 %zext_ln1242" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 923 'getelementptr' 'out_layer_3_valid_V_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 924 [1/1] (0.00ns)   --->   "%out_layer_4_valid_V_1 = getelementptr [128 x i1]* %out_layer_4_valid_V, i64 0, i64 %zext_ln1242" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 924 'getelementptr' 'out_layer_4_valid_V_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 925 [1/1] (0.00ns)   --->   "%out_layer_5_valid_V_1 = getelementptr [128 x i1]* %out_layer_5_valid_V, i64 0, i64 %zext_ln1242" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 925 'getelementptr' 'out_layer_5_valid_V_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 926 [1/2] (3.25ns)   --->   "%out_layer_0_data_V_2 = load i12* %out_layer_0_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 926 'load' 'out_layer_0_data_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_46 : Operation 927 [1/2] (3.25ns)   --->   "%out_layer_1_data_V_2 = load i12* %out_layer_1_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 927 'load' 'out_layer_1_data_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_46 : Operation 928 [1/2] (3.25ns)   --->   "%out_layer_2_data_V_2 = load i12* %out_layer_2_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 928 'load' 'out_layer_2_data_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_46 : Operation 929 [1/2] (3.25ns)   --->   "%out_layer_3_data_V_2 = load i12* %out_layer_3_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 929 'load' 'out_layer_3_data_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_46 : Operation 930 [1/2] (3.25ns)   --->   "%out_layer_4_data_V_2 = load i12* %out_layer_4_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 930 'load' 'out_layer_4_data_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_46 : Operation 931 [1/2] (3.25ns)   --->   "%out_layer_5_data_V_2 = load i12* %out_layer_5_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 931 'load' 'out_layer_5_data_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_46 : Operation 932 [1/1] (2.32ns)   --->   "%tmp_12 = call i12 @_ssdm_op_Mux.ap_auto.6i12.i3(i12 %out_layer_0_data_V_2, i12 %out_layer_1_data_V_2, i12 %out_layer_2_data_V_2, i12 %out_layer_3_data_V_2, i12 %out_layer_4_data_V_2, i12 %out_layer_5_data_V_2, i3 %out_row_idx45_0_0)" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 932 'mux' 'tmp_12' <Predicate = true> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 933 [1/1] (1.54ns)   --->   "%tmp_data_V_2 = add i12 %tmp_12, -1" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 933 'add' 'tmp_data_V_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 934 [1/1] (1.30ns)   --->   "switch i3 %out_row_idx45_0_0, label %branch41 [
    i3 0, label %branch36
    i3 1, label %branch37
    i3 2, label %branch38
    i3 3, label %branch39
    i3 -4, label %branch40
  ]" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 934 'switch' <Predicate = true> <Delay = 1.30>

State 47 <SV = 19> <Delay = 6.81>
ST_47 : Operation 935 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_2, i12* %out_layer_4_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 935 'store' <Predicate = (out_row_idx45_0_0 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_47 : Operation 936 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 936 'br' <Predicate = (out_row_idx45_0_0 == 4)> <Delay = 0.00>
ST_47 : Operation 937 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_2, i12* %out_layer_3_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 937 'store' <Predicate = (out_row_idx45_0_0 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_47 : Operation 938 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 938 'br' <Predicate = (out_row_idx45_0_0 == 3)> <Delay = 0.00>
ST_47 : Operation 939 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_2, i12* %out_layer_2_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 939 'store' <Predicate = (out_row_idx45_0_0 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_47 : Operation 940 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 940 'br' <Predicate = (out_row_idx45_0_0 == 2)> <Delay = 0.00>
ST_47 : Operation 941 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_2, i12* %out_layer_1_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 941 'store' <Predicate = (out_row_idx45_0_0 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_47 : Operation 942 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 942 'br' <Predicate = (out_row_idx45_0_0 == 1)> <Delay = 0.00>
ST_47 : Operation 943 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_2, i12* %out_layer_0_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 943 'store' <Predicate = (out_row_idx45_0_0 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_47 : Operation 944 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 944 'br' <Predicate = (out_row_idx45_0_0 == 0)> <Delay = 0.00>
ST_47 : Operation 945 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_2, i12* %out_layer_5_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 945 'store' <Predicate = (out_row_idx45_0_0 == 7) | (out_row_idx45_0_0 == 6) | (out_row_idx45_0_0 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_47 : Operation 946 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106" [FSRCNN_V1/FSRCNN.cpp:1242]   --->   Operation 946 'br' <Predicate = (out_row_idx45_0_0 == 7) | (out_row_idx45_0_0 == 6) | (out_row_idx45_0_0 == 5)> <Delay = 0.00>
ST_47 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln1244 = zext i6 %trunc_ln1240 to i7" [FSRCNN_V1/FSRCNN.cpp:1244]   --->   Operation 947 'zext' 'zext_ln1244' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 948 [1/1] (1.82ns)   --->   "%add_ln1244 = add i7 %zext_ln1244, 1" [FSRCNN_V1/FSRCNN.cpp:1244]   --->   Operation 948 'add' 'add_ln1244' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln321_26 = zext i7 %add_ln1244 to i10" [FSRCNN_V1/FSRCNN.cpp:1246]   --->   Operation 949 'zext' 'zext_ln321_26' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 950 [1/1] (1.73ns)   --->   "%add_ln321_17 = add i10 %zext_ln321_26, -400" [FSRCNN_V1/FSRCNN.cpp:1246]   --->   Operation 950 'add' 'add_ln321_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln321_5 = sext i10 %add_ln321_17 to i12" [FSRCNN_V1/FSRCNN.cpp:1246]   --->   Operation 951 'sext' 'sext_ln321_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln321_27 = zext i12 %sext_ln321_5 to i64" [FSRCNN_V1/FSRCNN.cpp:1246]   --->   Operation 952 'zext' 'zext_ln321_27' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 953 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_16 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_27" [FSRCNN_V1/FSRCNN.cpp:1246]   --->   Operation 953 'getelementptr' 'img_channel_keep_V_a_16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 954 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_16 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_27" [FSRCNN_V1/FSRCNN.cpp:1247]   --->   Operation 954 'getelementptr' 'img_channel_last_V_a_16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 955 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_16 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_27" [FSRCNN_V1/FSRCNN.cpp:1245]   --->   Operation 955 'getelementptr' 'img_channel_id_V_add_16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 956 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_16 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_27" [FSRCNN_V1/FSRCNN.cpp:1244]   --->   Operation 956 'getelementptr' 'img_channel_dest_V_a_16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 957 [2/2] (3.25ns)   --->   "%tmp_dest_V_2 = load i1* %img_channel_dest_V_a_16, align 2" [FSRCNN_V1/FSRCNN.cpp:1244]   --->   Operation 957 'load' 'tmp_dest_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_47 : Operation 958 [2/2] (3.25ns)   --->   "%tmp_id_V_2 = load i1* %img_channel_id_V_add_16, align 1" [FSRCNN_V1/FSRCNN.cpp:1245]   --->   Operation 958 'load' 'tmp_id_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_47 : Operation 959 [2/2] (3.25ns)   --->   "%tmp_keep_V_2 = load i4* %img_channel_keep_V_a_16, align 2" [FSRCNN_V1/FSRCNN.cpp:1246]   --->   Operation 959 'load' 'tmp_keep_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_47 : Operation 960 [2/2] (3.25ns)   --->   "%tmp_last_V_2 = load i1* %img_channel_last_V_a_16, align 2" [FSRCNN_V1/FSRCNN.cpp:1247]   --->   Operation 960 'load' 'tmp_last_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_47 : Operation 961 [1/1] (0.00ns)   --->   "%out_layer_0_0_user_2 = getelementptr [128 x i1]* %out_layer_0_0_user, i64 0, i64 %zext_ln1242" [FSRCNN_V1/FSRCNN.cpp:1248]   --->   Operation 961 'getelementptr' 'out_layer_0_0_user_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 962 [1/1] (0.00ns)   --->   "%out_layer_1_0_user_1 = getelementptr [128 x i1]* %out_layer_1_0_user, i64 0, i64 %zext_ln1242" [FSRCNN_V1/FSRCNN.cpp:1248]   --->   Operation 962 'getelementptr' 'out_layer_1_0_user_1' <Predicate = true> <Delay = 0.00>

State 48 <SV = 20> <Delay = 3.25>
ST_48 : Operation 963 [1/2] (3.25ns)   --->   "%tmp_dest_V_2 = load i1* %img_channel_dest_V_a_16, align 2" [FSRCNN_V1/FSRCNN.cpp:1244]   --->   Operation 963 'load' 'tmp_dest_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_48 : Operation 964 [1/2] (3.25ns)   --->   "%tmp_id_V_2 = load i1* %img_channel_id_V_add_16, align 1" [FSRCNN_V1/FSRCNN.cpp:1245]   --->   Operation 964 'load' 'tmp_id_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_48 : Operation 965 [1/2] (3.25ns)   --->   "%tmp_keep_V_2 = load i4* %img_channel_keep_V_a_16, align 2" [FSRCNN_V1/FSRCNN.cpp:1246]   --->   Operation 965 'load' 'tmp_keep_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_48 : Operation 966 [1/2] (3.25ns)   --->   "%tmp_last_V_2 = load i1* %img_channel_last_V_a_16, align 2" [FSRCNN_V1/FSRCNN.cpp:1247]   --->   Operation 966 'load' 'tmp_last_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_48 : Operation 967 [1/1] (1.13ns)   --->   "switch i3 %out_row_idx45_0_0, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199 [
    i3 0, label %branch72
    i3 1, label %branch73
  ]" [FSRCNN_V1/FSRCNN.cpp:1248]   --->   Operation 967 'switch' <Predicate = true> <Delay = 1.13>
ST_48 : Operation 968 [1/1] (2.28ns)   --->   "store i1 false, i1* %out_layer_1_0_user_1, align 1" [FSRCNN_V1/FSRCNN.cpp:1248]   --->   Operation 968 'store' <Predicate = (out_row_idx45_0_0 == 1)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_48 : Operation 969 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199" [FSRCNN_V1/FSRCNN.cpp:1248]   --->   Operation 969 'br' <Predicate = (out_row_idx45_0_0 == 1)> <Delay = 0.00>
ST_48 : Operation 970 [1/1] (2.28ns)   --->   "store i1 false, i1* %out_layer_0_0_user_2, align 1" [FSRCNN_V1/FSRCNN.cpp:1248]   --->   Operation 970 'store' <Predicate = (out_row_idx45_0_0 == 0)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_48 : Operation 971 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0106164199" [FSRCNN_V1/FSRCNN.cpp:1248]   --->   Operation 971 'br' <Predicate = (out_row_idx45_0_0 == 0)> <Delay = 0.00>
ST_48 : Operation 972 [2/2] (2.28ns)   --->   "%out_layer_0_valid_V_2 = load i1* %out_layer_0_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 972 'load' 'out_layer_0_valid_V_2' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_48 : Operation 973 [2/2] (2.28ns)   --->   "%out_layer_1_valid_V_2 = load i1* %out_layer_1_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 973 'load' 'out_layer_1_valid_V_2' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_48 : Operation 974 [2/2] (2.28ns)   --->   "%out_layer_2_valid_V_2 = load i1* %out_layer_2_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 974 'load' 'out_layer_2_valid_V_2' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_48 : Operation 975 [2/2] (2.28ns)   --->   "%out_layer_3_valid_V_2 = load i1* %out_layer_3_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 975 'load' 'out_layer_3_valid_V_2' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_48 : Operation 976 [2/2] (2.28ns)   --->   "%out_layer_4_valid_V_2 = load i1* %out_layer_4_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 976 'load' 'out_layer_4_valid_V_2' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_48 : Operation 977 [2/2] (2.28ns)   --->   "%out_layer_5_valid_V_2 = load i1* %out_layer_5_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 977 'load' 'out_layer_5_valid_V_2' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>

State 49 <SV = 21> <Delay = 8.25>
ST_49 : Operation 978 [1/2] (2.28ns)   --->   "%out_layer_0_valid_V_2 = load i1* %out_layer_0_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 978 'load' 'out_layer_0_valid_V_2' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_49 : Operation 979 [1/2] (2.28ns)   --->   "%out_layer_1_valid_V_2 = load i1* %out_layer_1_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 979 'load' 'out_layer_1_valid_V_2' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_49 : Operation 980 [1/2] (2.28ns)   --->   "%out_layer_2_valid_V_2 = load i1* %out_layer_2_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 980 'load' 'out_layer_2_valid_V_2' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_49 : Operation 981 [1/2] (2.28ns)   --->   "%out_layer_3_valid_V_2 = load i1* %out_layer_3_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 981 'load' 'out_layer_3_valid_V_2' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_49 : Operation 982 [1/2] (2.28ns)   --->   "%out_layer_4_valid_V_2 = load i1* %out_layer_4_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 982 'load' 'out_layer_4_valid_V_2' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_49 : Operation 983 [1/2] (2.28ns)   --->   "%out_layer_5_valid_V_2 = load i1* %out_layer_5_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 983 'load' 'out_layer_5_valid_V_2' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_49 : Operation 984 [1/1] (2.32ns)   --->   "%tmp_valid_V_2 = call i1 @_ssdm_op_Mux.ap_auto.6i1.i3(i1 %out_layer_0_valid_V_2, i1 %out_layer_1_valid_V_2, i1 %out_layer_2_valid_V_2, i1 %out_layer_3_valid_V_2, i1 %out_layer_4_valid_V_2, i1 %out_layer_5_valid_V_2, i3 %out_row_idx45_0_0)" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 984 'mux' 'tmp_valid_V_2' <Predicate = true> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 985 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr8_out_V_valid_V, i12* %corr8_out_V_data_V, i4* %corr8_out_V_keep_V, i1* %corr8_out_V_user_V, i1* %corr8_out_V_last_V, i1* %corr8_out_V_id_V, i1* %corr8_out_V_dest_V, i1 %tmp_valid_V_2, i12 %tmp_data_V_2, i4 %tmp_keep_V_2, i1 false, i1 %tmp_last_V_2, i1 %tmp_id_V_2, i1 %tmp_dest_V_2)" [FSRCNN_V1/FSRCNN.cpp:1249]   --->   Operation 985 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_49 : Operation 986 [1/1] (0.00ns)   --->   "br label %.preheader.0" [FSRCNN_V1/FSRCNN.cpp:1240]   --->   Operation 986 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 17> <Delay = 3.25>
ST_50 : Operation 987 [1/1] (0.00ns)   --->   "%index_input_element4_2 = phi i8 [ %add_ln1220, %_ifconv ], [ 0, %.preheader456.preheader.0 ]" [FSRCNN_V1/FSRCNN.cpp:1220]   --->   Operation 987 'phi' 'index_input_element4_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln1220 = trunc i8 %index_input_element4_2 to i6" [FSRCNN_V1/FSRCNN.cpp:1220]   --->   Operation 988 'trunc' 'trunc_ln1220' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 989 [1/1] (1.55ns)   --->   "%icmp_ln1220 = icmp eq i8 %index_input_element4_2, -128" [FSRCNN_V1/FSRCNN.cpp:1220]   --->   Operation 989 'icmp' 'icmp_ln1220' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 990 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 990 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 991 [1/1] (1.91ns)   --->   "%add_ln1220 = add i8 1, %index_input_element4_2" [FSRCNN_V1/FSRCNN.cpp:1220]   --->   Operation 991 'add' 'add_ln1220' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 992 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1220, label %.preheader457.0.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.0_ifconv" [FSRCNN_V1/FSRCNN.cpp:1220]   --->   Operation 992 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln1222 = zext i8 %index_input_element4_2 to i64" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 993 'zext' 'zext_ln1222' <Predicate = (!icmp_ln1220)> <Delay = 0.00>
ST_50 : Operation 994 [1/1] (0.00ns)   --->   "%out_layer_0_data_V_7 = getelementptr [128 x i12]* %out_layer_0_data_V, i64 0, i64 %zext_ln1222" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 994 'getelementptr' 'out_layer_0_data_V_7' <Predicate = (!icmp_ln1220)> <Delay = 0.00>
ST_50 : Operation 995 [1/1] (0.00ns)   --->   "%out_layer_1_data_V_7 = getelementptr [128 x i12]* %out_layer_1_data_V, i64 0, i64 %zext_ln1222" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 995 'getelementptr' 'out_layer_1_data_V_7' <Predicate = (!icmp_ln1220)> <Delay = 0.00>
ST_50 : Operation 996 [2/2] (3.25ns)   --->   "%out_layer_1_data_V_8 = load i12* %out_layer_1_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 996 'load' 'out_layer_1_data_V_8' <Predicate = (!icmp_ln1220 & trunc_ln1265)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_50 : Operation 997 [2/2] (3.25ns)   --->   "%out_layer_0_data_V_8 = load i12* %out_layer_0_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 997 'load' 'out_layer_0_data_V_8' <Predicate = (!icmp_ln1220 & !trunc_ln1265)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_50 : Operation 998 [1/1] (0.00ns)   --->   "br label %.preheader457.0"   --->   Operation 998 'br' <Predicate = (icmp_ln1220)> <Delay = 0.00>

State 51 <SV = 18> <Delay = 8.05>
ST_51 : Operation 999 [1/1] (0.00ns)   --->   "%out_layer_0_valid_V_4 = getelementptr [128 x i1]* %out_layer_0_valid_V, i64 0, i64 %zext_ln1222" [FSRCNN_V1/FSRCNN.cpp:1232]   --->   Operation 999 'getelementptr' 'out_layer_0_valid_V_4' <Predicate = (!trunc_ln1265)> <Delay = 0.00>
ST_51 : Operation 1000 [1/1] (0.00ns)   --->   "%out_layer_1_valid_V_4 = getelementptr [128 x i1]* %out_layer_1_valid_V, i64 0, i64 %zext_ln1222" [FSRCNN_V1/FSRCNN.cpp:1232]   --->   Operation 1000 'getelementptr' 'out_layer_1_valid_V_4' <Predicate = (trunc_ln1265)> <Delay = 0.00>
ST_51 : Operation 1001 [1/2] (3.25ns)   --->   "%out_layer_1_data_V_8 = load i12* %out_layer_1_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 1001 'load' 'out_layer_1_data_V_8' <Predicate = (trunc_ln1265)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_51 : Operation 1002 [1/2] (3.25ns)   --->   "%out_layer_0_data_V_8 = load i12* %out_layer_0_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 1002 'load' 'out_layer_0_data_V_8' <Predicate = (!trunc_ln1265)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_51 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_3)   --->   "%select_ln1265 = select i1 %trunc_ln1265, i12 %out_layer_1_data_V_8, i12 %out_layer_0_data_V_8" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 1003 'select' 'select_ln1265' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1004 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_data_V_3 = add i12 %select_ln1265, -1" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 1004 'add' 'tmp_data_V_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1005 [1/1] (0.00ns)   --->   "br i1 %trunc_ln1265, label %branch7, label %branch6" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 1005 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1006 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_3, i12* %out_layer_0_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 1006 'store' <Predicate = (!trunc_ln1265)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_51 : Operation 1007 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 1007 'br' <Predicate = (!trunc_ln1265)> <Delay = 0.00>
ST_51 : Operation 1008 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_3, i12* %out_layer_1_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 1008 'store' <Predicate = (trunc_ln1265)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_51 : Operation 1009 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i38.070" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 1009 'br' <Predicate = (trunc_ln1265)> <Delay = 0.00>
ST_51 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln1224 = zext i6 %trunc_ln1220 to i7" [FSRCNN_V1/FSRCNN.cpp:1224]   --->   Operation 1010 'zext' 'zext_ln1224' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1011 [1/1] (1.82ns)   --->   "%add_ln1224_1 = add i7 %zext_ln1224, 1" [FSRCNN_V1/FSRCNN.cpp:1224]   --->   Operation 1011 'add' 'add_ln1224_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln321_24 = zext i7 %add_ln1224_1 to i13" [FSRCNN_V1/FSRCNN.cpp:1226]   --->   Operation 1012 'zext' 'zext_ln321_24' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1013 [1/1] (1.67ns)   --->   "%add_ln321_16 = add i13 %mul_ln321, %zext_ln321_24" [FSRCNN_V1/FSRCNN.cpp:1226]   --->   Operation 1013 'add' 'add_ln321_16' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln321_25 = zext i13 %add_ln321_16 to i64" [FSRCNN_V1/FSRCNN.cpp:1226]   --->   Operation 1014 'zext' 'zext_ln321_25' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1015 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_17 = getelementptr [18480 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_25" [FSRCNN_V1/FSRCNN.cpp:1226]   --->   Operation 1015 'getelementptr' 'img_channel_keep_V_a_17' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1016 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_17 = getelementptr [18480 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_25" [FSRCNN_V1/FSRCNN.cpp:1227]   --->   Operation 1016 'getelementptr' 'img_channel_last_V_a_17' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1017 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_17 = getelementptr [18480 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_25" [FSRCNN_V1/FSRCNN.cpp:1225]   --->   Operation 1017 'getelementptr' 'img_channel_id_V_add_17' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1018 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_17 = getelementptr [18480 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_25" [FSRCNN_V1/FSRCNN.cpp:1224]   --->   Operation 1018 'getelementptr' 'img_channel_dest_V_a_17' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1019 [2/2] (3.25ns)   --->   "%tmp_dest_V_3 = load i1* %img_channel_dest_V_a_17, align 2" [FSRCNN_V1/FSRCNN.cpp:1224]   --->   Operation 1019 'load' 'tmp_dest_V_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_51 : Operation 1020 [2/2] (3.25ns)   --->   "%tmp_id_V_3 = load i1* %img_channel_id_V_add_17, align 1" [FSRCNN_V1/FSRCNN.cpp:1225]   --->   Operation 1020 'load' 'tmp_id_V_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_51 : Operation 1021 [2/2] (3.25ns)   --->   "%tmp_keep_V_3 = load i4* %img_channel_keep_V_a_17, align 2" [FSRCNN_V1/FSRCNN.cpp:1226]   --->   Operation 1021 'load' 'tmp_keep_V_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_51 : Operation 1022 [2/2] (3.25ns)   --->   "%tmp_last_V_3 = load i1* %img_channel_last_V_a_17, align 2" [FSRCNN_V1/FSRCNN.cpp:1227]   --->   Operation 1022 'load' 'tmp_last_V_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_51 : Operation 1023 [1/1] (1.55ns)   --->   "%icmp_ln1228_2 = icmp eq i8 %index_input_element4_2, 0" [FSRCNN_V1/FSRCNN.cpp:1228]   --->   Operation 1023 'icmp' 'icmp_ln1228_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1024 [1/1] (0.97ns)   --->   "%and_ln1228_1 = and i1 %and_ln1228, %icmp_ln1228_2" [FSRCNN_V1/FSRCNN.cpp:1228]   --->   Operation 1024 'and' 'and_ln1228_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 19> <Delay = 3.25>
ST_52 : Operation 1025 [1/2] (3.25ns)   --->   "%tmp_dest_V_3 = load i1* %img_channel_dest_V_a_17, align 2" [FSRCNN_V1/FSRCNN.cpp:1224]   --->   Operation 1025 'load' 'tmp_dest_V_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_52 : Operation 1026 [1/2] (3.25ns)   --->   "%tmp_id_V_3 = load i1* %img_channel_id_V_add_17, align 1" [FSRCNN_V1/FSRCNN.cpp:1225]   --->   Operation 1026 'load' 'tmp_id_V_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_52 : Operation 1027 [1/2] (3.25ns)   --->   "%tmp_keep_V_3 = load i4* %img_channel_keep_V_a_17, align 2" [FSRCNN_V1/FSRCNN.cpp:1226]   --->   Operation 1027 'load' 'tmp_keep_V_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_52 : Operation 1028 [1/2] (3.25ns)   --->   "%tmp_last_V_3 = load i1* %img_channel_last_V_a_17, align 2" [FSRCNN_V1/FSRCNN.cpp:1227]   --->   Operation 1028 'load' 'tmp_last_V_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_52 : Operation 1029 [1/1] (0.00ns)   --->   "br i1 %and_ln1228_1, label %branch60, label %21" [FSRCNN_V1/FSRCNN.cpp:1228]   --->   Operation 1029 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1030 [1/1] (0.00ns)   --->   "%out_layer_0_0_user_5 = getelementptr [128 x i1]* %out_layer_0_0_user, i64 0, i64 %zext_ln1222" [FSRCNN_V1/FSRCNN.cpp:1231]   --->   Operation 1030 'getelementptr' 'out_layer_0_0_user_5' <Predicate = (!and_ln1228_1)> <Delay = 0.00>
ST_52 : Operation 1031 [1/1] (0.00ns)   --->   "%out_layer_1_0_user_4 = getelementptr [128 x i1]* %out_layer_1_0_user, i64 0, i64 %zext_ln1222" [FSRCNN_V1/FSRCNN.cpp:1231]   --->   Operation 1031 'getelementptr' 'out_layer_1_0_user_4' <Predicate = (!and_ln1228_1)> <Delay = 0.00>
ST_52 : Operation 1032 [1/1] (0.00ns)   --->   "br i1 %trunc_ln1265, label %branch55, label %branch54" [FSRCNN_V1/FSRCNN.cpp:1231]   --->   Operation 1032 'br' <Predicate = (!and_ln1228_1)> <Delay = 0.00>
ST_52 : Operation 1033 [1/1] (2.28ns)   --->   "store i1 false, i1* %out_layer_0_0_user_5, align 1" [FSRCNN_V1/FSRCNN.cpp:1231]   --->   Operation 1033 'store' <Predicate = (!trunc_ln1265 & !and_ln1228_1)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_52 : Operation 1034 [1/1] (0.00ns)   --->   "br label %22" [FSRCNN_V1/FSRCNN.cpp:1231]   --->   Operation 1034 'br' <Predicate = (!trunc_ln1265 & !and_ln1228_1)> <Delay = 0.00>
ST_52 : Operation 1035 [1/1] (2.28ns)   --->   "store i1 false, i1* %out_layer_1_0_user_4, align 1" [FSRCNN_V1/FSRCNN.cpp:1231]   --->   Operation 1035 'store' <Predicate = (trunc_ln1265 & !and_ln1228_1)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_52 : Operation 1036 [1/1] (0.00ns)   --->   "br label %22" [FSRCNN_V1/FSRCNN.cpp:1231]   --->   Operation 1036 'br' <Predicate = (trunc_ln1265 & !and_ln1228_1)> <Delay = 0.00>
ST_52 : Operation 1037 [1/1] (0.00ns)   --->   "br label %_ifconv"   --->   Operation 1037 'br' <Predicate = (!and_ln1228_1)> <Delay = 0.00>
ST_52 : Operation 1038 [1/1] (2.28ns)   --->   "store i1 true, i1* %out_layer_0_0_user_1, align 1" [FSRCNN_V1/FSRCNN.cpp:1229]   --->   Operation 1038 'store' <Predicate = (and_ln1228_1)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_52 : Operation 1039 [1/1] (0.00ns)   --->   "br label %_ifconv" [FSRCNN_V1/FSRCNN.cpp:1229]   --->   Operation 1039 'br' <Predicate = (and_ln1228_1)> <Delay = 0.00>
ST_52 : Operation 1040 [2/2] (2.28ns)   --->   "%out_layer_1_valid_V_3 = load i1* %out_layer_1_valid_V_4, align 2" [FSRCNN_V1/FSRCNN.cpp:1232]   --->   Operation 1040 'load' 'out_layer_1_valid_V_3' <Predicate = (trunc_ln1265)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_52 : Operation 1041 [2/2] (2.28ns)   --->   "%out_layer_0_valid_V_3 = load i1* %out_layer_0_valid_V_4, align 2" [FSRCNN_V1/FSRCNN.cpp:1232]   --->   Operation 1041 'load' 'out_layer_0_valid_V_3' <Predicate = (!trunc_ln1265)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>

State 53 <SV = 20> <Delay = 3.28>
ST_53 : Operation 1042 [1/2] (2.28ns)   --->   "%out_layer_1_valid_V_3 = load i1* %out_layer_1_valid_V_4, align 2" [FSRCNN_V1/FSRCNN.cpp:1232]   --->   Operation 1042 'load' 'out_layer_1_valid_V_3' <Predicate = (trunc_ln1265)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_53 : Operation 1043 [1/2] (2.28ns)   --->   "%out_layer_0_valid_V_3 = load i1* %out_layer_0_valid_V_4, align 2" [FSRCNN_V1/FSRCNN.cpp:1232]   --->   Operation 1043 'load' 'out_layer_0_valid_V_3' <Predicate = (!trunc_ln1265)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_53 : Operation 1044 [1/1] (0.99ns)   --->   "%tmp_valid_V_3 = select i1 %trunc_ln1265, i1 %out_layer_1_valid_V_3, i1 %out_layer_0_valid_V_3" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 1044 'select' 'tmp_valid_V_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 1045 [1/1] (0.00ns)   --->   "%out_layer_0_0_user_3 = getelementptr [128 x i1]* %out_layer_0_0_user, i64 0, i64 %zext_ln1222" [FSRCNN_V1/FSRCNN.cpp:1232]   --->   Operation 1045 'getelementptr' 'out_layer_0_0_user_3' <Predicate = (!trunc_ln1265)> <Delay = 0.00>
ST_53 : Operation 1046 [1/1] (0.00ns)   --->   "%out_layer_1_0_user_2 = getelementptr [128 x i1]* %out_layer_1_0_user, i64 0, i64 %zext_ln1222" [FSRCNN_V1/FSRCNN.cpp:1232]   --->   Operation 1046 'getelementptr' 'out_layer_1_0_user_2' <Predicate = (trunc_ln1265)> <Delay = 0.00>
ST_53 : Operation 1047 [2/2] (2.28ns)   --->   "%out_layer_1_0_user_3 = load i1* %out_layer_1_0_user_2, align 1" [FSRCNN_V1/FSRCNN.cpp:1232]   --->   Operation 1047 'load' 'out_layer_1_0_user_3' <Predicate = (trunc_ln1265)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_53 : Operation 1048 [2/2] (2.28ns)   --->   "%out_layer_0_0_user_4 = load i1* %out_layer_0_0_user_3, align 1" [FSRCNN_V1/FSRCNN.cpp:1232]   --->   Operation 1048 'load' 'out_layer_0_0_user_4' <Predicate = (!trunc_ln1265)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>

State 54 <SV = 21> <Delay = 6.91>
ST_54 : Operation 1049 [1/2] (2.28ns)   --->   "%out_layer_1_0_user_3 = load i1* %out_layer_1_0_user_2, align 1" [FSRCNN_V1/FSRCNN.cpp:1232]   --->   Operation 1049 'load' 'out_layer_1_0_user_3' <Predicate = (trunc_ln1265)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_54 : Operation 1050 [1/2] (2.28ns)   --->   "%out_layer_0_0_user_4 = load i1* %out_layer_0_0_user_3, align 1" [FSRCNN_V1/FSRCNN.cpp:1232]   --->   Operation 1050 'load' 'out_layer_0_0_user_4' <Predicate = (!trunc_ln1265)> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 128> <RAM>
ST_54 : Operation 1051 [1/1] (0.99ns)   --->   "%tmp_user_V_2 = select i1 %trunc_ln1265, i1 %out_layer_1_0_user_3, i1 %out_layer_0_0_user_4" [FSRCNN_V1/FSRCNN.cpp:1222]   --->   Operation 1051 'select' 'tmp_user_V_2' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1052 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr8_out_V_valid_V, i12* %corr8_out_V_data_V, i4* %corr8_out_V_keep_V, i1* %corr8_out_V_user_V, i1* %corr8_out_V_last_V, i1* %corr8_out_V_id_V, i1* %corr8_out_V_dest_V, i1 %tmp_valid_V_3, i12 %tmp_data_V_3, i4 %tmp_keep_V_3, i1 %tmp_user_V_2, i1 %tmp_last_V_3, i1 %tmp_id_V_3, i1 %tmp_dest_V_3)" [FSRCNN_V1/FSRCNN.cpp:1232]   --->   Operation 1052 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_54 : Operation 1053 [1/1] (0.00ns)   --->   "br label %.preheader456.0" [FSRCNN_V1/FSRCNN.cpp:1220]   --->   Operation 1053 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row_idx') with incoming values : ('row_idx', FSRCNN_V1/FSRCNN.cpp:1073) [58]  (1.77 ns)

 <State 2>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1073', FSRCNN_V1/FSRCNN.cpp:1073) [59]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_0_0_0', FSRCNN_V1/FSRCNN.cpp:1089) with incoming values : ('add_ln1089', FSRCNN_V1/FSRCNN.cpp:1089) [68]  (0 ns)
	'getelementptr' operation ('out_layer_0_data_V_s', FSRCNN_V1/FSRCNN.cpp:1091) [77]  (0 ns)
	'store' operation ('store_ln1091', FSRCNN_V1/FSRCNN.cpp:1091) of constant 0 on array 'out_layer[0].data.V', FSRCNN_V1/FSRCNN.cpp:1075 [78]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_0_1', FSRCNN_V1/FSRCNN.cpp:1089) with incoming values : ('add_ln1089_1', FSRCNN_V1/FSRCNN.cpp:1089) [86]  (1.77 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_0_0_1', FSRCNN_V1/FSRCNN.cpp:1089) with incoming values : ('add_ln1089_1', FSRCNN_V1/FSRCNN.cpp:1089) [86]  (0 ns)
	'getelementptr' operation ('out_layer_1_data_V_s', FSRCNN_V1/FSRCNN.cpp:1091) [95]  (0 ns)
	'store' operation ('store_ln1091', FSRCNN_V1/FSRCNN.cpp:1091) of constant 0 on array 'out_layer[1].data.V', FSRCNN_V1/FSRCNN.cpp:1075 [96]  (3.25 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_0_2', FSRCNN_V1/FSRCNN.cpp:1089) with incoming values : ('add_ln1089_2', FSRCNN_V1/FSRCNN.cpp:1089) [104]  (1.77 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_0_0_2', FSRCNN_V1/FSRCNN.cpp:1089) with incoming values : ('add_ln1089_2', FSRCNN_V1/FSRCNN.cpp:1089) [104]  (0 ns)
	'getelementptr' operation ('out_layer_2_data_V_s', FSRCNN_V1/FSRCNN.cpp:1091) [113]  (0 ns)
	'store' operation ('store_ln1091', FSRCNN_V1/FSRCNN.cpp:1091) of constant 0 on array 'out_layer[2].data.V', FSRCNN_V1/FSRCNN.cpp:1075 [114]  (3.25 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_0_3', FSRCNN_V1/FSRCNN.cpp:1089) with incoming values : ('add_ln1089_3', FSRCNN_V1/FSRCNN.cpp:1089) [122]  (1.77 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_0_0_3', FSRCNN_V1/FSRCNN.cpp:1089) with incoming values : ('add_ln1089_3', FSRCNN_V1/FSRCNN.cpp:1089) [122]  (0 ns)
	'getelementptr' operation ('out_layer_3_data_V_s', FSRCNN_V1/FSRCNN.cpp:1091) [131]  (0 ns)
	'store' operation ('store_ln1091', FSRCNN_V1/FSRCNN.cpp:1091) of constant 0 on array 'out_layer[3].data.V', FSRCNN_V1/FSRCNN.cpp:1075 [132]  (3.25 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_0_4', FSRCNN_V1/FSRCNN.cpp:1089) with incoming values : ('add_ln1089_4', FSRCNN_V1/FSRCNN.cpp:1089) [140]  (1.77 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_0_0_4', FSRCNN_V1/FSRCNN.cpp:1089) with incoming values : ('add_ln1089_4', FSRCNN_V1/FSRCNN.cpp:1089) [140]  (0 ns)
	'getelementptr' operation ('out_layer_4_data_V_s', FSRCNN_V1/FSRCNN.cpp:1091) [149]  (0 ns)
	'store' operation ('store_ln1091', FSRCNN_V1/FSRCNN.cpp:1091) of constant 0 on array 'out_layer[4].data.V', FSRCNN_V1/FSRCNN.cpp:1075 [150]  (3.25 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_0_5', FSRCNN_V1/FSRCNN.cpp:1089) with incoming values : ('add_ln1089_5', FSRCNN_V1/FSRCNN.cpp:1089) [158]  (1.77 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_0_0_5', FSRCNN_V1/FSRCNN.cpp:1089) with incoming values : ('add_ln1089_5', FSRCNN_V1/FSRCNN.cpp:1089) [158]  (0 ns)
	'getelementptr' operation ('out_layer_5_data_V_s', FSRCNN_V1/FSRCNN.cpp:1091) [167]  (0 ns)
	'store' operation ('store_ln1091', FSRCNN_V1/FSRCNN.cpp:1091) of constant 0 on array 'out_layer[5].data.V', FSRCNN_V1/FSRCNN.cpp:1075 [168]  (3.25 ns)

 <State 14>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1110', FSRCNN_V1/FSRCNN.cpp:1110) [174]  (1.49 ns)
	'or' operation ('or_ln1110', FSRCNN_V1/FSRCNN.cpp:1110) [191]  (0.978 ns)

 <State 15>: 2.4ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1096', FSRCNN_V1/FSRCNN.cpp:1096) [196]  (1.43 ns)
	blocking operation 0.978 ns on control path)

 <State 16>: 7.28ns
The critical path consists of the following:
	'phi' operation ('filter_line') with incoming values : ('filter_line', FSRCNN_V1/FSRCNN.cpp:1105) [206]  (0 ns)
	'add' operation ('filter_line', FSRCNN_V1/FSRCNN.cpp:1105) [209]  (1.65 ns)
	'sub' operation ('sub_ln321_2', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105) [228]  (1.82 ns)
	'add' operation ('add_ln321_2', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105) [230]  (1.73 ns)
	'add' operation ('add_ln321_3', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105) [235]  (2.08 ns)

 <State 17>: 5.33ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:1103) [238]  (0 ns)
	'add' operation ('add_ln321_8', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105) [245]  (2.08 ns)
	'getelementptr' operation ('img_channel_valid_V_s', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105) [247]  (0 ns)
	'load' operation ('img_channel_valid_V_2', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:1068 [263]  (3.25 ns)

 <State 18>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_2', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:1068 [263]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105) of variable 'img_channel_valid_V_2', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1105 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:1068 [264]  (3.25 ns)

 <State 19>: 6.89ns
The critical path consists of the following:
	fifo read on port 'corr7_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:1115) [343]  (3.63 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1115) of variable 'tmp.valid.V', FSRCNN_V1/FSRCNN.cpp:1115 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:1068 [351]  (3.25 ns)

 <State 20>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_8', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:1068 [361]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120) of variable 'img_channel_valid_V_8', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1120 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:1068 [362]  (3.25 ns)

 <State 21>: 6.89ns
The critical path consists of the following:
	fifo read on port 'corr7_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:1134) [452]  (3.63 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1134) of variable 'tmp.valid.V', FSRCNN_V1/FSRCNN.cpp:1134 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:1068 [460]  (3.25 ns)

 <State 22>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_15', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:1068 [470]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139) of variable 'img_channel_valid_V_15', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1139 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:1068 [471]  (3.25 ns)

 <State 23>: 4.93ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:1150) [515]  (0 ns)
	'add' operation ('add_ln321_22', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152) [523]  (1.68 ns)
	'getelementptr' operation ('img_channel_valid_V_17', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152) [525]  (0 ns)
	'load' operation ('img_channel_valid_V_19', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:1068 [541]  (3.25 ns)

 <State 24>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_19', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:1068 [541]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152) of variable 'img_channel_valid_V_19', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1152 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:1068 [542]  (3.25 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:1158) [572]  (0 ns)
	'add' operation ('add_ln321_27', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160) [580]  (1.81 ns)
	'getelementptr' operation ('img_channel_valid_V_20', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160) [582]  (0 ns)
	'load' operation ('img_channel_valid_V_22', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:1068 [598]  (3.25 ns)

 <State 26>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_22', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:1068 [598]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160) of variable 'img_channel_valid_V_22', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:1160 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:1068 [599]  (3.25 ns)

 <State 27>: 2.4ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1169', FSRCNN_V1/FSRCNN.cpp:1169) [627]  (1.43 ns)
	blocking operation 0.978 ns on control path)

 <State 28>: 7.1ns
The critical path consists of the following:
	'phi' operation ('subfilter_element_0_s', FSRCNN_V1/FSRCNN.cpp:1171) with incoming values : ('add_ln1171', FSRCNN_V1/FSRCNN.cpp:1171) [636]  (0 ns)
	'sub' operation ('sub_ln203', FSRCNN_V1/FSRCNN.cpp:1173) [647]  (0 ns)
	'add' operation ('add_ln203', FSRCNN_V1/FSRCNN.cpp:1173) [648]  (3.84 ns)
	'getelementptr' operation ('weights_layer8_V_0_a', FSRCNN_V1/FSRCNN.cpp:1173) [650]  (0 ns)
	'load' operation ('weights_layer8_V_0_l', FSRCNN_V1/FSRCNN.cpp:1173) on array 'weights_layer8_V_0' [651]  (3.25 ns)

 <State 29>: 5.57ns
The critical path consists of the following:
	'load' operation ('weights_layer8_V_0_l', FSRCNN_V1/FSRCNN.cpp:1173) on array 'weights_layer8_V_0' [651]  (3.25 ns)
	'store' operation ('store_ln1173', FSRCNN_V1/FSRCNN.cpp:1173) of variable 'sext_ln203_1', FSRCNN_V1/FSRCNN.cpp:1173 on array 'subfilter_layer.V', FSRCNN_V1/FSRCNN.cpp:1065 [654]  (2.31 ns)

 <State 30>: 5.63ns
The critical path consists of the following:
	'phi' operation ('input_line_0_0', FSRCNN_V1/FSRCNN.cpp:1177) with incoming values : ('add_ln1177', FSRCNN_V1/FSRCNN.cpp:1177) [659]  (0 ns)
	'sub' operation ('sub_ln203_1', FSRCNN_V1/FSRCNN.cpp:1181) [672]  (1.82 ns)
	'add' operation ('add_ln203_2', FSRCNN_V1/FSRCNN.cpp:1181) [674]  (1.73 ns)
	'add' operation ('add_ln203_3', FSRCNN_V1/FSRCNN.cpp:1181) [679]  (2.08 ns)

 <State 31>: 5.33ns
The critical path consists of the following:
	'phi' operation ('index_input_element3_3', FSRCNN_V1/FSRCNN.cpp:1179) with incoming values : ('add_ln1179', FSRCNN_V1/FSRCNN.cpp:1179) [682]  (0 ns)
	'add' operation ('add_ln203_5', FSRCNN_V1/FSRCNN.cpp:1181) [693]  (2.08 ns)
	'getelementptr' operation ('img_channel_data_V_a_16', FSRCNN_V1/FSRCNN.cpp:1181) [695]  (0 ns)
	'load' operation ('img_channel_data_V_l_7', FSRCNN_V1/FSRCNN.cpp:1181) on array 'img_channel.data.V', FSRCNN_V1/FSRCNN.cpp:1068 [696]  (3.25 ns)

 <State 32>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_data_V_l_7', FSRCNN_V1/FSRCNN.cpp:1181) on array 'img_channel.data.V', FSRCNN_V1/FSRCNN.cpp:1068 [696]  (3.25 ns)
	'store' operation ('store_ln1181', FSRCNN_V1/FSRCNN.cpp:1181) of variable 'img_channel_data_V_l_7', FSRCNN_V1/FSRCNN.cpp:1181 on array 'decorr_temp.V', FSRCNN_V1/FSRCNN.cpp:1067 [697]  (3.25 ns)

 <State 33>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_row_idx40_0_0', FSRCNN_V1/FSRCNN.cpp:1203) with incoming values : ('add_ln1203', FSRCNN_V1/FSRCNN.cpp:1203) [707]  (1.77 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'phi' operation ('out_row_idx40_0_0', FSRCNN_V1/FSRCNN.cpp:1203) with incoming values : ('add_ln1203', FSRCNN_V1/FSRCNN.cpp:1203) [707]  (0 ns)
	'add' operation ('add_ln1207', FSRCNN_V1/FSRCNN.cpp:1207) [716]  (1.74 ns)
	'mul' operation ('mul_ln203_1', FSRCNN_V1/FSRCNN.cpp:1207) [718]  (4.35 ns)

 <State 35>: 4.89ns
The critical path consists of the following:
	'phi' operation ('output_col41_0_0', FSRCNN_V1/FSRCNN.cpp:1205) with incoming values : ('add_ln1205', FSRCNN_V1/FSRCNN.cpp:1205) [721]  (0 ns)
	'add' operation ('add_ln203_9', FSRCNN_V1/FSRCNN.cpp:1207) [732]  (1.64 ns)
	'getelementptr' operation ('expanded_channel_add', FSRCNN_V1/FSRCNN.cpp:1207) [734]  (0 ns)
	'load' operation ('expanded_channel_loa', FSRCNN_V1/FSRCNN.cpp:1207) on array 'expanded_channel' [735]  (3.25 ns)

 <State 36>: 6.9ns
The critical path consists of the following:
	'add' operation ('add_ln1207_1', FSRCNN_V1/FSRCNN.cpp:1207) [726]  (1.92 ns)
	'add' operation ('add_ln203_8', FSRCNN_V1/FSRCNN.cpp:1207) [728]  (1.73 ns)
	'getelementptr' operation ('decorrelate_img_V_ad_1', FSRCNN_V1/FSRCNN.cpp:1207) [730]  (0 ns)
	'store' operation ('store_ln1207', FSRCNN_V1/FSRCNN.cpp:1207) of variable 'expanded_channel_loa', FSRCNN_V1/FSRCNN.cpp:1207 on array 'decorrelate_img.V', FSRCNN_V1/FSRCNN.cpp:1066 [736]  (3.25 ns)

 <State 37>: 4.98ns
The critical path consists of the following:
	'phi' operation ('index_input_element4_1', FSRCNN_V1/FSRCNN.cpp:1209) with incoming values : ('add_ln1209', FSRCNN_V1/FSRCNN.cpp:1209) [742]  (0 ns)
	'add' operation ('add_ln1265_1', FSRCNN_V1/FSRCNN.cpp:1211) [750]  (1.73 ns)
	'getelementptr' operation ('decorrelate_img_V_ad', FSRCNN_V1/FSRCNN.cpp:1211) [752]  (0 ns)
	'load' operation ('decorrelate_img_V_lo', FSRCNN_V1/FSRCNN.cpp:1211) on array 'decorrelate_img.V', FSRCNN_V1/FSRCNN.cpp:1066 [766]  (3.25 ns)

 <State 38>: 7.13ns
The critical path consists of the following:
	'load' operation ('out_layer_0_data_V_4', FSRCNN_V1/FSRCNN.cpp:1211) on array 'out_layer[0].data.V', FSRCNN_V1/FSRCNN.cpp:1075 [759]  (3.25 ns)
	'mux' operation ('tmp_14', FSRCNN_V1/FSRCNN.cpp:1211) [765]  (2.33 ns)
	'add' operation ('add_ln703', FSRCNN_V1/FSRCNN.cpp:1211) [767]  (1.55 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln1211', FSRCNN_V1/FSRCNN.cpp:1211) of variable 'add_ln703', FSRCNN_V1/FSRCNN.cpp:1211 on array 'out_layer[4].data.V', FSRCNN_V1/FSRCNN.cpp:1075 [770]  (3.25 ns)

 <State 40>: 4.89ns
The critical path consists of the following:
	'phi' operation ('output_col_0_0', FSRCNN_V1/FSRCNN.cpp:1191) with incoming values : ('add_ln1191', FSRCNN_V1/FSRCNN.cpp:1191) [810]  (0 ns)
	'add' operation ('add_ln203_7', FSRCNN_V1/FSRCNN.cpp:1193) [821]  (1.64 ns)
	'getelementptr' operation ('expanded_channel_add_1', FSRCNN_V1/FSRCNN.cpp:1193) [823]  (0 ns)
	'load' operation ('expanded_channel_loa_1', FSRCNN_V1/FSRCNN.cpp:1193) on array 'expanded_channel' [824]  (3.25 ns)

 <State 41>: 6.99ns
The critical path consists of the following:
	'add' operation ('add_ln1193_1', FSRCNN_V1/FSRCNN.cpp:1193) [815]  (1.92 ns)
	'add' operation ('add_ln203_6', FSRCNN_V1/FSRCNN.cpp:1193) [817]  (1.82 ns)
	'getelementptr' operation ('decorrelate_img_V_ad_3', FSRCNN_V1/FSRCNN.cpp:1193) [819]  (0 ns)
	'store' operation ('store_ln1193', FSRCNN_V1/FSRCNN.cpp:1193) of variable 'expanded_channel_loa_1', FSRCNN_V1/FSRCNN.cpp:1193 on array 'decorrelate_img.V', FSRCNN_V1/FSRCNN.cpp:1066 [825]  (3.25 ns)

 <State 42>: 5.08ns
The critical path consists of the following:
	'phi' operation ('index_input_element3_4', FSRCNN_V1/FSRCNN.cpp:1195) with incoming values : ('add_ln1195', FSRCNN_V1/FSRCNN.cpp:1195) [832]  (0 ns)
	'add' operation ('add_ln1265', FSRCNN_V1/FSRCNN.cpp:1197) [840]  (1.82 ns)
	'getelementptr' operation ('decorrelate_img_V_ad_2', FSRCNN_V1/FSRCNN.cpp:1197) [842]  (0 ns)
	'load' operation ('decorrelate_img_V_lo_1', FSRCNN_V1/FSRCNN.cpp:1197) on array 'decorrelate_img.V', FSRCNN_V1/FSRCNN.cpp:1066 [848]  (3.25 ns)

 <State 43>: 8.05ns
The critical path consists of the following:
	'load' operation ('out_layer_1_data_V_6', FSRCNN_V1/FSRCNN.cpp:1197) on array 'out_layer[1].data.V', FSRCNN_V1/FSRCNN.cpp:1075 [845]  (3.25 ns)
	'select' operation ('select_ln1265_3', FSRCNN_V1/FSRCNN.cpp:1197) [847]  (0 ns)
	'add' operation ('add_ln703_2', FSRCNN_V1/FSRCNN.cpp:1197) [849]  (1.55 ns)
	'store' operation ('store_ln1197', FSRCNN_V1/FSRCNN.cpp:1197) of variable 'add_ln703_2', FSRCNN_V1/FSRCNN.cpp:1197 on array 'out_layer[0].data.V', FSRCNN_V1/FSRCNN.cpp:1075 [852]  (3.25 ns)

 <State 44>: 7.18ns
The critical path consists of the following:
	'phi' operation ('out_row_idx43_0_0', FSRCNN_V1/FSRCNN.cpp:1224) with incoming values : ('add_ln1224', FSRCNN_V1/FSRCNN.cpp:1224) [966]  (0 ns)
	'add' operation ('add_ln1224', FSRCNN_V1/FSRCNN.cpp:1224) [969]  (1.56 ns)
	'mul' operation ('mul_ln321', FSRCNN_V1/FSRCNN.cpp:1226) [973]  (5.61 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'phi' operation ('index_input_element4', FSRCNN_V1/FSRCNN.cpp:1240) with incoming values : ('add_ln1240', FSRCNN_V1/FSRCNN.cpp:1240) [878]  (0 ns)
	'getelementptr' operation ('out_layer_0_data_V_1', FSRCNN_V1/FSRCNN.cpp:1242) [892]  (0 ns)
	'load' operation ('out_layer_0_data_V_2', FSRCNN_V1/FSRCNN.cpp:1242) on array 'out_layer[0].data.V', FSRCNN_V1/FSRCNN.cpp:1075 [898]  (3.25 ns)

 <State 46>: 7.13ns
The critical path consists of the following:
	'load' operation ('out_layer_0_data_V_2', FSRCNN_V1/FSRCNN.cpp:1242) on array 'out_layer[0].data.V', FSRCNN_V1/FSRCNN.cpp:1075 [898]  (3.25 ns)
	'mux' operation ('tmp_12', FSRCNN_V1/FSRCNN.cpp:1242) [904]  (2.33 ns)
	'add' operation ('tmp.data.V', FSRCNN_V1/FSRCNN.cpp:1242) [905]  (1.55 ns)

 <State 47>: 6.81ns
The critical path consists of the following:
	'add' operation ('add_ln1244', FSRCNN_V1/FSRCNN.cpp:1244) [927]  (1.83 ns)
	'add' operation ('add_ln321_17', FSRCNN_V1/FSRCNN.cpp:1246) [929]  (1.73 ns)
	'getelementptr' operation ('img_channel_dest_V_a_16', FSRCNN_V1/FSRCNN.cpp:1244) [935]  (0 ns)
	'load' operation ('tmp.dest.V', FSRCNN_V1/FSRCNN.cpp:1244) on array 'img_channel.dest.V', FSRCNN_V1/FSRCNN.cpp:1068 [936]  (3.25 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmp.dest.V', FSRCNN_V1/FSRCNN.cpp:1244) on array 'img_channel.dest.V', FSRCNN_V1/FSRCNN.cpp:1068 [936]  (3.25 ns)

 <State 49>: 8.25ns
The critical path consists of the following:
	'load' operation ('out_layer_0_valid_V_2', FSRCNN_V1/FSRCNN.cpp:1249) on array 'out_layer[0].valid.V', FSRCNN_V1/FSRCNN.cpp:1075 [950]  (2.29 ns)
	'mux' operation ('tmp.valid.V', FSRCNN_V1/FSRCNN.cpp:1249) [956]  (2.33 ns)
	fifo write on port 'corr8_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:1249) [957]  (3.63 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'phi' operation ('index_input_element4_2', FSRCNN_V1/FSRCNN.cpp:1220) with incoming values : ('add_ln1220', FSRCNN_V1/FSRCNN.cpp:1220) [979]  (0 ns)
	'getelementptr' operation ('out_layer_1_data_V_7', FSRCNN_V1/FSRCNN.cpp:1222) [990]  (0 ns)
	'load' operation ('out_layer_1_data_V_8', FSRCNN_V1/FSRCNN.cpp:1222) on array 'out_layer[1].data.V', FSRCNN_V1/FSRCNN.cpp:1075 [991]  (3.25 ns)

 <State 51>: 8.05ns
The critical path consists of the following:
	'load' operation ('out_layer_1_data_V_8', FSRCNN_V1/FSRCNN.cpp:1222) on array 'out_layer[1].data.V', FSRCNN_V1/FSRCNN.cpp:1075 [991]  (3.25 ns)
	'select' operation ('select_ln1265', FSRCNN_V1/FSRCNN.cpp:1222) [993]  (0 ns)
	'add' operation ('tmp.data.V', FSRCNN_V1/FSRCNN.cpp:1222) [994]  (1.55 ns)
	'store' operation ('store_ln1222', FSRCNN_V1/FSRCNN.cpp:1222) of variable 'tmp.data.V', FSRCNN_V1/FSRCNN.cpp:1222 on array 'out_layer[1].data.V', FSRCNN_V1/FSRCNN.cpp:1075 [1000]  (3.25 ns)

 <State 52>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmp.dest.V', FSRCNN_V1/FSRCNN.cpp:1224) on array 'img_channel.dest.V', FSRCNN_V1/FSRCNN.cpp:1068 [1012]  (3.25 ns)

 <State 53>: 3.28ns
The critical path consists of the following:
	'load' operation ('out_layer_1_valid_V_3', FSRCNN_V1/FSRCNN.cpp:1232) on array 'out_layer[1].valid.V', FSRCNN_V1/FSRCNN.cpp:1075 [1035]  (2.29 ns)
	'select' operation ('tmp.valid.V', FSRCNN_V1/FSRCNN.cpp:1222) [1037]  (0.993 ns)

 <State 54>: 6.91ns
The critical path consists of the following:
	'load' operation ('out_layer_1_0_user_3', FSRCNN_V1/FSRCNN.cpp:1232) on array 'out_layer[1][0].user.V', FSRCNN_V1/FSRCNN.cpp:1075 [1040]  (2.29 ns)
	'select' operation ('tmp.user.V', FSRCNN_V1/FSRCNN.cpp:1222) [1042]  (0.993 ns)
	fifo write on port 'corr8_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:1232) [1043]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
