DECL|Reserved1|member|__I uint32_t Reserved1[1];
DECL|Reserved2|member|__I uint32_t Reserved2[1];
DECL|Reserved3|member|__I uint32_t Reserved3[1];
DECL|Reserved4|member|__I uint32_t Reserved4[1];
DECL|UDP_CSR_DIR|macro|UDP_CSR_DIR
DECL|UDP_CSR_DTGLE|macro|UDP_CSR_DTGLE
DECL|UDP_CSR_EPEDS|macro|UDP_CSR_EPEDS
DECL|UDP_CSR_EPTYPE_BULK_IN|macro|UDP_CSR_EPTYPE_BULK_IN
DECL|UDP_CSR_EPTYPE_BULK_OUT|macro|UDP_CSR_EPTYPE_BULK_OUT
DECL|UDP_CSR_EPTYPE_CTRL|macro|UDP_CSR_EPTYPE_CTRL
DECL|UDP_CSR_EPTYPE_INT_IN|macro|UDP_CSR_EPTYPE_INT_IN
DECL|UDP_CSR_EPTYPE_INT_OUT|macro|UDP_CSR_EPTYPE_INT_OUT
DECL|UDP_CSR_EPTYPE_ISO_IN|macro|UDP_CSR_EPTYPE_ISO_IN
DECL|UDP_CSR_EPTYPE_ISO_OUT|macro|UDP_CSR_EPTYPE_ISO_OUT
DECL|UDP_CSR_EPTYPE_Msk|macro|UDP_CSR_EPTYPE_Msk
DECL|UDP_CSR_EPTYPE_Pos|macro|UDP_CSR_EPTYPE_Pos
DECL|UDP_CSR_EPTYPE|macro|UDP_CSR_EPTYPE
DECL|UDP_CSR_FORCESTALL|macro|UDP_CSR_FORCESTALL
DECL|UDP_CSR_ISOERROR|macro|UDP_CSR_ISOERROR
DECL|UDP_CSR_RXBYTECNT_Msk|macro|UDP_CSR_RXBYTECNT_Msk
DECL|UDP_CSR_RXBYTECNT_Pos|macro|UDP_CSR_RXBYTECNT_Pos
DECL|UDP_CSR_RXBYTECNT|macro|UDP_CSR_RXBYTECNT
DECL|UDP_CSR_RXSETUP|macro|UDP_CSR_RXSETUP
DECL|UDP_CSR_RX_DATA_BK0|macro|UDP_CSR_RX_DATA_BK0
DECL|UDP_CSR_RX_DATA_BK1|macro|UDP_CSR_RX_DATA_BK1
DECL|UDP_CSR_STALLSENT|macro|UDP_CSR_STALLSENT
DECL|UDP_CSR_TXCOMP|macro|UDP_CSR_TXCOMP
DECL|UDP_CSR_TXPKTRDY|macro|UDP_CSR_TXPKTRDY
DECL|UDP_CSR|member|__IO uint32_t UDP_CSR[8]; /**< \brief (Udp Offset: 0x030) Endpoint Control and Status Register */
DECL|UDP_FADDR_FADD_Msk|macro|UDP_FADDR_FADD_Msk
DECL|UDP_FADDR_FADD_Pos|macro|UDP_FADDR_FADD_Pos
DECL|UDP_FADDR_FADD|macro|UDP_FADDR_FADD
DECL|UDP_FADDR_FEN|macro|UDP_FADDR_FEN
DECL|UDP_FADDR|member|__IO uint32_t UDP_FADDR; /**< \brief (Udp Offset: 0x008) Function Address Register */
DECL|UDP_FDR_FIFO_DATA_Msk|macro|UDP_FDR_FIFO_DATA_Msk
DECL|UDP_FDR_FIFO_DATA_Pos|macro|UDP_FDR_FIFO_DATA_Pos
DECL|UDP_FDR_FIFO_DATA|macro|UDP_FDR_FIFO_DATA
DECL|UDP_FDR|member|__IO uint32_t UDP_FDR[8]; /**< \brief (Udp Offset: 0x050) Endpoint FIFO Data Register */
DECL|UDP_FRM_NUM_FRM_ERR|macro|UDP_FRM_NUM_FRM_ERR
DECL|UDP_FRM_NUM_FRM_NUM_Msk|macro|UDP_FRM_NUM_FRM_NUM_Msk
DECL|UDP_FRM_NUM_FRM_NUM_Pos|macro|UDP_FRM_NUM_FRM_NUM_Pos
DECL|UDP_FRM_NUM_FRM_OK|macro|UDP_FRM_NUM_FRM_OK
DECL|UDP_FRM_NUM|member|__I uint32_t UDP_FRM_NUM; /**< \brief (Udp Offset: 0x000) Frame Number Register */
DECL|UDP_GLB_STAT_CONFG|macro|UDP_GLB_STAT_CONFG
DECL|UDP_GLB_STAT_ESR|macro|UDP_GLB_STAT_ESR
DECL|UDP_GLB_STAT_FADDEN|macro|UDP_GLB_STAT_FADDEN
DECL|UDP_GLB_STAT_RMWUPE|macro|UDP_GLB_STAT_RMWUPE
DECL|UDP_GLB_STAT_RSMINPR|macro|UDP_GLB_STAT_RSMINPR
DECL|UDP_GLB_STAT|member|__IO uint32_t UDP_GLB_STAT; /**< \brief (Udp Offset: 0x004) Global State Register */
DECL|UDP_ICR_ENDBUSRES|macro|UDP_ICR_ENDBUSRES
DECL|UDP_ICR_EXTRSM|macro|UDP_ICR_EXTRSM
DECL|UDP_ICR_RXRSM|macro|UDP_ICR_RXRSM
DECL|UDP_ICR_RXSUSP|macro|UDP_ICR_RXSUSP
DECL|UDP_ICR_SOFINT|macro|UDP_ICR_SOFINT
DECL|UDP_ICR_WAKEUP|macro|UDP_ICR_WAKEUP
DECL|UDP_ICR|member|__O uint32_t UDP_ICR; /**< \brief (Udp Offset: 0x020) Interrupt Clear Register */
DECL|UDP_IDR_EP0INT|macro|UDP_IDR_EP0INT
DECL|UDP_IDR_EP1INT|macro|UDP_IDR_EP1INT
DECL|UDP_IDR_EP2INT|macro|UDP_IDR_EP2INT
DECL|UDP_IDR_EP3INT|macro|UDP_IDR_EP3INT
DECL|UDP_IDR_EP4INT|macro|UDP_IDR_EP4INT
DECL|UDP_IDR_EP5INT|macro|UDP_IDR_EP5INT
DECL|UDP_IDR_EP6INT|macro|UDP_IDR_EP6INT
DECL|UDP_IDR_EP7INT|macro|UDP_IDR_EP7INT
DECL|UDP_IDR_EXTRSM|macro|UDP_IDR_EXTRSM
DECL|UDP_IDR_RXRSM|macro|UDP_IDR_RXRSM
DECL|UDP_IDR_RXSUSP|macro|UDP_IDR_RXSUSP
DECL|UDP_IDR_SOFINT|macro|UDP_IDR_SOFINT
DECL|UDP_IDR_WAKEUP|macro|UDP_IDR_WAKEUP
DECL|UDP_IDR|member|__O uint32_t UDP_IDR; /**< \brief (Udp Offset: 0x014) Interrupt Disable Register */
DECL|UDP_IER_EP0INT|macro|UDP_IER_EP0INT
DECL|UDP_IER_EP1INT|macro|UDP_IER_EP1INT
DECL|UDP_IER_EP2INT|macro|UDP_IER_EP2INT
DECL|UDP_IER_EP3INT|macro|UDP_IER_EP3INT
DECL|UDP_IER_EP4INT|macro|UDP_IER_EP4INT
DECL|UDP_IER_EP5INT|macro|UDP_IER_EP5INT
DECL|UDP_IER_EP6INT|macro|UDP_IER_EP6INT
DECL|UDP_IER_EP7INT|macro|UDP_IER_EP7INT
DECL|UDP_IER_EXTRSM|macro|UDP_IER_EXTRSM
DECL|UDP_IER_RXRSM|macro|UDP_IER_RXRSM
DECL|UDP_IER_RXSUSP|macro|UDP_IER_RXSUSP
DECL|UDP_IER_SOFINT|macro|UDP_IER_SOFINT
DECL|UDP_IER_WAKEUP|macro|UDP_IER_WAKEUP
DECL|UDP_IER|member|__O uint32_t UDP_IER; /**< \brief (Udp Offset: 0x010) Interrupt Enable Register */
DECL|UDP_IMR_BIT12|macro|UDP_IMR_BIT12
DECL|UDP_IMR_EP0INT|macro|UDP_IMR_EP0INT
DECL|UDP_IMR_EP1INT|macro|UDP_IMR_EP1INT
DECL|UDP_IMR_EP2INT|macro|UDP_IMR_EP2INT
DECL|UDP_IMR_EP3INT|macro|UDP_IMR_EP3INT
DECL|UDP_IMR_EP4INT|macro|UDP_IMR_EP4INT
DECL|UDP_IMR_EP5INT|macro|UDP_IMR_EP5INT
DECL|UDP_IMR_EP6INT|macro|UDP_IMR_EP6INT
DECL|UDP_IMR_EP7INT|macro|UDP_IMR_EP7INT
DECL|UDP_IMR_EXTRSM|macro|UDP_IMR_EXTRSM
DECL|UDP_IMR_RXRSM|macro|UDP_IMR_RXRSM
DECL|UDP_IMR_RXSUSP|macro|UDP_IMR_RXSUSP
DECL|UDP_IMR_SOFINT|macro|UDP_IMR_SOFINT
DECL|UDP_IMR_WAKEUP|macro|UDP_IMR_WAKEUP
DECL|UDP_IMR|member|__I uint32_t UDP_IMR; /**< \brief (Udp Offset: 0x018) Interrupt Mask Register */
DECL|UDP_ISR_ENDBUSRES|macro|UDP_ISR_ENDBUSRES
DECL|UDP_ISR_EP0INT|macro|UDP_ISR_EP0INT
DECL|UDP_ISR_EP1INT|macro|UDP_ISR_EP1INT
DECL|UDP_ISR_EP2INT|macro|UDP_ISR_EP2INT
DECL|UDP_ISR_EP3INT|macro|UDP_ISR_EP3INT
DECL|UDP_ISR_EP4INT|macro|UDP_ISR_EP4INT
DECL|UDP_ISR_EP5INT|macro|UDP_ISR_EP5INT
DECL|UDP_ISR_EP6INT|macro|UDP_ISR_EP6INT
DECL|UDP_ISR_EP7INT|macro|UDP_ISR_EP7INT
DECL|UDP_ISR_EXTRSM|macro|UDP_ISR_EXTRSM
DECL|UDP_ISR_RXRSM|macro|UDP_ISR_RXRSM
DECL|UDP_ISR_RXSUSP|macro|UDP_ISR_RXSUSP
DECL|UDP_ISR_SOFINT|macro|UDP_ISR_SOFINT
DECL|UDP_ISR_WAKEUP|macro|UDP_ISR_WAKEUP
DECL|UDP_ISR|member|__I uint32_t UDP_ISR; /**< \brief (Udp Offset: 0x01C) Interrupt Status Register */
DECL|UDP_RST_EP_EP0|macro|UDP_RST_EP_EP0
DECL|UDP_RST_EP_EP1|macro|UDP_RST_EP_EP1
DECL|UDP_RST_EP_EP2|macro|UDP_RST_EP_EP2
DECL|UDP_RST_EP_EP3|macro|UDP_RST_EP_EP3
DECL|UDP_RST_EP_EP4|macro|UDP_RST_EP_EP4
DECL|UDP_RST_EP_EP5|macro|UDP_RST_EP_EP5
DECL|UDP_RST_EP_EP6|macro|UDP_RST_EP_EP6
DECL|UDP_RST_EP_EP7|macro|UDP_RST_EP_EP7
DECL|UDP_RST_EP|member|__IO uint32_t UDP_RST_EP; /**< \brief (Udp Offset: 0x028) Reset Endpoint Register */
DECL|UDP_TXVC_PUON|macro|UDP_TXVC_PUON
DECL|UDP_TXVC_TXVDIS|macro|UDP_TXVC_TXVDIS
DECL|UDP_TXVC|member|__IO uint32_t UDP_TXVC; /**< \brief (Udp Offset: 0x074) Transceiver Control Register */
DECL|Udp|typedef|} Udp;
DECL|_SAM4S_UDP_COMPONENT_|macro|_SAM4S_UDP_COMPONENT_
