
BMS_REDO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087c8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000930  08008998  08008998  00009998  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092c8  080092c8  0000b1e0  2**0
                  CONTENTS
  4 .ARM          00000008  080092c8  080092c8  0000a2c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080092d0  080092d0  0000b1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092d0  080092d0  0000a2d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080092d4  080092d4  0000a2d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  080092d8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000550  200001e0  080094b8  0000b1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000730  080094b8  0000b730  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016c21  00000000  00000000  0000b210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003243  00000000  00000000  00021e31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015a8  00000000  00000000  00025078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001100  00000000  00000000  00026620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000244ed  00000000  00000000  00027720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c3fd  00000000  00000000  0004bc0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da054  00000000  00000000  0006800a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014205e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ef8  00000000  00000000  001420a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00148f9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008980 	.word	0x08008980

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08008980 	.word	0x08008980

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <pec15_calc>:
// ****************** Error Correction *******************
/* Calculates  and returns the CRC15 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
                    uint8_t *data //Array of data that will be used to calculate  a PEC
                   )
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	6039      	str	r1, [r7, #0]
 8000f82:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder, addr;
	remainder = 16;//initialize the PEC
 8000f84:	2310      	movs	r3, #16
 8000f86:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8000f88:	2300      	movs	r3, #0
 8000f8a:	737b      	strb	r3, [r7, #13]
 8000f8c:	e018      	b.n	8000fc0 <pec15_calc+0x48>
	{
		addr = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 8000f8e:	89fb      	ldrh	r3, [r7, #14]
 8000f90:	09db      	lsrs	r3, r3, #7
 8000f92:	b29b      	uxth	r3, r3
 8000f94:	7b7a      	ldrb	r2, [r7, #13]
 8000f96:	6839      	ldr	r1, [r7, #0]
 8000f98:	440a      	add	r2, r1
 8000f9a:	7812      	ldrb	r2, [r2, #0]
 8000f9c:	4053      	eors	r3, r2
 8000f9e:	b29b      	uxth	r3, r3
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	817b      	strh	r3, [r7, #10]
		remainder = (remainder << 8) ^ crc15Table[addr];
 8000fa4:	89fb      	ldrh	r3, [r7, #14]
 8000fa6:	021b      	lsls	r3, r3, #8
 8000fa8:	b21a      	sxth	r2, r3
 8000faa:	897b      	ldrh	r3, [r7, #10]
 8000fac:	490b      	ldr	r1, [pc, #44]	@ (8000fdc <pec15_calc+0x64>)
 8000fae:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000fb2:	b21b      	sxth	r3, r3
 8000fb4:	4053      	eors	r3, r2
 8000fb6:	b21b      	sxth	r3, r3
 8000fb8:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8000fba:	7b7b      	ldrb	r3, [r7, #13]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	737b      	strb	r3, [r7, #13]
 8000fc0:	7b7a      	ldrb	r2, [r7, #13]
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d3e2      	bcc.n	8000f8e <pec15_calc+0x16>
	}

	return(remainder * 2);//The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8000fc8:	89fb      	ldrh	r3, [r7, #14]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	b29b      	uxth	r3, r3
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3714      	adds	r7, #20
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	08008b3c 	.word	0x08008b3c

08000fe0 <pec10_calc>:

/* Calculates  and returns the CRC10 */
uint16_t pec10_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
                    uint8_t *data //Array of data that will be used to calculate  a PEC
                   )
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	6039      	str	r1, [r7, #0]
 8000fea:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder, addr;
	remainder = 16;//initialize the PEC
 8000fec:	2310      	movs	r3, #16
 8000fee:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	737b      	strb	r3, [r7, #13]
 8000ff4:	e01c      	b.n	8001030 <pec10_calc+0x50>
	{
		addr = ((remainder >> 2) ^ data[i]) & 0xff;//calculate PEC table address
 8000ff6:	89fb      	ldrh	r3, [r7, #14]
 8000ff8:	089b      	lsrs	r3, r3, #2
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	7b7a      	ldrb	r2, [r7, #13]
 8000ffe:	6839      	ldr	r1, [r7, #0]
 8001000:	440a      	add	r2, r1
 8001002:	7812      	ldrb	r2, [r2, #0]
 8001004:	4053      	eors	r3, r2
 8001006:	b29b      	uxth	r3, r3
 8001008:	b2db      	uxtb	r3, r3
 800100a:	817b      	strh	r3, [r7, #10]
		remainder = (remainder << 8) ^ crc10Table[addr];
 800100c:	89fb      	ldrh	r3, [r7, #14]
 800100e:	021b      	lsls	r3, r3, #8
 8001010:	b21a      	sxth	r2, r3
 8001012:	897b      	ldrh	r3, [r7, #10]
 8001014:	490c      	ldr	r1, [pc, #48]	@ (8001048 <pec10_calc+0x68>)
 8001016:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800101a:	b21b      	sxth	r3, r3
 800101c:	4053      	eors	r3, r2
 800101e:	b21b      	sxth	r3, r3
 8001020:	81fb      	strh	r3, [r7, #14]
		remainder &= 0x3FF; //Ensure remainder stays within 10 bits
 8001022:	89fb      	ldrh	r3, [r7, #14]
 8001024:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001028:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 800102a:	7b7b      	ldrb	r3, [r7, #13]
 800102c:	3301      	adds	r3, #1
 800102e:	737b      	strb	r3, [r7, #13]
 8001030:	7b7a      	ldrb	r2, [r7, #13]
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	429a      	cmp	r2, r3
 8001036:	d3de      	bcc.n	8000ff6 <pec10_calc+0x16>
	}

	return(remainder); // No 0 in LSB
 8001038:	89fb      	ldrh	r3, [r7, #14]
}
 800103a:	4618      	mov	r0, r3
 800103c:	3714      	adds	r7, #20
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	08008d3c 	.word	0x08008d3c

0800104c <cmd_68>:
//***************** Read and Write to SPI ****************
/* Generic function to write 68xx commands. Function calculates PEC for tx_cmd data. */
void cmd_68(uint8_t tx_cmd[2]) //The command to be transmitted
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = tx_cmd[0];
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	723b      	strb	r3, [r7, #8]
	cmd[1] =  tx_cmd[1];
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	785b      	ldrb	r3, [r3, #1]
 800105e:	727b      	strb	r3, [r7, #9]
	cmd_pec = pec15_calc(2, cmd);
 8001060:	f107 0308 	add.w	r3, r7, #8
 8001064:	4619      	mov	r1, r3
 8001066:	2002      	movs	r0, #2
 8001068:	f7ff ff86 	bl	8000f78 <pec15_calc>
 800106c:	4603      	mov	r3, r0
 800106e:	81fb      	strh	r3, [r7, #14]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001070:	89fb      	ldrh	r3, [r7, #14]
 8001072:	0a1b      	lsrs	r3, r3, #8
 8001074:	b29b      	uxth	r3, r3
 8001076:	b2db      	uxtb	r3, r3
 8001078:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 800107a:	89fb      	ldrh	r3, [r7, #14]
 800107c:	b2db      	uxtb	r3, r3
 800107e:	72fb      	strb	r3, [r7, #11]
	wakeup_sleep(FEB_NUM_IC);
 8001080:	2001      	movs	r0, #1
 8001082:	f000 ffc0 	bl	8002006 <wakeup_sleep>
	FEB_cs_low();
 8001086:	f001 f807 	bl	8002098 <FEB_cs_low>
	FEB_spi_write_array(4,cmd);
 800108a:	f107 0308 	add.w	r3, r7, #8
 800108e:	4619      	mov	r1, r3
 8001090:	2004      	movs	r0, #4
 8001092:	f001 f819 	bl	80020c8 <FEB_spi_write_array>
	FEB_cs_high();
 8001096:	f001 f80b 	bl	80020b0 <FEB_cs_high>
}
 800109a:	bf00      	nop
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <cmd_68_r>:
void cmd_68_r(uint8_t tx_cmd[2],uint8_t* data, uint8_t len) //The command to be transmitted
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b086      	sub	sp, #24
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	60f8      	str	r0, [r7, #12]
 80010aa:	60b9      	str	r1, [r7, #8]
 80010ac:	4613      	mov	r3, r2
 80010ae:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = tx_cmd[0];
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	743b      	strb	r3, [r7, #16]
	cmd[1] =  tx_cmd[1];
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	785b      	ldrb	r3, [r3, #1]
 80010ba:	747b      	strb	r3, [r7, #17]
	cmd_pec = pec15_calc(2, cmd);
 80010bc:	f107 0310 	add.w	r3, r7, #16
 80010c0:	4619      	mov	r1, r3
 80010c2:	2002      	movs	r0, #2
 80010c4:	f7ff ff58 	bl	8000f78 <pec15_calc>
 80010c8:	4603      	mov	r3, r0
 80010ca:	82fb      	strh	r3, [r7, #22]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 80010cc:	8afb      	ldrh	r3, [r7, #22]
 80010ce:	0a1b      	lsrs	r3, r3, #8
 80010d0:	b29b      	uxth	r3, r3
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	74bb      	strb	r3, [r7, #18]
	cmd[3] = (uint8_t)(cmd_pec);
 80010d6:	8afb      	ldrh	r3, [r7, #22]
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	74fb      	strb	r3, [r7, #19]
	wakeup_sleep(FEB_NUM_IC);
 80010dc:	2001      	movs	r0, #1
 80010de:	f000 ff92 	bl	8002006 <wakeup_sleep>
	FEB_cs_low();
 80010e2:	f000 ffd9 	bl	8002098 <FEB_cs_low>
	FEB_spi_write_read(cmd, 4, data, len);
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	f107 0010 	add.w	r0, r7, #16
 80010ec:	68ba      	ldr	r2, [r7, #8]
 80010ee:	2104      	movs	r1, #4
 80010f0:	f000 fffe 	bl	80020f0 <FEB_spi_write_read>
	FEB_cs_high();
 80010f4:	f000 ffdc 	bl	80020b0 <FEB_cs_high>
}
 80010f8:	bf00      	nop
 80010fa:	3718      	adds	r7, #24
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <write_68>:
 */
void write_68(uint8_t total_ic, //Number of ICs to be written to
			  uint8_t tx_cmd[2], //The command to be transmitted
			  uint8_t data[] // Payload Data
			  )
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b088      	sub	sp, #32
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	607a      	str	r2, [r7, #4]
 800110c:	73fb      	strb	r3, [r7, #15]
	const uint8_t BYTES_IN_REG = 6;
 800110e:	2306      	movs	r3, #6
 8001110:	773b      	strb	r3, [r7, #28]
	const uint8_t CMD_LEN = 4+(8*total_ic);
 8001112:	7bfb      	ldrb	r3, [r7, #15]
 8001114:	00db      	lsls	r3, r3, #3
 8001116:	b2db      	uxtb	r3, r3
 8001118:	3304      	adds	r3, #4
 800111a:	76fb      	strb	r3, [r7, #27]
	uint8_t *cmd;
	uint16_t data_pec;
	uint16_t cmd_pec;
	uint8_t cmd_index;

	cmd = (uint8_t *)malloc(CMD_LEN*sizeof(uint8_t));
 800111c:	7efb      	ldrb	r3, [r7, #27]
 800111e:	4618      	mov	r0, r3
 8001120:	f004 fd94 	bl	8005c4c <malloc>
 8001124:	4603      	mov	r3, r0
 8001126:	617b      	str	r3, [r7, #20]
	cmd[0] = tx_cmd[0];
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	781a      	ldrb	r2, [r3, #0]
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	701a      	strb	r2, [r3, #0]
	cmd[1] = tx_cmd[1];
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	3301      	adds	r3, #1
 8001134:	68ba      	ldr	r2, [r7, #8]
 8001136:	7852      	ldrb	r2, [r2, #1]
 8001138:	701a      	strb	r2, [r3, #0]
	cmd_pec = pec15_calc(2, cmd);
 800113a:	6979      	ldr	r1, [r7, #20]
 800113c:	2002      	movs	r0, #2
 800113e:	f7ff ff1b 	bl	8000f78 <pec15_calc>
 8001142:	4603      	mov	r3, r0
 8001144:	827b      	strh	r3, [r7, #18]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001146:	8a7b      	ldrh	r3, [r7, #18]
 8001148:	0a1b      	lsrs	r3, r3, #8
 800114a:	b29a      	uxth	r2, r3
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	3302      	adds	r3, #2
 8001150:	b2d2      	uxtb	r2, r2
 8001152:	701a      	strb	r2, [r3, #0]
	cmd[3] = (uint8_t)(cmd_pec);
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	3303      	adds	r3, #3
 8001158:	8a7a      	ldrh	r2, [r7, #18]
 800115a:	b2d2      	uxtb	r2, r2
 800115c:	701a      	strb	r2, [r3, #0]

	cmd_index = 4;
 800115e:	2304      	movs	r3, #4
 8001160:	77fb      	strb	r3, [r7, #31]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--)               // Executes for each ADBMS630B, this loops starts with the last IC on the stack.
 8001162:	7bfb      	ldrb	r3, [r7, #15]
 8001164:	77bb      	strb	r3, [r7, #30]
 8001166:	e042      	b.n	80011ee <write_68+0xee>
    {	                                                                            //The first configuration written is received by the last IC in the daisy chain
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001168:	2300      	movs	r3, #0
 800116a:	777b      	strb	r3, [r7, #29]
 800116c:	e016      	b.n	800119c <write_68+0x9c>
		{
			cmd[cmd_index] = data[((current_ic-1)*6)+current_byte];
 800116e:	7fbb      	ldrb	r3, [r7, #30]
 8001170:	1e5a      	subs	r2, r3, #1
 8001172:	4613      	mov	r3, r2
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	4413      	add	r3, r2
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	461a      	mov	r2, r3
 800117c:	7f7b      	ldrb	r3, [r7, #29]
 800117e:	4413      	add	r3, r2
 8001180:	461a      	mov	r2, r3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	441a      	add	r2, r3
 8001186:	7ffb      	ldrb	r3, [r7, #31]
 8001188:	6979      	ldr	r1, [r7, #20]
 800118a:	440b      	add	r3, r1
 800118c:	7812      	ldrb	r2, [r2, #0]
 800118e:	701a      	strb	r2, [r3, #0]
			cmd_index = cmd_index + 1;
 8001190:	7ffb      	ldrb	r3, [r7, #31]
 8001192:	3301      	adds	r3, #1
 8001194:	77fb      	strb	r3, [r7, #31]
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001196:	7f7b      	ldrb	r3, [r7, #29]
 8001198:	3301      	adds	r3, #1
 800119a:	777b      	strb	r3, [r7, #29]
 800119c:	7f7a      	ldrb	r2, [r7, #29]
 800119e:	7f3b      	ldrb	r3, [r7, #28]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d3e4      	bcc.n	800116e <write_68+0x6e>
		}

		data_pec = (uint16_t)pec10_calc(BYTES_IN_REG, &data[(current_ic-1)*6]);    // Calculating the PEC for each ICs configuration register data
 80011a4:	7fbb      	ldrb	r3, [r7, #30]
 80011a6:	1e5a      	subs	r2, r3, #1
 80011a8:	4613      	mov	r3, r2
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	4413      	add	r3, r2
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	461a      	mov	r2, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	441a      	add	r2, r3
 80011b6:	7f3b      	ldrb	r3, [r7, #28]
 80011b8:	4611      	mov	r1, r2
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ff10 	bl	8000fe0 <pec10_calc>
 80011c0:	4603      	mov	r3, r0
 80011c2:	823b      	strh	r3, [r7, #16]
		cmd[cmd_index] = (uint8_t)(data_pec >> 8);
 80011c4:	8a3b      	ldrh	r3, [r7, #16]
 80011c6:	0a1b      	lsrs	r3, r3, #8
 80011c8:	b299      	uxth	r1, r3
 80011ca:	7ffb      	ldrb	r3, [r7, #31]
 80011cc:	697a      	ldr	r2, [r7, #20]
 80011ce:	4413      	add	r3, r2
 80011d0:	b2ca      	uxtb	r2, r1
 80011d2:	701a      	strb	r2, [r3, #0]
		cmd[cmd_index + 1] = (uint8_t)data_pec;
 80011d4:	7ffb      	ldrb	r3, [r7, #31]
 80011d6:	3301      	adds	r3, #1
 80011d8:	697a      	ldr	r2, [r7, #20]
 80011da:	4413      	add	r3, r2
 80011dc:	8a3a      	ldrh	r2, [r7, #16]
 80011de:	b2d2      	uxtb	r2, r2
 80011e0:	701a      	strb	r2, [r3, #0]
		cmd_index = cmd_index + 2;
 80011e2:	7ffb      	ldrb	r3, [r7, #31]
 80011e4:	3302      	adds	r3, #2
 80011e6:	77fb      	strb	r3, [r7, #31]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--)               // Executes for each ADBMS630B, this loops starts with the last IC on the stack.
 80011e8:	7fbb      	ldrb	r3, [r7, #30]
 80011ea:	3b01      	subs	r3, #1
 80011ec:	77bb      	strb	r3, [r7, #30]
 80011ee:	7fbb      	ldrb	r3, [r7, #30]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d1b9      	bne.n	8001168 <write_68+0x68>
	}
	wakeup_sleep(FEB_NUM_IC);
 80011f4:	2001      	movs	r0, #1
 80011f6:	f000 ff06 	bl	8002006 <wakeup_sleep>
	FEB_cs_low();
 80011fa:	f000 ff4d 	bl	8002098 <FEB_cs_low>
	FEB_spi_write_array(CMD_LEN, cmd);
 80011fe:	7efb      	ldrb	r3, [r7, #27]
 8001200:	6979      	ldr	r1, [r7, #20]
 8001202:	4618      	mov	r0, r3
 8001204:	f000 ff60 	bl	80020c8 <FEB_spi_write_array>
	FEB_cs_high();
 8001208:	f000 ff52 	bl	80020b0 <FEB_cs_high>

	free(cmd);
 800120c:	6978      	ldr	r0, [r7, #20]
 800120e:	f004 fd25 	bl	8005c5c <free>
}
 8001212:	bf00      	nop
 8001214:	3720      	adds	r7, #32
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}

0800121a <transmitCMDR>:
	uint8_t cmd[2];
	cmd[0]=(cmdcode/0x100);//selects first byte
	cmd[1]=(cmdcode%0x100);//selects second byte
	cmd_68(cmd);
}
void transmitCMDR(uint16_t cmdcode,uint8_t*data,uint8_t len){
 800121a:	b580      	push	{r7, lr}
 800121c:	b084      	sub	sp, #16
 800121e:	af00      	add	r7, sp, #0
 8001220:	4603      	mov	r3, r0
 8001222:	6039      	str	r1, [r7, #0]
 8001224:	80fb      	strh	r3, [r7, #6]
 8001226:	4613      	mov	r3, r2
 8001228:	717b      	strb	r3, [r7, #5]
	uint8_t cmd[2];
	cmd[0]=(cmdcode/0x100);//selects first byte
 800122a:	88fb      	ldrh	r3, [r7, #6]
 800122c:	0a1b      	lsrs	r3, r3, #8
 800122e:	b29b      	uxth	r3, r3
 8001230:	b2db      	uxtb	r3, r3
 8001232:	733b      	strb	r3, [r7, #12]
	cmd[1]=(cmdcode%0x100);//selects second byte
 8001234:	88fb      	ldrh	r3, [r7, #6]
 8001236:	b2db      	uxtb	r3, r3
 8001238:	737b      	strb	r3, [r7, #13]
	cmd_68_r(cmd,data,len);
 800123a:	797a      	ldrb	r2, [r7, #5]
 800123c:	f107 030c 	add.w	r3, r7, #12
 8001240:	6839      	ldr	r1, [r7, #0]
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff ff2d 	bl	80010a2 <cmd_68_r>
}
 8001248:	bf00      	nop
 800124a:	3710      	adds	r7, #16
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <transmitCMDW>:

void transmitCMDW(uint16_t cmdcode,uint8_t*data){
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	6039      	str	r1, [r7, #0]
 800125a:	80fb      	strh	r3, [r7, #6]
	uint8_t cmd[2];
	cmd[0]=(cmdcode/0x100);//selects first byte
 800125c:	88fb      	ldrh	r3, [r7, #6]
 800125e:	0a1b      	lsrs	r3, r3, #8
 8001260:	b29b      	uxth	r3, r3
 8001262:	b2db      	uxtb	r3, r3
 8001264:	733b      	strb	r3, [r7, #12]
	cmd[1]=(cmdcode%0x100);//selects second byte
 8001266:	88fb      	ldrh	r3, [r7, #6]
 8001268:	b2db      	uxtb	r3, r3
 800126a:	737b      	strb	r3, [r7, #13]
	write_68(FEB_NUM_BANKS,cmd,data);
 800126c:	f107 030c 	add.w	r3, r7, #12
 8001270:	683a      	ldr	r2, [r7, #0]
 8001272:	4619      	mov	r1, r3
 8001274:	2001      	movs	r0, #1
 8001276:	f7ff ff43 	bl	8001100 <write_68>
}
 800127a:	bf00      	nop
 800127c:	3710      	adds	r7, #16
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	0000      	movs	r0, r0
 8001284:	0000      	movs	r0, r0
	...

08001288 <convert_voltage>:

static uint8_t get_sensor(uint8_t mux, uint8_t channel) {
	return mux * 8 + channel;
}

static float convert_voltage(int16_t raw_code) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	80fb      	strh	r3, [r7, #6]
	return raw_code * 0.000150 + 1.5;
 8001292:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff f964 	bl	8000564 <__aeabi_i2d>
 800129c:	a30f      	add	r3, pc, #60	@ (adr r3, 80012dc <convert_voltage+0x54>)
 800129e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a2:	f7ff f9c9 	bl	8000638 <__aeabi_dmul>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	4610      	mov	r0, r2
 80012ac:	4619      	mov	r1, r3
 80012ae:	f04f 0200 	mov.w	r2, #0
 80012b2:	4b09      	ldr	r3, [pc, #36]	@ (80012d8 <convert_voltage+0x50>)
 80012b4:	f7ff f80a 	bl	80002cc <__adddf3>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4610      	mov	r0, r2
 80012be:	4619      	mov	r1, r3
 80012c0:	f7ff fc92 	bl	8000be8 <__aeabi_d2f>
 80012c4:	4603      	mov	r3, r0
 80012c6:	ee07 3a90 	vmov	s15, r3
}
 80012ca:	eeb0 0a67 	vmov.f32	s0, s15
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	f3af 8000 	nop.w
 80012d8:	3ff80000 	.word	0x3ff80000
 80012dc:	30553261 	.word	0x30553261
 80012e0:	3f23a92a 	.word	0x3f23a92a

080012e4 <FEB_ADBMS_Init>:
	return voltage;
}
//TODO: Convert voltage to temperature
// ******************************** Functions ********************************

void FEB_ADBMS_Init() {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b088      	sub	sp, #32
 80012e8:	af06      	add	r7, sp, #24
	FEB_cs_high();
 80012ea:	f000 fee1 	bl	80020b0 <FEB_cs_high>
	ADBMS6830B_init_cfg(FEB_NUM_IC, IC_Config);
 80012ee:	491b      	ldr	r1, [pc, #108]	@ (800135c <FEB_ADBMS_Init+0x78>)
 80012f0:	2001      	movs	r0, #1
 80012f2:	f000 f91d 	bl	8001530 <ADBMS6830B_init_cfg>
	for (uint8_t ic = 0; ic < FEB_NUM_IC; ic++) {
 80012f6:	2300      	movs	r3, #0
 80012f8:	71fb      	strb	r3, [r7, #7]
 80012fa:	e016      	b.n	800132a <FEB_ADBMS_Init+0x46>
		ADBMS6830B_set_cfgr(ic, IC_Config, refon, cth_bits, gpio_bits, dcc_bits, dcto_bits, uv, ov);
 80012fc:	4b18      	ldr	r3, [pc, #96]	@ (8001360 <FEB_ADBMS_Init+0x7c>)
 80012fe:	7819      	ldrb	r1, [r3, #0]
 8001300:	4b18      	ldr	r3, [pc, #96]	@ (8001364 <FEB_ADBMS_Init+0x80>)
 8001302:	881b      	ldrh	r3, [r3, #0]
 8001304:	4a18      	ldr	r2, [pc, #96]	@ (8001368 <FEB_ADBMS_Init+0x84>)
 8001306:	8812      	ldrh	r2, [r2, #0]
 8001308:	79f8      	ldrb	r0, [r7, #7]
 800130a:	9204      	str	r2, [sp, #16]
 800130c:	9303      	str	r3, [sp, #12]
 800130e:	4b17      	ldr	r3, [pc, #92]	@ (800136c <FEB_ADBMS_Init+0x88>)
 8001310:	9302      	str	r3, [sp, #8]
 8001312:	4b17      	ldr	r3, [pc, #92]	@ (8001370 <FEB_ADBMS_Init+0x8c>)
 8001314:	9301      	str	r3, [sp, #4]
 8001316:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <FEB_ADBMS_Init+0x90>)
 8001318:	9300      	str	r3, [sp, #0]
 800131a:	4b17      	ldr	r3, [pc, #92]	@ (8001378 <FEB_ADBMS_Init+0x94>)
 800131c:	460a      	mov	r2, r1
 800131e:	490f      	ldr	r1, [pc, #60]	@ (800135c <FEB_ADBMS_Init+0x78>)
 8001320:	f000 f9aa 	bl	8001678 <ADBMS6830B_set_cfgr>
	for (uint8_t ic = 0; ic < FEB_NUM_IC; ic++) {
 8001324:	79fb      	ldrb	r3, [r7, #7]
 8001326:	3301      	adds	r3, #1
 8001328:	71fb      	strb	r3, [r7, #7]
 800132a:	79fb      	ldrb	r3, [r7, #7]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d0e5      	beq.n	80012fc <FEB_ADBMS_Init+0x18>
	}
	ADBMS6830B_reset_crc_count(FEB_NUM_IC, IC_Config);
 8001330:	490a      	ldr	r1, [pc, #40]	@ (800135c <FEB_ADBMS_Init+0x78>)
 8001332:	2001      	movs	r0, #1
 8001334:	f000 f933 	bl	800159e <ADBMS6830B_reset_crc_count>
	ADBMS6830B_init_reg_limits(FEB_NUM_IC, IC_Config);
 8001338:	4908      	ldr	r1, [pc, #32]	@ (800135c <FEB_ADBMS_Init+0x78>)
 800133a:	2001      	movs	r0, #1
 800133c:	f000 fc95 	bl	8001c6a <ADBMS6830B_init_reg_limits>
	ADBMS6830B_wrcfga(FEB_NUM_IC, IC_Config);
 8001340:	4906      	ldr	r1, [pc, #24]	@ (800135c <FEB_ADBMS_Init+0x78>)
 8001342:	2001      	movs	r0, #1
 8001344:	f000 fda4 	bl	8001e90 <ADBMS6830B_wrcfga>
	ADBMS6830B_wrcfgb(FEB_NUM_IC, IC_Config);
 8001348:	4904      	ldr	r1, [pc, #16]	@ (800135c <FEB_ADBMS_Init+0x78>)
 800134a:	2001      	movs	r0, #1
 800134c:	f000 fdfd 	bl	8001f4a <ADBMS6830B_wrcfgb>
	start_adc_cell_voltage_measurements();
 8001350:	f000 f826 	bl	80013a0 <start_adc_cell_voltage_measurements>

}
 8001354:	bf00      	nop
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	200001fc 	.word	0x200001fc
 8001360:	20000000 	.word	0x20000000
 8001364:	20000008 	.word	0x20000008
 8001368:	2000000a 	.word	0x2000000a
 800136c:	20000468 	.word	0x20000468
 8001370:	2000045c 	.word	0x2000045c
 8001374:	20000450 	.word	0x20000450
 8001378:	20000004 	.word	0x20000004

0800137c <FEB_ADBMS_Voltage_Process>:

void FEB_ADBMS_Voltage_Process() {
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
	start_adc_cell_voltage_measurements();
 8001380:	f000 f80e 	bl	80013a0 <start_adc_cell_voltage_measurements>
	read_cell_voltages();
 8001384:	f000 f81a 	bl	80013bc <read_cell_voltages>
	store_cell_voltages();
 8001388:	f000 f822 	bl	80013d0 <store_cell_voltages>
	validate_voltages();
 800138c:	f000 f890 	bl	80014b0 <validate_voltages>
	FEB_ADBMS_UART_Transmit(&FEB_ACC);
 8001390:	4802      	ldr	r0, [pc, #8]	@ (800139c <FEB_ADBMS_Voltage_Process+0x20>)
 8001392:	f000 fedd 	bl	8002150 <FEB_ADBMS_UART_Transmit>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000308 	.word	0x20000308

080013a0 <start_adc_cell_voltage_measurements>:
	}
}

// ******************************** Voltage ********************************

void start_adc_cell_voltage_measurements() {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af02      	add	r7, sp, #8
	ADBMS6830B_adcv(1, 0, 1, 0, OWVR);
 80013a6:	2300      	movs	r3, #0
 80013a8:	9300      	str	r3, [sp, #0]
 80013aa:	2300      	movs	r3, #0
 80013ac:	2201      	movs	r2, #1
 80013ae:	2100      	movs	r1, #0
 80013b0:	2001      	movs	r0, #1
 80013b2:	f000 fcad 	bl	8001d10 <ADBMS6830B_adcv>
	//ADBMS6830B_pollAdc();
}
 80013b6:	bf00      	nop
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}

080013bc <read_cell_voltages>:

void read_cell_voltages() {
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
	ADBMS6830B_rdcv(FEB_NUM_IC, IC_Config);
 80013c0:	4902      	ldr	r1, [pc, #8]	@ (80013cc <read_cell_voltages+0x10>)
 80013c2:	2001      	movs	r0, #1
 80013c4:	f000 fcd6 	bl	8001d74 <ADBMS6830B_rdcv>
}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	200001fc 	.word	0x200001fc

080013d0 <store_cell_voltages>:

void store_cell_voltages() {
 80013d0:	b5b0      	push	{r4, r5, r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
	FEB_ACC.total_voltage_V = 0;
 80013d6:	4b34      	ldr	r3, [pc, #208]	@ (80014a8 <store_cell_voltages+0xd8>)
 80013d8:	f04f 0200 	mov.w	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
	for (uint8_t bank = 0; bank < FEB_NUM_BANKS; bank ++) {
 80013de:	2300      	movs	r3, #0
 80013e0:	71fb      	strb	r3, [r7, #7]
 80013e2:	e059      	b.n	8001498 <store_cell_voltages+0xc8>
		for (uint8_t cell = 0; cell < FEB_NUM_CELLS_PER_BANK; cell ++) {
 80013e4:	2300      	movs	r3, #0
 80013e6:	71bb      	strb	r3, [r7, #6]
 80013e8:	e050      	b.n	800148c <store_cell_voltages+0xbc>
			uint8_t ic = bank;
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	717b      	strb	r3, [r7, #5]
			float CVoltage = convert_voltage(IC_Config[bank].cells.c_codes[ic]);
 80013ee:	79fa      	ldrb	r2, [r7, #7]
 80013f0:	797b      	ldrb	r3, [r7, #5]
 80013f2:	492e      	ldr	r1, [pc, #184]	@ (80014ac <store_cell_voltages+0xdc>)
 80013f4:	2086      	movs	r0, #134	@ 0x86
 80013f6:	fb00 f202 	mul.w	r2, r0, r2
 80013fa:	4413      	add	r3, r2
 80013fc:	330c      	adds	r3, #12
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	440b      	add	r3, r1
 8001402:	88db      	ldrh	r3, [r3, #6]
 8001404:	b21b      	sxth	r3, r3
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff ff3e 	bl	8001288 <convert_voltage>
 800140c:	ed87 0a00 	vstr	s0, [r7]
			FEB_ACC.banks[bank].cells[cell].voltage_V = CVoltage;
 8001410:	79f9      	ldrb	r1, [r7, #7]
 8001412:	79ba      	ldrb	r2, [r7, #6]
 8001414:	4824      	ldr	r0, [pc, #144]	@ (80014a8 <store_cell_voltages+0xd8>)
 8001416:	4613      	mov	r3, r2
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	4413      	add	r3, r2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8001422:	fb01 f202 	mul.w	r2, r1, r2
 8001426:	4413      	add	r3, r2
 8001428:	4403      	add	r3, r0
 800142a:	3388      	adds	r3, #136	@ 0x88
 800142c:	683a      	ldr	r2, [r7, #0]
 800142e:	601a      	str	r2, [r3, #0]
			FEB_ACC.banks[bank].cells[cell].voltage_S = convert_voltage(IC_Config[bank].cells.s_codes[ic]);
 8001430:	79fa      	ldrb	r2, [r7, #7]
 8001432:	797b      	ldrb	r3, [r7, #5]
 8001434:	491d      	ldr	r1, [pc, #116]	@ (80014ac <store_cell_voltages+0xdc>)
 8001436:	2086      	movs	r0, #134	@ 0x86
 8001438:	fb00 f202 	mul.w	r2, r0, r2
 800143c:	4413      	add	r3, r2
 800143e:	331c      	adds	r3, #28
 8001440:	005b      	lsls	r3, r3, #1
 8001442:	440b      	add	r3, r1
 8001444:	895b      	ldrh	r3, [r3, #10]
 8001446:	b21b      	sxth	r3, r3
 8001448:	79fd      	ldrb	r5, [r7, #7]
 800144a:	79bc      	ldrb	r4, [r7, #6]
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff ff1b 	bl	8001288 <convert_voltage>
 8001452:	eef0 7a40 	vmov.f32	s15, s0
 8001456:	4914      	ldr	r1, [pc, #80]	@ (80014a8 <store_cell_voltages+0xd8>)
 8001458:	4623      	mov	r3, r4
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	4423      	add	r3, r4
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 8001464:	fb05 f202 	mul.w	r2, r5, r2
 8001468:	4413      	add	r3, r2
 800146a:	440b      	add	r3, r1
 800146c:	338c      	adds	r3, #140	@ 0x8c
 800146e:	edc3 7a00 	vstr	s15, [r3]
			FEB_ACC.total_voltage_V+=CVoltage;
 8001472:	4b0d      	ldr	r3, [pc, #52]	@ (80014a8 <store_cell_voltages+0xd8>)
 8001474:	ed93 7a00 	vldr	s14, [r3]
 8001478:	edd7 7a00 	vldr	s15, [r7]
 800147c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001480:	4b09      	ldr	r3, [pc, #36]	@ (80014a8 <store_cell_voltages+0xd8>)
 8001482:	edc3 7a00 	vstr	s15, [r3]
		for (uint8_t cell = 0; cell < FEB_NUM_CELLS_PER_BANK; cell ++) {
 8001486:	79bb      	ldrb	r3, [r7, #6]
 8001488:	3301      	adds	r3, #1
 800148a:	71bb      	strb	r3, [r7, #6]
 800148c:	79bb      	ldrb	r3, [r7, #6]
 800148e:	2b0f      	cmp	r3, #15
 8001490:	d9ab      	bls.n	80013ea <store_cell_voltages+0x1a>
	for (uint8_t bank = 0; bank < FEB_NUM_BANKS; bank ++) {
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	3301      	adds	r3, #1
 8001496:	71fb      	strb	r3, [r7, #7]
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d0a2      	beq.n	80013e4 <store_cell_voltages+0x14>
		}
	}
}
 800149e:	bf00      	nop
 80014a0:	bf00      	nop
 80014a2:	3708      	adds	r7, #8
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bdb0      	pop	{r4, r5, r7, pc}
 80014a8:	20000308 	.word	0x20000308
 80014ac:	200001fc 	.word	0x200001fc

080014b0 <validate_voltages>:

void validate_voltages() {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
	uint16_t vMax = FEB_Config_Get_Cell_Max_Voltage_mV();
 80014b6:	f000 fddf 	bl	8002078 <FEB_Config_Get_Cell_Max_Voltage_mV>
 80014ba:	4603      	mov	r3, r0
 80014bc:	81bb      	strh	r3, [r7, #12]
	uint16_t vMin = FEB_Config_Get_Cell_Min_Voltage_mV();
 80014be:	f000 fdcb 	bl	8002058 <FEB_Config_Get_Cell_Min_Voltage_mV>
 80014c2:	4603      	mov	r3, r0
 80014c4:	817b      	strh	r3, [r7, #10]
	for (uint8_t bank = 0; bank < FEB_NUM_BANKS; bank ++) {
 80014c6:	2300      	movs	r3, #0
 80014c8:	73fb      	strb	r3, [r7, #15]
 80014ca:	e026      	b.n	800151a <validate_voltages+0x6a>
		for (uint8_t cell = 0; cell < FEB_NUM_CELLS_PER_BANK; cell ++) {
 80014cc:	2300      	movs	r3, #0
 80014ce:	73bb      	strb	r3, [r7, #14]
 80014d0:	e01d      	b.n	800150e <validate_voltages+0x5e>
			float voltage = FEB_ACC.banks[bank].cells[cell].voltage_V;
 80014d2:	7bf9      	ldrb	r1, [r7, #15]
 80014d4:	7bba      	ldrb	r2, [r7, #14]
 80014d6:	4815      	ldr	r0, [pc, #84]	@ (800152c <validate_voltages+0x7c>)
 80014d8:	4613      	mov	r3, r2
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	4413      	add	r3, r2
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 80014e4:	fb01 f202 	mul.w	r2, r1, r2
 80014e8:	4413      	add	r3, r2
 80014ea:	4403      	add	r3, r0
 80014ec:	3388      	adds	r3, #136	@ 0x88
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	607b      	str	r3, [r7, #4]
			if (voltage > vMax || voltage < vMin) {
 80014f2:	89bb      	ldrh	r3, [r7, #12]
 80014f4:	ee07 3a90 	vmov	s15, r3
 80014f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014fc:	ed97 7a01 	vldr	s14, [r7, #4]
 8001500:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		for (uint8_t cell = 0; cell < FEB_NUM_CELLS_PER_BANK; cell ++) {
 8001508:	7bbb      	ldrb	r3, [r7, #14]
 800150a:	3301      	adds	r3, #1
 800150c:	73bb      	strb	r3, [r7, #14]
 800150e:	7bbb      	ldrb	r3, [r7, #14]
 8001510:	2b0f      	cmp	r3, #15
 8001512:	d9de      	bls.n	80014d2 <validate_voltages+0x22>
	for (uint8_t bank = 0; bank < FEB_NUM_BANKS; bank ++) {
 8001514:	7bfb      	ldrb	r3, [r7, #15]
 8001516:	3301      	adds	r3, #1
 8001518:	73fb      	strb	r3, [r7, #15]
 800151a:	7bfb      	ldrb	r3, [r7, #15]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d0d5      	beq.n	80014cc <validate_voltages+0x1c>
				//FEB_SM_Transition(FEB_SM_ST_FAULT_BMS);
			}
		}
	}
}
 8001520:	bf00      	nop
 8001522:	bf00      	nop
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20000308 	.word	0x20000308

08001530 <ADBMS6830B_init_cfg>:

/* Helper function to initialize CFG variables */
void ADBMS6830B_init_cfg(uint8_t total_ic, //Number of ICs in the system
					  cell_asic *ic //A two dimensional array that stores the data
					  )
{
 8001530:	b480      	push	{r7}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	6039      	str	r1, [r7, #0]
 800153a:	71fb      	strb	r3, [r7, #7]
	for (uint8_t current_ic = 0; current_ic<total_ic;current_ic++)
 800153c:	2300      	movs	r3, #0
 800153e:	73fb      	strb	r3, [r7, #15]
 8001540:	e022      	b.n	8001588 <ADBMS6830B_init_cfg+0x58>
	{
		for (int j =0; j<6; j++)
 8001542:	2300      	movs	r3, #0
 8001544:	60bb      	str	r3, [r7, #8]
 8001546:	e019      	b.n	800157c <ADBMS6830B_init_cfg+0x4c>
		{
		  ic[current_ic].configa.tx_data[j] = 0;
 8001548:	7bfb      	ldrb	r3, [r7, #15]
 800154a:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 800154e:	fb02 f303 	mul.w	r3, r2, r3
 8001552:	683a      	ldr	r2, [r7, #0]
 8001554:	441a      	add	r2, r3
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	4413      	add	r3, r2
 800155a:	2200      	movs	r2, #0
 800155c:	701a      	strb	r2, [r3, #0]
          ic[current_ic].configb.tx_data[j] = 0;
 800155e:	7bfb      	ldrb	r3, [r7, #15]
 8001560:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001564:	fb02 f303 	mul.w	r3, r2, r3
 8001568:	683a      	ldr	r2, [r7, #0]
 800156a:	441a      	add	r2, r3
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	4413      	add	r3, r2
 8001570:	330f      	adds	r3, #15
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
		for (int j =0; j<6; j++)
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	3301      	adds	r3, #1
 800157a:	60bb      	str	r3, [r7, #8]
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	2b05      	cmp	r3, #5
 8001580:	dde2      	ble.n	8001548 <ADBMS6830B_init_cfg+0x18>
	for (uint8_t current_ic = 0; current_ic<total_ic;current_ic++)
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	3301      	adds	r3, #1
 8001586:	73fb      	strb	r3, [r7, #15]
 8001588:	7bfa      	ldrb	r2, [r7, #15]
 800158a:	79fb      	ldrb	r3, [r7, #7]
 800158c:	429a      	cmp	r2, r3
 800158e:	d3d8      	bcc.n	8001542 <ADBMS6830B_init_cfg+0x12>
		}
	}
}
 8001590:	bf00      	nop
 8001592:	bf00      	nop
 8001594:	3714      	adds	r7, #20
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr

0800159e <ADBMS6830B_reset_crc_count>:

/* Helper Function to reset PEC counters */
void ADBMS6830B_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
							 cell_asic *ic //A two dimensional array that stores the data
							 )
{
 800159e:	b480      	push	{r7}
 80015a0:	b087      	sub	sp, #28
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	4603      	mov	r3, r0
 80015a6:	6039      	str	r1, [r7, #0]
 80015a8:	71fb      	strb	r3, [r7, #7]
	for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80015aa:	2300      	movs	r3, #0
 80015ac:	617b      	str	r3, [r7, #20]
 80015ae:	e058      	b.n	8001662 <ADBMS6830B_reset_crc_count+0xc4>
	{
		ic[current_ic].crc_count.pec_count = 0;
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80015b6:	fb02 f303 	mul.w	r3, r2, r3
 80015ba:	683a      	ldr	r2, [r7, #0]
 80015bc:	4413      	add	r3, r2
 80015be:	2200      	movs	r2, #0
 80015c0:	f8a3 20e6 	strh.w	r2, [r3, #230]	@ 0xe6
		ic[current_ic].crc_count.cfgr_pec = 0;
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80015ca:	fb02 f303 	mul.w	r3, r2, r3
 80015ce:	683a      	ldr	r2, [r7, #0]
 80015d0:	4413      	add	r3, r2
 80015d2:	2200      	movs	r2, #0
 80015d4:	f8a3 20e8 	strh.w	r2, [r3, #232]	@ 0xe8
		for (int i=0; i<6; i++)
 80015d8:	2300      	movs	r3, #0
 80015da:	613b      	str	r3, [r7, #16]
 80015dc:	e00f      	b.n	80015fe <ADBMS6830B_reset_crc_count+0x60>
		{
			ic[current_ic].crc_count.cell_pec[i]=0;
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80015e4:	fb02 f303 	mul.w	r3, r2, r3
 80015e8:	683a      	ldr	r2, [r7, #0]
 80015ea:	441a      	add	r2, r3
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	3370      	adds	r3, #112	@ 0x70
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	4413      	add	r3, r2
 80015f4:	2200      	movs	r2, #0
 80015f6:	815a      	strh	r2, [r3, #10]
		for (int i=0; i<6; i++)
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	3301      	adds	r3, #1
 80015fc:	613b      	str	r3, [r7, #16]
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	2b05      	cmp	r3, #5
 8001602:	ddec      	ble.n	80015de <ADBMS6830B_reset_crc_count+0x40>

		}
		for (int i=0; i<4; i++)
 8001604:	2300      	movs	r3, #0
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	e00f      	b.n	800162a <ADBMS6830B_reset_crc_count+0x8c>
		{
			ic[current_ic].crc_count.aux_pec[i]=0;
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001610:	fb02 f303 	mul.w	r3, r2, r3
 8001614:	683a      	ldr	r2, [r7, #0]
 8001616:	441a      	add	r2, r3
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	3378      	adds	r3, #120	@ 0x78
 800161c:	005b      	lsls	r3, r3, #1
 800161e:	4413      	add	r3, r2
 8001620:	2200      	movs	r2, #0
 8001622:	80da      	strh	r2, [r3, #6]
		for (int i=0; i<4; i++)
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	3301      	adds	r3, #1
 8001628:	60fb      	str	r3, [r7, #12]
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	2b03      	cmp	r3, #3
 800162e:	ddec      	ble.n	800160a <ADBMS6830B_reset_crc_count+0x6c>
		}
		for (int i=0; i<2; i++)
 8001630:	2300      	movs	r3, #0
 8001632:	60bb      	str	r3, [r7, #8]
 8001634:	e00f      	b.n	8001656 <ADBMS6830B_reset_crc_count+0xb8>
		{
			ic[current_ic].crc_count.stat_pec[i]=0;
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 800163c:	fb02 f303 	mul.w	r3, r2, r3
 8001640:	683a      	ldr	r2, [r7, #0]
 8001642:	441a      	add	r2, r3
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	337c      	adds	r3, #124	@ 0x7c
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	4413      	add	r3, r2
 800164c:	2200      	movs	r2, #0
 800164e:	80da      	strh	r2, [r3, #6]
		for (int i=0; i<2; i++)
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	3301      	adds	r3, #1
 8001654:	60bb      	str	r3, [r7, #8]
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	2b01      	cmp	r3, #1
 800165a:	ddec      	ble.n	8001636 <ADBMS6830B_reset_crc_count+0x98>
	for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	3301      	adds	r3, #1
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	79fb      	ldrb	r3, [r7, #7]
 8001664:	697a      	ldr	r2, [r7, #20]
 8001666:	429a      	cmp	r2, r3
 8001668:	dba2      	blt.n	80015b0 <ADBMS6830B_reset_crc_count+0x12>
		}
	}
}
 800166a:	bf00      	nop
 800166c:	bf00      	nop
 800166e:	371c      	adds	r7, #28
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr

08001678 <ADBMS6830B_set_cfgr>:
					 bool dcc[12], // The DCC bits
					 bool dcto[4], // The Dcto bits
					 uint16_t uv, // The UV value
					 uint16_t  ov // The OV value
					 )
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	60b9      	str	r1, [r7, #8]
 8001680:	607b      	str	r3, [r7, #4]
 8001682:	4603      	mov	r3, r0
 8001684:	73fb      	strb	r3, [r7, #15]
 8001686:	4613      	mov	r3, r2
 8001688:	73bb      	strb	r3, [r7, #14]
	ADBMS6830B_set_cfgr_refon(nIC,ic,refon);
 800168a:	7bba      	ldrb	r2, [r7, #14]
 800168c:	7bfb      	ldrb	r3, [r7, #15]
 800168e:	68b9      	ldr	r1, [r7, #8]
 8001690:	4618      	mov	r0, r3
 8001692:	f000 f837 	bl	8001704 <ADBMS6830B_set_cfgr_refon>
	ADBMS6830B_set_cfgr_cth(nIC,ic,cth);
 8001696:	7bfb      	ldrb	r3, [r7, #15]
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	68b9      	ldr	r1, [r7, #8]
 800169c:	4618      	mov	r0, r3
 800169e:	f000 f880 	bl	80017a2 <ADBMS6830B_set_cfgr_cth>
	ADBMS6830B_set_cfgr_gpio(nIC,ic,gpio);
 80016a2:	7bfb      	ldrb	r3, [r7, #15]
 80016a4:	69ba      	ldr	r2, [r7, #24]
 80016a6:	68b9      	ldr	r1, [r7, #8]
 80016a8:	4618      	mov	r0, r3
 80016aa:	f000 f8cc 	bl	8001846 <ADBMS6830B_set_cfgr_gpio>
	ADBMS6830B_set_cfgr_dis(nIC,ic,dcc);
 80016ae:	7bfb      	ldrb	r3, [r7, #15]
 80016b0:	69fa      	ldr	r2, [r7, #28]
 80016b2:	68b9      	ldr	r1, [r7, #8]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f000 f95d 	bl	8001974 <ADBMS6830B_set_cfgr_dis>
	ADBMS6830B_set_cfgr_dcto(nIC,ic,dcto);
 80016ba:	7bfb      	ldrb	r3, [r7, #15]
 80016bc:	6a3a      	ldr	r2, [r7, #32]
 80016be:	68b9      	ldr	r1, [r7, #8]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f000 f9ee 	bl	8001aa2 <ADBMS6830B_set_cfgr_dcto>
	ADBMS6830B_set_cfgr_uv(nIC, ic, uv);
 80016c6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80016c8:	7bfb      	ldrb	r3, [r7, #15]
 80016ca:	68b9      	ldr	r1, [r7, #8]
 80016cc:	4618      	mov	r0, r3
 80016ce:	f000 fa3a 	bl	8001b46 <ADBMS6830B_set_cfgr_uv>
	ADBMS6830B_set_cfgr_ov(nIC, ic, ov);
 80016d2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	68b9      	ldr	r1, [r7, #8]
 80016d8:	4618      	mov	r0, r3
 80016da:	f000 fa7f 	bl	8001bdc <ADBMS6830B_set_cfgr_ov>
	ADBMS6830B_set_cfgr_flags(nIC, ic, 255);
 80016de:	7bfb      	ldrb	r3, [r7, #15]
 80016e0:	22ff      	movs	r2, #255	@ 0xff
 80016e2:	68b9      	ldr	r1, [r7, #8]
 80016e4:	4618      	mov	r0, r3
 80016e6:	f000 f845 	bl	8001774 <ADBMS6830B_set_cfgr_flags>
	ic[nIC].configa.tx_data[2] = 0;
 80016ea:	7bfb      	ldrb	r3, [r7, #15]
 80016ec:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80016f0:	fb02 f303 	mul.w	r3, r2, r3
 80016f4:	68ba      	ldr	r2, [r7, #8]
 80016f6:	4413      	add	r3, r2
 80016f8:	2200      	movs	r2, #0
 80016fa:	709a      	strb	r2, [r3, #2]
}
 80016fc:	bf00      	nop
 80016fe:	3710      	adds	r7, #16
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <ADBMS6830B_set_cfgr_refon>:

/* Helper function to set the REFON bit */
void ADBMS6830B_set_cfgr_refon(uint8_t nIC, cell_asic *ic, bool refon)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	6039      	str	r1, [r7, #0]
 800170e:	71fb      	strb	r3, [r7, #7]
 8001710:	4613      	mov	r3, r2
 8001712:	71bb      	strb	r3, [r7, #6]
	if (refon) ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0]|0x80;
 8001714:	79bb      	ldrb	r3, [r7, #6]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d013      	beq.n	8001742 <ADBMS6830B_set_cfgr_refon+0x3e>
 800171a:	79fb      	ldrb	r3, [r7, #7]
 800171c:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001720:	fb02 f303 	mul.w	r3, r2, r3
 8001724:	683a      	ldr	r2, [r7, #0]
 8001726:	4413      	add	r3, r2
 8001728:	781a      	ldrb	r2, [r3, #0]
 800172a:	79fb      	ldrb	r3, [r7, #7]
 800172c:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8001730:	fb01 f303 	mul.w	r3, r1, r3
 8001734:	6839      	ldr	r1, [r7, #0]
 8001736:	440b      	add	r3, r1
 8001738:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800173c:	b2d2      	uxtb	r2, r2
 800173e:	701a      	strb	r2, [r3, #0]
	else ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0]&0x7F;
}
 8001740:	e012      	b.n	8001768 <ADBMS6830B_set_cfgr_refon+0x64>
	else ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0]&0x7F;
 8001742:	79fb      	ldrb	r3, [r7, #7]
 8001744:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001748:	fb02 f303 	mul.w	r3, r2, r3
 800174c:	683a      	ldr	r2, [r7, #0]
 800174e:	4413      	add	r3, r2
 8001750:	781a      	ldrb	r2, [r3, #0]
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8001758:	fb01 f303 	mul.w	r3, r1, r3
 800175c:	6839      	ldr	r1, [r7, #0]
 800175e:	440b      	add	r3, r1
 8001760:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001764:	b2d2      	uxtb	r2, r2
 8001766:	701a      	strb	r2, [r3, #0]
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr

08001774 <ADBMS6830B_set_cfgr_flags>:

void ADBMS6830B_set_cfgr_flags(uint8_t nIC, cell_asic *ic, uint8_t flags)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	6039      	str	r1, [r7, #0]
 800177e:	71fb      	strb	r3, [r7, #7]
 8001780:	4613      	mov	r3, r2
 8001782:	71bb      	strb	r3, [r7, #6]
	ic[nIC].configa.tx_data[1] = flags;
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 800178a:	fb02 f303 	mul.w	r3, r2, r3
 800178e:	683a      	ldr	r2, [r7, #0]
 8001790:	4413      	add	r3, r2
 8001792:	79ba      	ldrb	r2, [r7, #6]
 8001794:	705a      	strb	r2, [r3, #1]
}
 8001796:	bf00      	nop
 8001798:	370c      	adds	r7, #12
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr

080017a2 <ADBMS6830B_set_cfgr_cth>:

/* Helper function to set CTH bits */
void ADBMS6830B_set_cfgr_cth(uint8_t nIC, cell_asic *ic, bool cth[3])
{
 80017a2:	b480      	push	{r7}
 80017a4:	b087      	sub	sp, #28
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	4603      	mov	r3, r0
 80017aa:	60b9      	str	r1, [r7, #8]
 80017ac:	607a      	str	r2, [r7, #4]
 80017ae:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < 3; i++) {
 80017b0:	2300      	movs	r3, #0
 80017b2:	617b      	str	r3, [r7, #20]
 80017b4:	e03d      	b.n	8001832 <ADBMS6830B_set_cfgr_cth+0x90>
        if (cth[i]) {
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	4413      	add	r3, r2
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d019      	beq.n	80017f6 <ADBMS6830B_set_cfgr_cth+0x54>
            ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0] | (0b01 << i);
 80017c2:	7bfb      	ldrb	r3, [r7, #15]
 80017c4:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80017c8:	fb02 f303 	mul.w	r3, r2, r3
 80017cc:	68ba      	ldr	r2, [r7, #8]
 80017ce:	4413      	add	r3, r2
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	b25a      	sxtb	r2, r3
 80017d4:	2101      	movs	r1, #1
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	fa01 f303 	lsl.w	r3, r1, r3
 80017dc:	b25b      	sxtb	r3, r3
 80017de:	4313      	orrs	r3, r2
 80017e0:	b259      	sxtb	r1, r3
 80017e2:	7bfb      	ldrb	r3, [r7, #15]
 80017e4:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80017e8:	fb02 f303 	mul.w	r3, r2, r3
 80017ec:	68ba      	ldr	r2, [r7, #8]
 80017ee:	4413      	add	r3, r2
 80017f0:	b2ca      	uxtb	r2, r1
 80017f2:	701a      	strb	r2, [r3, #0]
 80017f4:	e01a      	b.n	800182c <ADBMS6830B_set_cfgr_cth+0x8a>
        } else {
            ic[nIC].configa.tx_data[0] = ic[nIC].configa.tx_data[0] & ~(0b01 << i);
 80017f6:	7bfb      	ldrb	r3, [r7, #15]
 80017f8:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80017fc:	fb02 f303 	mul.w	r3, r2, r3
 8001800:	68ba      	ldr	r2, [r7, #8]
 8001802:	4413      	add	r3, r2
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	b25a      	sxtb	r2, r3
 8001808:	2101      	movs	r1, #1
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	fa01 f303 	lsl.w	r3, r1, r3
 8001810:	b25b      	sxtb	r3, r3
 8001812:	43db      	mvns	r3, r3
 8001814:	b25b      	sxtb	r3, r3
 8001816:	4013      	ands	r3, r2
 8001818:	b259      	sxtb	r1, r3
 800181a:	7bfb      	ldrb	r3, [r7, #15]
 800181c:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001820:	fb02 f303 	mul.w	r3, r2, r3
 8001824:	68ba      	ldr	r2, [r7, #8]
 8001826:	4413      	add	r3, r2
 8001828:	b2ca      	uxtb	r2, r1
 800182a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; i++) {
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	3301      	adds	r3, #1
 8001830:	617b      	str	r3, [r7, #20]
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	2b02      	cmp	r3, #2
 8001836:	ddbe      	ble.n	80017b6 <ADBMS6830B_set_cfgr_cth+0x14>
        }
    }
}
 8001838:	bf00      	nop
 800183a:	bf00      	nop
 800183c:	371c      	adds	r7, #28
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <ADBMS6830B_set_cfgr_gpio>:

/* Helper function to set GPIO bits */
void ADBMS6830B_set_cfgr_gpio(uint8_t nIC, cell_asic *ic,bool gpio[10])
{
 8001846:	b480      	push	{r7}
 8001848:	b087      	sub	sp, #28
 800184a:	af00      	add	r7, sp, #0
 800184c:	4603      	mov	r3, r0
 800184e:	60b9      	str	r1, [r7, #8]
 8001850:	607a      	str	r2, [r7, #4]
 8001852:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < 8; i++) {
 8001854:	2300      	movs	r3, #0
 8001856:	617b      	str	r3, [r7, #20]
 8001858:	e03d      	b.n	80018d6 <ADBMS6830B_set_cfgr_gpio+0x90>
		if (gpio[i]) {
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	4413      	add	r3, r2
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d019      	beq.n	800189a <ADBMS6830B_set_cfgr_gpio+0x54>
            ic[nIC].configa.tx_data[3] = ic[nIC].configa.tx_data[3] | (0b01 << i);
 8001866:	7bfb      	ldrb	r3, [r7, #15]
 8001868:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 800186c:	fb02 f303 	mul.w	r3, r2, r3
 8001870:	68ba      	ldr	r2, [r7, #8]
 8001872:	4413      	add	r3, r2
 8001874:	78db      	ldrb	r3, [r3, #3]
 8001876:	b25a      	sxtb	r2, r3
 8001878:	2101      	movs	r1, #1
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	fa01 f303 	lsl.w	r3, r1, r3
 8001880:	b25b      	sxtb	r3, r3
 8001882:	4313      	orrs	r3, r2
 8001884:	b259      	sxtb	r1, r3
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 800188c:	fb02 f303 	mul.w	r3, r2, r3
 8001890:	68ba      	ldr	r2, [r7, #8]
 8001892:	4413      	add	r3, r2
 8001894:	b2ca      	uxtb	r2, r1
 8001896:	70da      	strb	r2, [r3, #3]
 8001898:	e01a      	b.n	80018d0 <ADBMS6830B_set_cfgr_gpio+0x8a>
        } else {
             ic[nIC].configa.tx_data[3] = ic[nIC].configa.tx_data[3] & ~(0b01 << i);
 800189a:	7bfb      	ldrb	r3, [r7, #15]
 800189c:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80018a0:	fb02 f303 	mul.w	r3, r2, r3
 80018a4:	68ba      	ldr	r2, [r7, #8]
 80018a6:	4413      	add	r3, r2
 80018a8:	78db      	ldrb	r3, [r3, #3]
 80018aa:	b25a      	sxtb	r2, r3
 80018ac:	2101      	movs	r1, #1
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	fa01 f303 	lsl.w	r3, r1, r3
 80018b4:	b25b      	sxtb	r3, r3
 80018b6:	43db      	mvns	r3, r3
 80018b8:	b25b      	sxtb	r3, r3
 80018ba:	4013      	ands	r3, r2
 80018bc:	b259      	sxtb	r1, r3
 80018be:	7bfb      	ldrb	r3, [r7, #15]
 80018c0:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80018c4:	fb02 f303 	mul.w	r3, r2, r3
 80018c8:	68ba      	ldr	r2, [r7, #8]
 80018ca:	4413      	add	r3, r2
 80018cc:	b2ca      	uxtb	r2, r1
 80018ce:	70da      	strb	r2, [r3, #3]
	for (int i = 0; i < 8; i++) {
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	3301      	adds	r3, #1
 80018d4:	617b      	str	r3, [r7, #20]
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	2b07      	cmp	r3, #7
 80018da:	ddbe      	ble.n	800185a <ADBMS6830B_set_cfgr_gpio+0x14>
        }
	}

    for (int i = 0; i < 2; i++) {
 80018dc:	2300      	movs	r3, #0
 80018de:	613b      	str	r3, [r7, #16]
 80018e0:	e03e      	b.n	8001960 <ADBMS6830B_set_cfgr_gpio+0x11a>
        if (gpio[i + 8]) {
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	3308      	adds	r3, #8
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d019      	beq.n	8001924 <ADBMS6830B_set_cfgr_gpio+0xde>
            ic[nIC].configa.tx_data[4] = ic[nIC].configa.tx_data[4] | (0b01 << i);
 80018f0:	7bfb      	ldrb	r3, [r7, #15]
 80018f2:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80018f6:	fb02 f303 	mul.w	r3, r2, r3
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	4413      	add	r3, r2
 80018fe:	791b      	ldrb	r3, [r3, #4]
 8001900:	b25a      	sxtb	r2, r3
 8001902:	2101      	movs	r1, #1
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	fa01 f303 	lsl.w	r3, r1, r3
 800190a:	b25b      	sxtb	r3, r3
 800190c:	4313      	orrs	r3, r2
 800190e:	b259      	sxtb	r1, r3
 8001910:	7bfb      	ldrb	r3, [r7, #15]
 8001912:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001916:	fb02 f303 	mul.w	r3, r2, r3
 800191a:	68ba      	ldr	r2, [r7, #8]
 800191c:	4413      	add	r3, r2
 800191e:	b2ca      	uxtb	r2, r1
 8001920:	711a      	strb	r2, [r3, #4]
 8001922:	e01a      	b.n	800195a <ADBMS6830B_set_cfgr_gpio+0x114>
        } else {
             ic[nIC].configa.tx_data[4] = ic[nIC].configa.tx_data[4] & ~(0b01 << i);
 8001924:	7bfb      	ldrb	r3, [r7, #15]
 8001926:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 800192a:	fb02 f303 	mul.w	r3, r2, r3
 800192e:	68ba      	ldr	r2, [r7, #8]
 8001930:	4413      	add	r3, r2
 8001932:	791b      	ldrb	r3, [r3, #4]
 8001934:	b25a      	sxtb	r2, r3
 8001936:	2101      	movs	r1, #1
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	fa01 f303 	lsl.w	r3, r1, r3
 800193e:	b25b      	sxtb	r3, r3
 8001940:	43db      	mvns	r3, r3
 8001942:	b25b      	sxtb	r3, r3
 8001944:	4013      	ands	r3, r2
 8001946:	b259      	sxtb	r1, r3
 8001948:	7bfb      	ldrb	r3, [r7, #15]
 800194a:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 800194e:	fb02 f303 	mul.w	r3, r2, r3
 8001952:	68ba      	ldr	r2, [r7, #8]
 8001954:	4413      	add	r3, r2
 8001956:	b2ca      	uxtb	r2, r1
 8001958:	711a      	strb	r2, [r3, #4]
    for (int i = 0; i < 2; i++) {
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	3301      	adds	r3, #1
 800195e:	613b      	str	r3, [r7, #16]
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	2b01      	cmp	r3, #1
 8001964:	ddbd      	ble.n	80018e2 <ADBMS6830B_set_cfgr_gpio+0x9c>
        }
    }
}
 8001966:	bf00      	nop
 8001968:	bf00      	nop
 800196a:	371c      	adds	r7, #28
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <ADBMS6830B_set_cfgr_dis>:

/* Helper function to control discharge */
void ADBMS6830B_set_cfgr_dis(uint8_t nIC, cell_asic *ic, bool dcc[12])
{
 8001974:	b480      	push	{r7}
 8001976:	b087      	sub	sp, #28
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	607a      	str	r2, [r7, #4]
 8001980:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < 8; i++) {
 8001982:	2300      	movs	r3, #0
 8001984:	617b      	str	r3, [r7, #20]
 8001986:	e03d      	b.n	8001a04 <ADBMS6830B_set_cfgr_dis+0x90>
		if (dcc[i]) {
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	4413      	add	r3, r2
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d019      	beq.n	80019c8 <ADBMS6830B_set_cfgr_dis+0x54>
            ic[nIC].configb.tx_data[4] = ic[nIC].configb.tx_data[4] | (0b01 << i);
 8001994:	7bfb      	ldrb	r3, [r7, #15]
 8001996:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 800199a:	fb02 f303 	mul.w	r3, r2, r3
 800199e:	68ba      	ldr	r2, [r7, #8]
 80019a0:	4413      	add	r3, r2
 80019a2:	7cdb      	ldrb	r3, [r3, #19]
 80019a4:	b25a      	sxtb	r2, r3
 80019a6:	2101      	movs	r1, #1
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	fa01 f303 	lsl.w	r3, r1, r3
 80019ae:	b25b      	sxtb	r3, r3
 80019b0:	4313      	orrs	r3, r2
 80019b2:	b259      	sxtb	r1, r3
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
 80019b6:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80019ba:	fb02 f303 	mul.w	r3, r2, r3
 80019be:	68ba      	ldr	r2, [r7, #8]
 80019c0:	4413      	add	r3, r2
 80019c2:	b2ca      	uxtb	r2, r1
 80019c4:	74da      	strb	r2, [r3, #19]
 80019c6:	e01a      	b.n	80019fe <ADBMS6830B_set_cfgr_dis+0x8a>
        } else {
             ic[nIC].configb.tx_data[4] = ic[nIC].configb.tx_data[4] & ~(0b01 << i);
 80019c8:	7bfb      	ldrb	r3, [r7, #15]
 80019ca:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80019ce:	fb02 f303 	mul.w	r3, r2, r3
 80019d2:	68ba      	ldr	r2, [r7, #8]
 80019d4:	4413      	add	r3, r2
 80019d6:	7cdb      	ldrb	r3, [r3, #19]
 80019d8:	b25a      	sxtb	r2, r3
 80019da:	2101      	movs	r1, #1
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	fa01 f303 	lsl.w	r3, r1, r3
 80019e2:	b25b      	sxtb	r3, r3
 80019e4:	43db      	mvns	r3, r3
 80019e6:	b25b      	sxtb	r3, r3
 80019e8:	4013      	ands	r3, r2
 80019ea:	b259      	sxtb	r1, r3
 80019ec:	7bfb      	ldrb	r3, [r7, #15]
 80019ee:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 80019f2:	fb02 f303 	mul.w	r3, r2, r3
 80019f6:	68ba      	ldr	r2, [r7, #8]
 80019f8:	4413      	add	r3, r2
 80019fa:	b2ca      	uxtb	r2, r1
 80019fc:	74da      	strb	r2, [r3, #19]
	for (int i = 0; i < 8; i++) {
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	3301      	adds	r3, #1
 8001a02:	617b      	str	r3, [r7, #20]
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	2b07      	cmp	r3, #7
 8001a08:	ddbe      	ble.n	8001988 <ADBMS6830B_set_cfgr_dis+0x14>
        }
	}

    for (int i = 0; i < 8; i++) {
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	613b      	str	r3, [r7, #16]
 8001a0e:	e03e      	b.n	8001a8e <ADBMS6830B_set_cfgr_dis+0x11a>
        if (dcc[i + 8]) {
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	3308      	adds	r3, #8
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	4413      	add	r3, r2
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d019      	beq.n	8001a52 <ADBMS6830B_set_cfgr_dis+0xde>
            ic[nIC].configb.tx_data[5] = ic[nIC].configb.tx_data[5] | (0b01 << i);
 8001a1e:	7bfb      	ldrb	r3, [r7, #15]
 8001a20:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001a24:	fb02 f303 	mul.w	r3, r2, r3
 8001a28:	68ba      	ldr	r2, [r7, #8]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	7d1b      	ldrb	r3, [r3, #20]
 8001a2e:	b25a      	sxtb	r2, r3
 8001a30:	2101      	movs	r1, #1
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	fa01 f303 	lsl.w	r3, r1, r3
 8001a38:	b25b      	sxtb	r3, r3
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	b259      	sxtb	r1, r3
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
 8001a40:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001a44:	fb02 f303 	mul.w	r3, r2, r3
 8001a48:	68ba      	ldr	r2, [r7, #8]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	b2ca      	uxtb	r2, r1
 8001a4e:	751a      	strb	r2, [r3, #20]
 8001a50:	e01a      	b.n	8001a88 <ADBMS6830B_set_cfgr_dis+0x114>
        } else {
             ic[nIC].configb.tx_data[5] = ic[nIC].configb.tx_data[5] & ~(0b01 << i);
 8001a52:	7bfb      	ldrb	r3, [r7, #15]
 8001a54:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001a58:	fb02 f303 	mul.w	r3, r2, r3
 8001a5c:	68ba      	ldr	r2, [r7, #8]
 8001a5e:	4413      	add	r3, r2
 8001a60:	7d1b      	ldrb	r3, [r3, #20]
 8001a62:	b25a      	sxtb	r2, r3
 8001a64:	2101      	movs	r1, #1
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	fa01 f303 	lsl.w	r3, r1, r3
 8001a6c:	b25b      	sxtb	r3, r3
 8001a6e:	43db      	mvns	r3, r3
 8001a70:	b25b      	sxtb	r3, r3
 8001a72:	4013      	ands	r3, r2
 8001a74:	b259      	sxtb	r1, r3
 8001a76:	7bfb      	ldrb	r3, [r7, #15]
 8001a78:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001a7c:	fb02 f303 	mul.w	r3, r2, r3
 8001a80:	68ba      	ldr	r2, [r7, #8]
 8001a82:	4413      	add	r3, r2
 8001a84:	b2ca      	uxtb	r2, r1
 8001a86:	751a      	strb	r2, [r3, #20]
    for (int i = 0; i < 8; i++) {
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	613b      	str	r3, [r7, #16]
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	2b07      	cmp	r3, #7
 8001a92:	ddbd      	ble.n	8001a10 <ADBMS6830B_set_cfgr_dis+0x9c>
        }
    }
}
 8001a94:	bf00      	nop
 8001a96:	bf00      	nop
 8001a98:	371c      	adds	r7, #28
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr

08001aa2 <ADBMS6830B_set_cfgr_dcto>:

/* Helper function to control discharge time value */
void ADBMS6830B_set_cfgr_dcto(uint8_t nIC, cell_asic *ic, bool dcto[5])
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	b087      	sub	sp, #28
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	60b9      	str	r1, [r7, #8]
 8001aac:	607a      	str	r2, [r7, #4]
 8001aae:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < 5; i++) {
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]
 8001ab4:	e03d      	b.n	8001b32 <ADBMS6830B_set_cfgr_dcto+0x90>
		if (dcto[i]) {
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	4413      	add	r3, r2
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d019      	beq.n	8001af6 <ADBMS6830B_set_cfgr_dcto+0x54>
            ic[nIC].configb.tx_data[3] = ic[nIC].configb.tx_data[3] | (0b01 << i);
 8001ac2:	7bfb      	ldrb	r3, [r7, #15]
 8001ac4:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001ac8:	fb02 f303 	mul.w	r3, r2, r3
 8001acc:	68ba      	ldr	r2, [r7, #8]
 8001ace:	4413      	add	r3, r2
 8001ad0:	7c9b      	ldrb	r3, [r3, #18]
 8001ad2:	b25a      	sxtb	r2, r3
 8001ad4:	2101      	movs	r1, #1
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8001adc:	b25b      	sxtb	r3, r3
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	b259      	sxtb	r1, r3
 8001ae2:	7bfb      	ldrb	r3, [r7, #15]
 8001ae4:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001ae8:	fb02 f303 	mul.w	r3, r2, r3
 8001aec:	68ba      	ldr	r2, [r7, #8]
 8001aee:	4413      	add	r3, r2
 8001af0:	b2ca      	uxtb	r2, r1
 8001af2:	749a      	strb	r2, [r3, #18]
 8001af4:	e01a      	b.n	8001b2c <ADBMS6830B_set_cfgr_dcto+0x8a>
        } else {
             ic[nIC].configb.tx_data[3] = ic[nIC].configb.tx_data[3] & ~(0b01 << i);
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
 8001af8:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001afc:	fb02 f303 	mul.w	r3, r2, r3
 8001b00:	68ba      	ldr	r2, [r7, #8]
 8001b02:	4413      	add	r3, r2
 8001b04:	7c9b      	ldrb	r3, [r3, #18]
 8001b06:	b25a      	sxtb	r2, r3
 8001b08:	2101      	movs	r1, #1
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b10:	b25b      	sxtb	r3, r3
 8001b12:	43db      	mvns	r3, r3
 8001b14:	b25b      	sxtb	r3, r3
 8001b16:	4013      	ands	r3, r2
 8001b18:	b259      	sxtb	r1, r3
 8001b1a:	7bfb      	ldrb	r3, [r7, #15]
 8001b1c:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001b20:	fb02 f303 	mul.w	r3, r2, r3
 8001b24:	68ba      	ldr	r2, [r7, #8]
 8001b26:	4413      	add	r3, r2
 8001b28:	b2ca      	uxtb	r2, r1
 8001b2a:	749a      	strb	r2, [r3, #18]
	for (int i = 0; i < 5; i++) {
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	3301      	adds	r3, #1
 8001b30:	617b      	str	r3, [r7, #20]
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	2b04      	cmp	r3, #4
 8001b36:	ddbe      	ble.n	8001ab6 <ADBMS6830B_set_cfgr_dcto+0x14>
        }
	}
}
 8001b38:	bf00      	nop
 8001b3a:	bf00      	nop
 8001b3c:	371c      	adds	r7, #28
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <ADBMS6830B_set_cfgr_uv>:

/* Helper Function to set UV value in CFG register */
void ADBMS6830B_set_cfgr_uv(uint8_t nIC, cell_asic *ic, uint16_t uv)
{
 8001b46:	b480      	push	{r7}
 8001b48:	b085      	sub	sp, #20
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	6039      	str	r1, [r7, #0]
 8001b50:	71fb      	strb	r3, [r7, #7]
 8001b52:	4613      	mov	r3, r2
 8001b54:	80bb      	strh	r3, [r7, #4]
	uint16_t tmp = (uv / 16) - 1;
 8001b56:	88bb      	ldrh	r3, [r7, #4]
 8001b58:	091b      	lsrs	r3, r3, #4
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	81fb      	strh	r3, [r7, #14]
	ic[nIC].configb.tx_data[0] = 0x00FF & tmp;
 8001b60:	79fb      	ldrb	r3, [r7, #7]
 8001b62:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001b66:	fb02 f303 	mul.w	r3, r2, r3
 8001b6a:	683a      	ldr	r2, [r7, #0]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	89fa      	ldrh	r2, [r7, #14]
 8001b70:	b2d2      	uxtb	r2, r2
 8001b72:	73da      	strb	r2, [r3, #15]
	ic[nIC].configb.tx_data[1] = ic[nIC].configb.tx_data[1] & 0xF0;
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001b7a:	fb02 f303 	mul.w	r3, r2, r3
 8001b7e:	683a      	ldr	r2, [r7, #0]
 8001b80:	4413      	add	r3, r2
 8001b82:	7c1a      	ldrb	r2, [r3, #16]
 8001b84:	79fb      	ldrb	r3, [r7, #7]
 8001b86:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8001b8a:	fb01 f303 	mul.w	r3, r1, r3
 8001b8e:	6839      	ldr	r1, [r7, #0]
 8001b90:	440b      	add	r3, r1
 8001b92:	f022 020f 	bic.w	r2, r2, #15
 8001b96:	b2d2      	uxtb	r2, r2
 8001b98:	741a      	strb	r2, [r3, #16]
	ic[nIC].configb.tx_data[1] = ic[nIC].configb.tx_data[1] | ((0x0F00 & tmp) >> 8);
 8001b9a:	79fb      	ldrb	r3, [r7, #7]
 8001b9c:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001ba0:	fb02 f303 	mul.w	r3, r2, r3
 8001ba4:	683a      	ldr	r2, [r7, #0]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	7c1b      	ldrb	r3, [r3, #16]
 8001baa:	b25a      	sxtb	r2, r3
 8001bac:	89fb      	ldrh	r3, [r7, #14]
 8001bae:	0a1b      	lsrs	r3, r3, #8
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	b25b      	sxtb	r3, r3
 8001bb4:	f003 030f 	and.w	r3, r3, #15
 8001bb8:	b25b      	sxtb	r3, r3
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	b259      	sxtb	r1, r3
 8001bbe:	79fb      	ldrb	r3, [r7, #7]
 8001bc0:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001bc4:	fb02 f303 	mul.w	r3, r2, r3
 8001bc8:	683a      	ldr	r2, [r7, #0]
 8001bca:	4413      	add	r3, r2
 8001bcc:	b2ca      	uxtb	r2, r1
 8001bce:	741a      	strb	r2, [r3, #16]
}
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <ADBMS6830B_set_cfgr_ov>:

/* Helper function to set OV value in CFG register */
void ADBMS6830B_set_cfgr_ov(uint8_t nIC, cell_asic *ic, uint16_t ov)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b085      	sub	sp, #20
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	6039      	str	r1, [r7, #0]
 8001be6:	71fb      	strb	r3, [r7, #7]
 8001be8:	4613      	mov	r3, r2
 8001bea:	80bb      	strh	r3, [r7, #4]
	uint16_t tmp = (ov / 16);
 8001bec:	88bb      	ldrh	r3, [r7, #4]
 8001bee:	091b      	lsrs	r3, r3, #4
 8001bf0:	81fb      	strh	r3, [r7, #14]
	ic[nIC].configb.tx_data[2] = 0x00FF & (tmp >> 4);
 8001bf2:	89fb      	ldrh	r3, [r7, #14]
 8001bf4:	091b      	lsrs	r3, r3, #4
 8001bf6:	b299      	uxth	r1, r3
 8001bf8:	79fb      	ldrb	r3, [r7, #7]
 8001bfa:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001bfe:	fb02 f303 	mul.w	r3, r2, r3
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	4413      	add	r3, r2
 8001c06:	b2ca      	uxtb	r2, r1
 8001c08:	745a      	strb	r2, [r3, #17]
	ic[nIC].configb.tx_data[1] = ic[nIC].configb.tx_data[1] & 0x0F;
 8001c0a:	79fb      	ldrb	r3, [r7, #7]
 8001c0c:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001c10:	fb02 f303 	mul.w	r3, r2, r3
 8001c14:	683a      	ldr	r2, [r7, #0]
 8001c16:	4413      	add	r3, r2
 8001c18:	7c1a      	ldrb	r2, [r3, #16]
 8001c1a:	79fb      	ldrb	r3, [r7, #7]
 8001c1c:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 8001c20:	fb01 f303 	mul.w	r3, r1, r3
 8001c24:	6839      	ldr	r1, [r7, #0]
 8001c26:	440b      	add	r3, r1
 8001c28:	f002 020f 	and.w	r2, r2, #15
 8001c2c:	b2d2      	uxtb	r2, r2
 8001c2e:	741a      	strb	r2, [r3, #16]
	ic[nIC].configb.tx_data[1] = ic[nIC].configb.tx_data[1] | ((0x000F & tmp) << 4);
 8001c30:	79fb      	ldrb	r3, [r7, #7]
 8001c32:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001c36:	fb02 f303 	mul.w	r3, r2, r3
 8001c3a:	683a      	ldr	r2, [r7, #0]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	7c1b      	ldrb	r3, [r3, #16]
 8001c40:	b25a      	sxtb	r2, r3
 8001c42:	89fb      	ldrh	r3, [r7, #14]
 8001c44:	011b      	lsls	r3, r3, #4
 8001c46:	b25b      	sxtb	r3, r3
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	b259      	sxtb	r1, r3
 8001c4c:	79fb      	ldrb	r3, [r7, #7]
 8001c4e:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001c52:	fb02 f303 	mul.w	r3, r2, r3
 8001c56:	683a      	ldr	r2, [r7, #0]
 8001c58:	4413      	add	r3, r2
 8001c5a:	b2ca      	uxtb	r2, r1
 8001c5c:	741a      	strb	r2, [r3, #16]
}
 8001c5e:	bf00      	nop
 8001c60:	3714      	adds	r7, #20
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr

08001c6a <ADBMS6830B_init_reg_limits>:

/* Initialize the Register limits */
void ADBMS6830B_init_reg_limits(uint8_t total_ic, //The number of ICs in the system
							cell_asic *ic  //A two dimensional array where data will be written
							)
{
 8001c6a:	b480      	push	{r7}
 8001c6c:	b085      	sub	sp, #20
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	4603      	mov	r3, r0
 8001c72:	6039      	str	r1, [r7, #0]
 8001c74:	71fb      	strb	r3, [r7, #7]
  for (uint8_t cic = 0; cic < total_ic; cic++) {
 8001c76:	2300      	movs	r3, #0
 8001c78:	73fb      	strb	r3, [r7, #15]
 8001c7a:	e03e      	b.n	8001cfa <ADBMS6830B_init_reg_limits+0x90>
    ic[cic].ic_reg.cell_channels = 20;
 8001c7c:	7bfb      	ldrb	r3, [r7, #15]
 8001c7e:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001c82:	fb02 f303 	mul.w	r3, r2, r3
 8001c86:	683a      	ldr	r2, [r7, #0]
 8001c88:	4413      	add	r3, r2
 8001c8a:	2214      	movs	r2, #20
 8001c8c:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
    ic[cic].ic_reg.stat_channels = 4; //Doesn't matter?
 8001c90:	7bfb      	ldrb	r3, [r7, #15]
 8001c92:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001c96:	fb02 f303 	mul.w	r3, r2, r3
 8001c9a:	683a      	ldr	r2, [r7, #0]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	2204      	movs	r2, #4
 8001ca0:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
    ic[cic].ic_reg.aux_channels = 6; //Doesn't matter?
 8001ca4:	7bfb      	ldrb	r3, [r7, #15]
 8001ca6:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001caa:	fb02 f303 	mul.w	r3, r2, r3
 8001cae:	683a      	ldr	r2, [r7, #0]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	2206      	movs	r2, #6
 8001cb4:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    ic[cic].ic_reg.num_cv_reg = 6;
 8001cb8:	7bfb      	ldrb	r3, [r7, #15]
 8001cba:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001cbe:	fb02 f303 	mul.w	r3, r2, r3
 8001cc2:	683a      	ldr	r2, [r7, #0]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	2206      	movs	r2, #6
 8001cc8:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
    ic[cic].ic_reg.num_gpio_reg = 4;
 8001ccc:	7bfb      	ldrb	r3, [r7, #15]
 8001cce:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001cd2:	fb02 f303 	mul.w	r3, r2, r3
 8001cd6:	683a      	ldr	r2, [r7, #0]
 8001cd8:	4413      	add	r3, r2
 8001cda:	2204      	movs	r2, #4
 8001cdc:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    ic[cic].ic_reg.num_stat_reg = 5;
 8001ce0:	7bfb      	ldrb	r3, [r7, #15]
 8001ce2:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001ce6:	fb02 f303 	mul.w	r3, r2, r3
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	4413      	add	r3, r2
 8001cee:	2205      	movs	r2, #5
 8001cf0:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
  for (uint8_t cic = 0; cic < total_ic; cic++) {
 8001cf4:	7bfb      	ldrb	r3, [r7, #15]
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	73fb      	strb	r3, [r7, #15]
 8001cfa:	7bfa      	ldrb	r2, [r7, #15]
 8001cfc:	79fb      	ldrb	r3, [r7, #7]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d3bc      	bcc.n	8001c7c <ADBMS6830B_init_reg_limits+0x12>
  }
}
 8001d02:	bf00      	nop
 8001d04:	bf00      	nop
 8001d06:	3714      	adds	r7, #20
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <ADBMS6830B_adcv>:
				   uint8_t DCP, //Discharge Permit
				   uint8_t CONT, //Cell Channels to be measured
				   uint8_t RSTF, //Reset Filter
				   uint8_t OW //Open-wire bits
                 )
{
 8001d10:	b590      	push	{r4, r7, lr}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	4604      	mov	r4, r0
 8001d18:	4608      	mov	r0, r1
 8001d1a:	4611      	mov	r1, r2
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	4623      	mov	r3, r4
 8001d20:	71fb      	strb	r3, [r7, #7]
 8001d22:	4603      	mov	r3, r0
 8001d24:	71bb      	strb	r3, [r7, #6]
 8001d26:	460b      	mov	r3, r1
 8001d28:	717b      	strb	r3, [r7, #5]
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	713b      	strb	r3, [r7, #4]
	uint8_t cmd[2];

	cmd[0] = 0x02 + RD;
 8001d2e:	79fb      	ldrb	r3, [r7, #7]
 8001d30:	3302      	adds	r3, #2
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	733b      	strb	r3, [r7, #12]
	cmd[1] = 0x60 | (CONT << 7) | (DCP << 4) | (RSTF << 2) | OW;
 8001d36:	797b      	ldrb	r3, [r7, #5]
 8001d38:	01db      	lsls	r3, r3, #7
 8001d3a:	b25b      	sxtb	r3, r3
 8001d3c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001d40:	b25a      	sxtb	r2, r3
 8001d42:	79bb      	ldrb	r3, [r7, #6]
 8001d44:	011b      	lsls	r3, r3, #4
 8001d46:	b25b      	sxtb	r3, r3
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	b25a      	sxtb	r2, r3
 8001d4c:	793b      	ldrb	r3, [r7, #4]
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	b25b      	sxtb	r3, r3
 8001d52:	4313      	orrs	r3, r2
 8001d54:	b25a      	sxtb	r2, r3
 8001d56:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	b25b      	sxtb	r3, r3
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	737b      	strb	r3, [r7, #13]

	cmd_68(cmd);
 8001d62:	f107 030c 	add.w	r3, r7, #12
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff f970 	bl	800104c <cmd_68>
}
 8001d6c:	bf00      	nop
 8001d6e:	3714      	adds	r7, #20
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd90      	pop	{r4, r7, pc}

08001d74 <ADBMS6830B_rdcv>:
and store the cell voltages in c_codes variable.
*/
uint8_t ADBMS6830B_rdcv(uint8_t total_ic, // The number of ICs in the system
                     	   cell_asic *ic // Array of the parsed cell codes
                    	  )
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b088      	sub	sp, #32
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	6039      	str	r1, [r7, #0]
 8001d7e:	71fb      	strb	r3, [r7, #7]
			} else {
				c_ic = total_ic - curr_ic - 1;
			}
			//pec_error += parse_cells(c_ic, CELL, cell_data, &ic[c_ic].cells.c_codes[0], &ic[c_ic].cells.pec_match[0]);
		}*/
	uint8_t TxSize = 34;
 8001d80:	2322      	movs	r3, #34	@ 0x22
 8001d82:	75fb      	strb	r3, [r7, #23]
	uint8_t*cell_data;
	cell_data=(uint8_t*)malloc(TxSize * total_ic * sizeof(uint8_t));
 8001d84:	7dfb      	ldrb	r3, [r7, #23]
 8001d86:	79fa      	ldrb	r2, [r7, #7]
 8001d88:	fb02 f303 	mul.w	r3, r2, r3
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f003 ff5d 	bl	8005c4c <malloc>
 8001d92:	4603      	mov	r3, r0
 8001d94:	613b      	str	r3, [r7, #16]
	transmitCMDR(RDCVALL,cell_data,34*total_ic);
 8001d96:	79fb      	ldrb	r3, [r7, #7]
 8001d98:	461a      	mov	r2, r3
 8001d9a:	0112      	lsls	r2, r2, #4
 8001d9c:	4413      	add	r3, r2
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	461a      	mov	r2, r3
 8001da4:	6939      	ldr	r1, [r7, #16]
 8001da6:	200c      	movs	r0, #12
 8001da8:	f7ff fa37 	bl	800121a <transmitCMDR>

	for(int bank=0;bank<total_ic;bank++){
 8001dac:	2300      	movs	r3, #0
 8001dae:	61fb      	str	r3, [r7, #28]
 8001db0:	e016      	b.n	8001de0 <ADBMS6830B_rdcv+0x6c>
		memcpy(&(ic[bank].cells.c_codes),cell_data+bank*TxSize,(size_t)34);
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001db8:	fb02 f303 	mul.w	r3, r2, r3
 8001dbc:	683a      	ldr	r2, [r7, #0]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	f103 001e 	add.w	r0, r3, #30
 8001dc4:	7dfb      	ldrb	r3, [r7, #23]
 8001dc6:	69fa      	ldr	r2, [r7, #28]
 8001dc8:	fb02 f303 	mul.w	r3, r2, r3
 8001dcc:	461a      	mov	r2, r3
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	2222      	movs	r2, #34	@ 0x22
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	f004 fdfe 	bl	80069d6 <memcpy>
	for(int bank=0;bank<total_ic;bank++){
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	61fb      	str	r3, [r7, #28]
 8001de0:	79fb      	ldrb	r3, [r7, #7]
 8001de2:	69fa      	ldr	r2, [r7, #28]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	dbe4      	blt.n	8001db2 <ADBMS6830B_rdcv+0x3e>
	}
	int16_t c_data_pec=pec10_calc(32,cell_data);
 8001de8:	6939      	ldr	r1, [r7, #16]
 8001dea:	2020      	movs	r0, #32
 8001dec:	f7ff f8f8 	bl	8000fe0 <pec10_calc>
 8001df0:	4603      	mov	r3, r0
 8001df2:	81fb      	strh	r3, [r7, #14]
	int16_t c_rx_pec=*(uint16_t*)(cell_data+32);
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	3320      	adds	r3, #32
 8001df8:	881b      	ldrh	r3, [r3, #0]
 8001dfa:	81bb      	strh	r3, [r7, #12]

	transmitCMDR(RDSALL,cell_data,34*total_ic);
 8001dfc:	79fb      	ldrb	r3, [r7, #7]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	0112      	lsls	r2, r2, #4
 8001e02:	4413      	add	r3, r2
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	461a      	mov	r2, r3
 8001e0a:	6939      	ldr	r1, [r7, #16]
 8001e0c:	2010      	movs	r0, #16
 8001e0e:	f7ff fa04 	bl	800121a <transmitCMDR>
	for(int bank=0;bank<total_ic;bank++){
 8001e12:	2300      	movs	r3, #0
 8001e14:	61bb      	str	r3, [r7, #24]
 8001e16:	e016      	b.n	8001e46 <ADBMS6830B_rdcv+0xd2>
		memcpy(&(ic[bank].cells.s_codes),cell_data+bank*TxSize,(size_t)34);
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001e1e:	fb02 f303 	mul.w	r3, r2, r3
 8001e22:	683a      	ldr	r2, [r7, #0]
 8001e24:	4413      	add	r3, r2
 8001e26:	f103 0042 	add.w	r0, r3, #66	@ 0x42
 8001e2a:	7dfb      	ldrb	r3, [r7, #23]
 8001e2c:	69ba      	ldr	r2, [r7, #24]
 8001e2e:	fb02 f303 	mul.w	r3, r2, r3
 8001e32:	461a      	mov	r2, r3
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	4413      	add	r3, r2
 8001e38:	2222      	movs	r2, #34	@ 0x22
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	f004 fdcb 	bl	80069d6 <memcpy>
	for(int bank=0;bank<total_ic;bank++){
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	3301      	adds	r3, #1
 8001e44:	61bb      	str	r3, [r7, #24]
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	dbe4      	blt.n	8001e18 <ADBMS6830B_rdcv+0xa4>
	}
	int16_t s_data_pec=pec10_calc(32,cell_data);
 8001e4e:	6939      	ldr	r1, [r7, #16]
 8001e50:	2020      	movs	r0, #32
 8001e52:	f7ff f8c5 	bl	8000fe0 <pec10_calc>
 8001e56:	4603      	mov	r3, r0
 8001e58:	817b      	strh	r3, [r7, #10]
	int16_t s_rx_pec=*(uint16_t*)(cell_data+32);
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	3320      	adds	r3, #32
 8001e5e:	881b      	ldrh	r3, [r3, #0]
 8001e60:	813b      	strh	r3, [r7, #8]
	free(cell_data);
 8001e62:	6938      	ldr	r0, [r7, #16]
 8001e64:	f003 fefa 	bl	8005c5c <free>
	return(c_data_pec!=c_rx_pec||s_data_pec!=s_rx_pec);
 8001e68:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001e6c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d105      	bne.n	8001e80 <ADBMS6830B_rdcv+0x10c>
 8001e74:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001e78:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d001      	beq.n	8001e84 <ADBMS6830B_rdcv+0x110>
 8001e80:	2301      	movs	r3, #1
 8001e82:	e000      	b.n	8001e86 <ADBMS6830B_rdcv+0x112>
 8001e84:	2300      	movs	r3, #0
 8001e86:	b2db      	uxtb	r3, r3
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3720      	adds	r7, #32
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <ADBMS6830B_wrcfga>:
}
/* Write the ADBMS6830B CFGRA */
void ADBMS6830B_wrcfga(uint8_t total_ic, //The number of ICs being written to
                   cell_asic ic[]  // A two dimensional array of the configuration data that will be written
                  )
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b0c4      	sub	sp, #272	@ 0x110
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	4602      	mov	r2, r0
 8001e98:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001e9c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001ea0:	6019      	str	r1, [r3, #0]
 8001ea2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001ea6:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001eaa:	701a      	strb	r2, [r3, #0]
	uint8_t write_buffer[256];
	uint8_t write_count = 0;
 8001eac:	2300      	movs	r3, #0
 8001eae:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
	uint8_t c_ic = 0;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
	for (uint8_t current_ic = 0; current_ic<total_ic; current_ic++)
 8001eb8:	2300      	movs	r3, #0
 8001eba:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 8001ebe:	e030      	b.n	8001f22 <ADBMS6830B_wrcfga+0x92>
	{
		c_ic = current_ic;
 8001ec0:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8001ec4:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
		for (uint8_t data = 0; data<6; data++)
 8001ec8:	2300      	movs	r3, #0
 8001eca:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8001ece:	e01f      	b.n	8001f10 <ADBMS6830B_wrcfga+0x80>
		{
			write_buffer[write_count] = ic[c_ic].configa.tx_data[data];
 8001ed0:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8001ed4:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001ed8:	fb02 f303 	mul.w	r3, r2, r3
 8001edc:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001ee0:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001ee4:	6812      	ldr	r2, [r2, #0]
 8001ee6:	18d1      	adds	r1, r2, r3
 8001ee8:	f897 210d 	ldrb.w	r2, [r7, #269]	@ 0x10d
 8001eec:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001ef0:	5c89      	ldrb	r1, [r1, r2]
 8001ef2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001ef6:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001efa:	54d1      	strb	r1, [r2, r3]
			write_count++;
 8001efc:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001f00:	3301      	adds	r3, #1
 8001f02:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
		for (uint8_t data = 0; data<6; data++)
 8001f06:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8001f10:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8001f14:	2b05      	cmp	r3, #5
 8001f16:	d9db      	bls.n	8001ed0 <ADBMS6830B_wrcfga+0x40>
	for (uint8_t current_ic = 0; current_ic<total_ic; current_ic++)
 8001f18:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8001f1c:	3301      	adds	r3, #1
 8001f1e:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 8001f22:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001f26:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001f2a:	f897 210e 	ldrb.w	r2, [r7, #270]	@ 0x10e
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d3c5      	bcc.n	8001ec0 <ADBMS6830B_wrcfga+0x30>
		}
	}

	transmitCMDW(WRCFGA,write_buffer);
 8001f34:	f107 030c 	add.w	r3, r7, #12
 8001f38:	4619      	mov	r1, r3
 8001f3a:	2001      	movs	r0, #1
 8001f3c:	f7ff f988 	bl	8001250 <transmitCMDW>
}
 8001f40:	bf00      	nop
 8001f42:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}

08001f4a <ADBMS6830B_wrcfgb>:
}
/* Write the ADBMS6830B CFGRB */
void ADBMS6830B_wrcfgb(uint8_t total_ic, //The number of ICs being written to
                    cell_asic ic[] // A two dimensional array of the configuration data that will be written
                   )
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	b0c4      	sub	sp, #272	@ 0x110
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	4602      	mov	r2, r0
 8001f52:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001f56:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001f5a:	6019      	str	r1, [r3, #0]
 8001f5c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001f60:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001f64:	701a      	strb	r2, [r3, #0]
	uint8_t write_buffer[256];
	uint8_t write_count = 0;
 8001f66:	2300      	movs	r3, #0
 8001f68:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
	uint8_t c_ic = 0;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c

	for (uint8_t current_ic = 0; current_ic<total_ic; current_ic++)
 8001f72:	2300      	movs	r3, #0
 8001f74:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 8001f78:	e031      	b.n	8001fde <ADBMS6830B_wrcfgb+0x94>
	{
		c_ic = current_ic;
 8001f7a:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8001f7e:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
		for (uint8_t data = 0; data<6; data++)
 8001f82:	2300      	movs	r3, #0
 8001f84:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8001f88:	e020      	b.n	8001fcc <ADBMS6830B_wrcfgb+0x82>
		{
			write_buffer[write_count] = ic[c_ic].configb.tx_data[data];
 8001f8a:	f897 310c 	ldrb.w	r3, [r7, #268]	@ 0x10c
 8001f8e:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 8001f92:	fb02 f303 	mul.w	r3, r2, r3
 8001f96:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001f9a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001f9e:	6812      	ldr	r2, [r2, #0]
 8001fa0:	18d1      	adds	r1, r2, r3
 8001fa2:	f897 210d 	ldrb.w	r2, [r7, #269]	@ 0x10d
 8001fa6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001faa:	440a      	add	r2, r1
 8001fac:	7bd1      	ldrb	r1, [r2, #15]
 8001fae:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001fb2:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001fb6:	54d1      	strb	r1, [r2, r3]
			write_count++;
 8001fb8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
		for (uint8_t data = 0; data<6; data++)
 8001fc2:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
 8001fcc:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8001fd0:	2b05      	cmp	r3, #5
 8001fd2:	d9da      	bls.n	8001f8a <ADBMS6830B_wrcfgb+0x40>
	for (uint8_t current_ic = 0; current_ic<total_ic; current_ic++)
 8001fd4:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8001fd8:	3301      	adds	r3, #1
 8001fda:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 8001fde:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001fe2:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001fe6:	f897 210e 	ldrb.w	r2, [r7, #270]	@ 0x10e
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d3c4      	bcc.n	8001f7a <ADBMS6830B_wrcfgb+0x30>
		}
	}
	transmitCMDW(WRCFGB,write_buffer);
 8001ff0:	f107 030c 	add.w	r3, r7, #12
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	2024      	movs	r0, #36	@ 0x24
 8001ff8:	f7ff f92a 	bl	8001250 <transmitCMDW>
}
 8001ffc:	bf00      	nop
 8001ffe:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}

08002006 <wakeup_sleep>:
	}
	transmitCMDW(CLRFLAG, flagData);
}
/* Generic wakeup command to wake the ADBMS6830B from sleep state */
void wakeup_sleep(uint8_t total_ic) //Number of ICs in the system
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b084      	sub	sp, #16
 800200a:	af00      	add	r7, sp, #0
 800200c:	4603      	mov	r3, r0
 800200e:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < total_ic; i++) {
 8002010:	2300      	movs	r3, #0
 8002012:	60fb      	str	r3, [r7, #12]
 8002014:	e016      	b.n	8002044 <wakeup_sleep+0x3e>
		int nops =20;
 8002016:	2314      	movs	r3, #20
 8002018:	60bb      	str	r3, [r7, #8]
	   FEB_cs_low();
 800201a:	f000 f83d 	bl	8002098 <FEB_cs_low>
	   while(nops-->0);
 800201e:	bf00      	nop
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	1e5a      	subs	r2, r3, #1
 8002024:	60ba      	str	r2, [r7, #8]
 8002026:	2b00      	cmp	r3, #0
 8002028:	dcfa      	bgt.n	8002020 <wakeup_sleep+0x1a>
	   FEB_cs_high();
 800202a:	f000 f841 	bl	80020b0 <FEB_cs_high>
	   nops=100;
 800202e:	2364      	movs	r3, #100	@ 0x64
 8002030:	60bb      	str	r3, [r7, #8]
	   while(nops-->0);
 8002032:	bf00      	nop
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	1e5a      	subs	r2, r3, #1
 8002038:	60ba      	str	r2, [r7, #8]
 800203a:	2b00      	cmp	r3, #0
 800203c:	dcfa      	bgt.n	8002034 <wakeup_sleep+0x2e>
	for (int i = 0; i < total_ic; i++) {
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	3301      	adds	r3, #1
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	79fb      	ldrb	r3, [r7, #7]
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	429a      	cmp	r2, r3
 800204a:	dbe4      	blt.n	8002016 <wakeup_sleep+0x10>
	}
}
 800204c:	bf00      	nop
 800204e:	bf00      	nop
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
	...

08002058 <FEB_Config_Get_Cell_Min_Voltage_mV>:
	}
}

/* ******** Interface ******** */

uint16_t FEB_Config_Get_Cell_Min_Voltage_mV(void) {
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
	//while (osMutexAcquire(FEB_SM_LockHandle, UINT32_MAX) != osOK);
	uint16_t value = cell_min_voltage_mV;
 800205e:	4b05      	ldr	r3, [pc, #20]	@ (8002074 <FEB_Config_Get_Cell_Min_Voltage_mV+0x1c>)
 8002060:	881b      	ldrh	r3, [r3, #0]
 8002062:	80fb      	strh	r3, [r7, #6]
	//osMutexRelease(FEB_SM_LockHandle);
	return value;
 8002064:	88fb      	ldrh	r3, [r7, #6]
}
 8002066:	4618      	mov	r0, r3
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	20000472 	.word	0x20000472

08002078 <FEB_Config_Get_Cell_Max_Voltage_mV>:

uint16_t FEB_Config_Get_Cell_Max_Voltage_mV(void) {
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
	//while (osMutexAcquire(FEB_SM_LockHandle, UINT32_MAX) != osOK);
	uint16_t value = cell_max_voltage_mV;
 800207e:	4b05      	ldr	r3, [pc, #20]	@ (8002094 <FEB_Config_Get_Cell_Max_Voltage_mV+0x1c>)
 8002080:	881b      	ldrh	r3, [r3, #0]
 8002082:	80fb      	strh	r3, [r7, #6]
	//osMutexRelease(FEB_SM_LockHandle);
	return value;
 8002084:	88fb      	ldrh	r3, [r7, #6]
}
 8002086:	4618      	mov	r0, r3
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	20000474 	.word	0x20000474

08002098 <FEB_cs_low>:

void FEB_delay_m(uint16_t milli) {
	HAL_Delay(milli);
}

void FEB_cs_low() {
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800209c:	2200      	movs	r2, #0
 800209e:	2140      	movs	r1, #64	@ 0x40
 80020a0:	4802      	ldr	r0, [pc, #8]	@ (80020ac <FEB_cs_low+0x14>)
 80020a2:	f001 f9db 	bl	800345c <HAL_GPIO_WritePin>
}
 80020a6:	bf00      	nop
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40020400 	.word	0x40020400

080020b0 <FEB_cs_high>:

void FEB_cs_high() {
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80020b4:	2201      	movs	r2, #1
 80020b6:	2140      	movs	r1, #64	@ 0x40
 80020b8:	4802      	ldr	r0, [pc, #8]	@ (80020c4 <FEB_cs_high+0x14>)
 80020ba:	f001 f9cf 	bl	800345c <HAL_GPIO_WritePin>
}
 80020be:	bf00      	nop
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40020400 	.word	0x40020400

080020c8 <FEB_spi_write_array>:
void FEB_spi_write_array(uint8_t len, uint8_t data[]) {
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	6039      	str	r1, [r7, #0]
 80020d2:	71fb      	strb	r3, [r7, #7]
	if(HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY)!=HAL_OK){
 80020d4:	79fb      	ldrb	r3, [r7, #7]
 80020d6:	b29a      	uxth	r2, r3
 80020d8:	f04f 33ff 	mov.w	r3, #4294967295
 80020dc:	6839      	ldr	r1, [r7, #0]
 80020de:	4803      	ldr	r0, [pc, #12]	@ (80020ec <FEB_spi_write_array+0x24>)
 80020e0:	f002 f9bd 	bl	800445e <HAL_SPI_Transmit>
		//catch error
	}
}
 80020e4:	bf00      	nop
 80020e6:	3708      	adds	r7, #8
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	200004f4 	.word	0x200004f4

080020f0 <FEB_spi_write_read>:
		//catch error
	}
	return data;
}

void FEB_spi_write_read(uint8_t tx_Data[], uint8_t tx_len, uint8_t *rx_data, uint8_t rx_len) {
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	60f8      	str	r0, [r7, #12]
 80020f8:	607a      	str	r2, [r7, #4]
 80020fa:	461a      	mov	r2, r3
 80020fc:	460b      	mov	r3, r1
 80020fe:	72fb      	strb	r3, [r7, #11]
 8002100:	4613      	mov	r3, r2
 8002102:	72bb      	strb	r3, [r7, #10]
	if(HAL_SPI_Transmit(&hspi1,tx_Data,tx_len,HAL_MAX_DELAY) != HAL_OK){
 8002104:	7afb      	ldrb	r3, [r7, #11]
 8002106:	b29a      	uxth	r2, r3
 8002108:	f04f 33ff 	mov.w	r3, #4294967295
 800210c:	68f9      	ldr	r1, [r7, #12]
 800210e:	4807      	ldr	r0, [pc, #28]	@ (800212c <FEB_spi_write_read+0x3c>)
 8002110:	f002 f9a5 	bl	800445e <HAL_SPI_Transmit>
		//catch error
	}
	if(HAL_SPI_Receive(&hspi1,rx_data,rx_len,HAL_MAX_DELAY)!= HAL_OK){
 8002114:	7abb      	ldrb	r3, [r7, #10]
 8002116:	b29a      	uxth	r2, r3
 8002118:	f04f 33ff 	mov.w	r3, #4294967295
 800211c:	6879      	ldr	r1, [r7, #4]
 800211e:	4803      	ldr	r0, [pc, #12]	@ (800212c <FEB_spi_write_read+0x3c>)
 8002120:	f002 fae1 	bl	80046e6 <HAL_SPI_Receive>
		//catch error
	}
	return;
 8002124:	bf00      	nop
}
 8002126:	3710      	adds	r7, #16
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	200004f4 	.word	0x200004f4

08002130 <FEB_Main_Setup>:
#include "FEB_Main.h"


// ******************************** Functions ********************************

void FEB_Main_Setup() {
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
	//SM setup
	FEB_ADBMS_Init();
 8002134:	f7ff f8d6 	bl	80012e4 <FEB_ADBMS_Init>
	//FEB_SM_Init();
	//FEB_CAN_Init();
	//IVT Setup
}
 8002138:	bf00      	nop
 800213a:	bd80      	pop	{r7, pc}

0800213c <FEB_Task_ADBMS>:

void FEB_Task_ADBMS() {
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
	FEB_ADBMS_Voltage_Process();
 8002140:	f7ff f91c 	bl	800137c <FEB_ADBMS_Voltage_Process>
	//FEB_ADBMS_Temperature_Process();
	HAL_Delay(250);
 8002144:	20fa      	movs	r0, #250	@ 0xfa
 8002146:	f000 fdf3 	bl	8002d30 <HAL_Delay>
}
 800214a:	bf00      	nop
 800214c:	bd80      	pop	{r7, pc}
	...

08002150 <FEB_ADBMS_UART_Transmit>:
// **************************************** Global Variables ********************************

static uint8_t counter = 0;

// **************************************** Functions ****************************************
void FEB_ADBMS_UART_Transmit(accumulator_t* FEB_ACC) {
 8002150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002154:	b08d      	sub	sp, #52	@ 0x34
 8002156:	af00      	add	r7, sp, #0
 8002158:	60f8      	str	r0, [r7, #12]
	int NUMLINES=3;
 800215a:	2303      	movs	r3, #3
 800215c:	627b      	str	r3, [r7, #36]	@ 0x24
	for (uint8_t bank = 0; bank < FEB_NUM_BANKS; bank++) {
 800215e:	2300      	movs	r3, #0
 8002160:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002164:	e133      	b.n	80023ce <FEB_ADBMS_UART_Transmit+0x27e>
 8002166:	466b      	mov	r3, sp
 8002168:	60bb      	str	r3, [r7, #8]
		char UART_line[NUMLINES][256];
 800216a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800216c:	1e4b      	subs	r3, r1, #1
 800216e:	623b      	str	r3, [r7, #32]
 8002170:	460a      	mov	r2, r1
 8002172:	2300      	movs	r3, #0
 8002174:	4614      	mov	r4, r2
 8002176:	461d      	mov	r5, r3
 8002178:	f04f 0200 	mov.w	r2, #0
 800217c:	f04f 0300 	mov.w	r3, #0
 8002180:	02eb      	lsls	r3, r5, #11
 8002182:	ea43 5354 	orr.w	r3, r3, r4, lsr #21
 8002186:	02e2      	lsls	r2, r4, #11
 8002188:	460a      	mov	r2, r1
 800218a:	2300      	movs	r3, #0
 800218c:	4690      	mov	r8, r2
 800218e:	4699      	mov	r9, r3
 8002190:	f04f 0200 	mov.w	r2, #0
 8002194:	f04f 0300 	mov.w	r3, #0
 8002198:	ea4f 23c9 	mov.w	r3, r9, lsl #11
 800219c:	ea43 5358 	orr.w	r3, r3, r8, lsr #21
 80021a0:	ea4f 22c8 	mov.w	r2, r8, lsl #11
 80021a4:	460b      	mov	r3, r1
 80021a6:	021b      	lsls	r3, r3, #8
 80021a8:	3307      	adds	r3, #7
 80021aa:	08db      	lsrs	r3, r3, #3
 80021ac:	00db      	lsls	r3, r3, #3
 80021ae:	ebad 0d03 	sub.w	sp, sp, r3
 80021b2:	466b      	mov	r3, sp
 80021b4:	3300      	adds	r3, #0
 80021b6:	61fb      	str	r3, [r7, #28]
		int offset[NUMLINES];
 80021b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80021ba:	1e4b      	subs	r3, r1, #1
 80021bc:	61bb      	str	r3, [r7, #24]
 80021be:	460a      	mov	r2, r1
 80021c0:	2300      	movs	r3, #0
 80021c2:	4692      	mov	sl, r2
 80021c4:	469b      	mov	fp, r3
 80021c6:	f04f 0200 	mov.w	r2, #0
 80021ca:	f04f 0300 	mov.w	r3, #0
 80021ce:	ea4f 134b 	mov.w	r3, fp, lsl #5
 80021d2:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 80021d6:	ea4f 124a 	mov.w	r2, sl, lsl #5
 80021da:	460a      	mov	r2, r1
 80021dc:	2300      	movs	r3, #0
 80021de:	603a      	str	r2, [r7, #0]
 80021e0:	607b      	str	r3, [r7, #4]
 80021e2:	f04f 0200 	mov.w	r2, #0
 80021e6:	f04f 0300 	mov.w	r3, #0
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	0143      	lsls	r3, r0, #5
 80021ee:	6838      	ldr	r0, [r7, #0]
 80021f0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80021f4:	6838      	ldr	r0, [r7, #0]
 80021f6:	0142      	lsls	r2, r0, #5
 80021f8:	460b      	mov	r3, r1
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	3307      	adds	r3, #7
 80021fe:	08db      	lsrs	r3, r3, #3
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	ebad 0d03 	sub.w	sp, sp, r3
 8002206:	466b      	mov	r3, sp
 8002208:	3303      	adds	r3, #3
 800220a:	089b      	lsrs	r3, r3, #2
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	617b      	str	r3, [r7, #20]
		offset[0]=sprintf((char*)(UART_line[0]),"|Bnk %d|",bank);
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8002216:	4973      	ldr	r1, [pc, #460]	@ (80023e4 <FEB_ADBMS_UART_Transmit+0x294>)
 8002218:	4618      	mov	r0, r3
 800221a:	f004 faef 	bl	80067fc <siprintf>
 800221e:	4602      	mov	r2, r0
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	601a      	str	r2, [r3, #0]
		offset[1]=sprintf((char*)(UART_line[1]),"|Vlt C|");
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800222a:	496f      	ldr	r1, [pc, #444]	@ (80023e8 <FEB_ADBMS_UART_Transmit+0x298>)
 800222c:	4618      	mov	r0, r3
 800222e:	f004 fae5 	bl	80067fc <siprintf>
 8002232:	4602      	mov	r2, r0
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	605a      	str	r2, [r3, #4]
		offset[2]=sprintf((char*)(UART_line[2]),"|Vlt S|");
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800223e:	496b      	ldr	r1, [pc, #428]	@ (80023ec <FEB_ADBMS_UART_Transmit+0x29c>)
 8002240:	4618      	mov	r0, r3
 8002242:	f004 fadb 	bl	80067fc <siprintf>
 8002246:	4602      	mov	r2, r0
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	609a      	str	r2, [r3, #8]
		//offset[3]=sprintf((char*)(UART_line[3]),"|Tmp 1|");
		//offset[4]=sprintf((char*)(UART_line[4]),"|Tmp 2|");
		//offset[4]=sprintf((char*)(UART_line[5]),"|PWM  |");

		for (uint8_t cell = 0; cell < FEB_NUM_CELLS_PER_BANK; cell++) {
 800224c:	2300      	movs	r3, #0
 800224e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002252:	e066      	b.n	8002322 <FEB_ADBMS_UART_Transmit+0x1d2>
			offset[0]+=sprintf(((char*)(UART_line[0]) + offset[0]), (cell>=10)?"Cell  %d|":"Cell   %d|",cell);
 8002254:	69fb      	ldr	r3, [r7, #28]
 8002256:	697a      	ldr	r2, [r7, #20]
 8002258:	6812      	ldr	r2, [r2, #0]
 800225a:	1898      	adds	r0, r3, r2
 800225c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002260:	2b09      	cmp	r3, #9
 8002262:	d901      	bls.n	8002268 <FEB_ADBMS_UART_Transmit+0x118>
 8002264:	4b62      	ldr	r3, [pc, #392]	@ (80023f0 <FEB_ADBMS_UART_Transmit+0x2a0>)
 8002266:	e000      	b.n	800226a <FEB_ADBMS_UART_Transmit+0x11a>
 8002268:	4b62      	ldr	r3, [pc, #392]	@ (80023f4 <FEB_ADBMS_UART_Transmit+0x2a4>)
 800226a:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800226e:	4619      	mov	r1, r3
 8002270:	f004 fac4 	bl	80067fc <siprintf>
 8002274:	4602      	mov	r2, r0
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	441a      	add	r2, r3
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	601a      	str	r2, [r3, #0]
			offset[1]+=sprintf(((char*)(UART_line[1]) + offset[1]), "%.6f|",FEB_ACC->banks[bank].cells[cell].voltage_V);
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002286:	697a      	ldr	r2, [r7, #20]
 8002288:	6852      	ldr	r2, [r2, #4]
 800228a:	189e      	adds	r6, r3, r2
 800228c:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 8002290:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8002294:	68f9      	ldr	r1, [r7, #12]
 8002296:	4613      	mov	r3, r2
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	4413      	add	r3, r2
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 80022a2:	fb00 f202 	mul.w	r2, r0, r2
 80022a6:	4413      	add	r3, r2
 80022a8:	440b      	add	r3, r1
 80022aa:	3388      	adds	r3, #136	@ 0x88
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4618      	mov	r0, r3
 80022b0:	f7fe f96a 	bl	8000588 <__aeabi_f2d>
 80022b4:	4602      	mov	r2, r0
 80022b6:	460b      	mov	r3, r1
 80022b8:	494f      	ldr	r1, [pc, #316]	@ (80023f8 <FEB_ADBMS_UART_Transmit+0x2a8>)
 80022ba:	4630      	mov	r0, r6
 80022bc:	f004 fa9e 	bl	80067fc <siprintf>
 80022c0:	4602      	mov	r2, r0
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	441a      	add	r2, r3
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	605a      	str	r2, [r3, #4]
			offset[2]+=sprintf(((char*)(UART_line[2]) + offset[2]), "%.6f|",FEB_ACC->banks[bank].cells[cell].voltage_S);
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80022d2:	697a      	ldr	r2, [r7, #20]
 80022d4:	6892      	ldr	r2, [r2, #8]
 80022d6:	189e      	adds	r6, r3, r2
 80022d8:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 80022dc:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80022e0:	68f9      	ldr	r1, [r7, #12]
 80022e2:	4613      	mov	r3, r2
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	4413      	add	r3, r2
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	f44f 72a2 	mov.w	r2, #324	@ 0x144
 80022ee:	fb00 f202 	mul.w	r2, r0, r2
 80022f2:	4413      	add	r3, r2
 80022f4:	440b      	add	r3, r1
 80022f6:	338c      	adds	r3, #140	@ 0x8c
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7fe f944 	bl	8000588 <__aeabi_f2d>
 8002300:	4602      	mov	r2, r0
 8002302:	460b      	mov	r3, r1
 8002304:	493c      	ldr	r1, [pc, #240]	@ (80023f8 <FEB_ADBMS_UART_Transmit+0x2a8>)
 8002306:	4630      	mov	r0, r6
 8002308:	f004 fa78 	bl	80067fc <siprintf>
 800230c:	4602      	mov	r2, r0
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	441a      	add	r2, r3
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	609a      	str	r2, [r3, #8]
		for (uint8_t cell = 0; cell < FEB_NUM_CELLS_PER_BANK; cell++) {
 8002318:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800231c:	3301      	adds	r3, #1
 800231e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002322:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002326:	2b0f      	cmp	r3, #15
 8002328:	d994      	bls.n	8002254 <FEB_ADBMS_UART_Transmit+0x104>
			//offset[3]+=sprintf(((char*)(UART_line[3]) + offset[3]), "%.6f|",FEB_ACC.banks[bank].temp_sensor_readings_V[cell]); // @suppress("Float formatting support")
			//offset[4]+=sprintf(((char*)(UART_line[4]) + offset[4]), "%.6f|",FEB_ACC.banks[bank].temp_sensor_readings_V[cell]);
			//offset[4]+=sprintf(((char*)(UART_line[4]) + offset[4]), "%.6f|",FEB_ACC.banks[bank].temp_sensor_readings_V[cell+16]);
		}
		offset[NUMLINES-1]+=sprintf(((char*)(UART_line[NUMLINES-1]) + offset[NUMLINES-1]), "\n\r");
 800232a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800232c:	3b01      	subs	r3, #1
 800232e:	021b      	lsls	r3, r3, #8
 8002330:	69fa      	ldr	r2, [r7, #28]
 8002332:	4413      	add	r3, r2
 8002334:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002336:	1e51      	subs	r1, r2, #1
 8002338:	697a      	ldr	r2, [r7, #20]
 800233a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800233e:	4413      	add	r3, r2
 8002340:	492e      	ldr	r1, [pc, #184]	@ (80023fc <FEB_ADBMS_UART_Transmit+0x2ac>)
 8002342:	4618      	mov	r0, r3
 8002344:	f004 fa5a 	bl	80067fc <siprintf>
 8002348:	4601      	mov	r1, r0
 800234a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800234c:	1e5a      	subs	r2, r3, #1
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002354:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002356:	3a01      	subs	r2, #1
 8002358:	4419      	add	r1, r3
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for(int line=0;line<NUMLINES;line++){
 8002360:	2300      	movs	r3, #0
 8002362:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002364:	e028      	b.n	80023b8 <FEB_ADBMS_UART_Transmit+0x268>
			offset[line]+=sprintf(((char*)(UART_line[line]) + offset[line]), "\n\r") ;
 8002366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002368:	021b      	lsls	r3, r3, #8
 800236a:	69fa      	ldr	r2, [r7, #28]
 800236c:	4413      	add	r3, r2
 800236e:	697a      	ldr	r2, [r7, #20]
 8002370:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002372:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8002376:	4413      	add	r3, r2
 8002378:	4920      	ldr	r1, [pc, #128]	@ (80023fc <FEB_ADBMS_UART_Transmit+0x2ac>)
 800237a:	4618      	mov	r0, r3
 800237c:	f004 fa3e 	bl	80067fc <siprintf>
 8002380:	4601      	mov	r1, r0
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002386:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800238a:	4419      	add	r1, r3
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002390:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			HAL_UART_Transmit(&huart2, (uint8_t*) UART_line[line], offset[line]+1, 100);
 8002394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002396:	021b      	lsls	r3, r3, #8
 8002398:	69fa      	ldr	r2, [r7, #28]
 800239a:	18d1      	adds	r1, r2, r3
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80023a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023a4:	b29b      	uxth	r3, r3
 80023a6:	3301      	adds	r3, #1
 80023a8:	b29a      	uxth	r2, r3
 80023aa:	2364      	movs	r3, #100	@ 0x64
 80023ac:	4814      	ldr	r0, [pc, #80]	@ (8002400 <FEB_ADBMS_UART_Transmit+0x2b0>)
 80023ae:	f003 f891 	bl	80054d4 <HAL_UART_Transmit>
		for(int line=0;line<NUMLINES;line++){
 80023b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023b4:	3301      	adds	r3, #1
 80023b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80023b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80023ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023bc:	429a      	cmp	r2, r3
 80023be:	dbd2      	blt.n	8002366 <FEB_ADBMS_UART_Transmit+0x216>
 80023c0:	f8d7 d008 	ldr.w	sp, [r7, #8]
	for (uint8_t bank = 0; bank < FEB_NUM_BANKS; bank++) {
 80023c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80023c8:	3301      	adds	r3, #1
 80023ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80023ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f43f aec7 	beq.w	8002166 <FEB_ADBMS_UART_Transmit+0x16>
		}

	}
}
 80023d8:	bf00      	nop
 80023da:	bf00      	nop
 80023dc:	3734      	adds	r7, #52	@ 0x34
 80023de:	46bd      	mov	sp, r7
 80023e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80023e4:	08008998 	.word	0x08008998
 80023e8:	080089a4 	.word	0x080089a4
 80023ec:	080089ac 	.word	0x080089ac
 80023f0:	080089b4 	.word	0x080089b4
 80023f4:	080089c0 	.word	0x080089c0
 80023f8:	080089cc 	.word	0x080089cc
 80023fc:	080089d4 	.word	0x080089d4
 8002400:	2000054c 	.word	0x2000054c

08002404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002408:	f000 fc50 	bl	8002cac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800240c:	f000 f810 	bl	8002430 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002410:	f000 f93c 	bl	800268c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002414:	f000 f910 	bl	8002638 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8002418:	f000 f8d8 	bl	80025cc <MX_SPI1_Init>
  MX_CAN1_Init();
 800241c:	f000 f874 	bl	8002508 <MX_CAN1_Init>
  MX_I2C1_Init();
 8002420:	f000 f8a6 	bl	8002570 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  FEB_Main_Setup();
 8002424:	f7ff fe84 	bl	8002130 <FEB_Main_Setup>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  FEB_Task_ADBMS();
 8002428:	f7ff fe88 	bl	800213c <FEB_Task_ADBMS>
 800242c:	e7fc      	b.n	8002428 <main+0x24>
	...

08002430 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b094      	sub	sp, #80	@ 0x50
 8002434:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002436:	f107 031c 	add.w	r3, r7, #28
 800243a:	2234      	movs	r2, #52	@ 0x34
 800243c:	2100      	movs	r1, #0
 800243e:	4618      	mov	r0, r3
 8002440:	f004 fa3f 	bl	80068c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002444:	f107 0308 	add.w	r3, r7, #8
 8002448:	2200      	movs	r2, #0
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	605a      	str	r2, [r3, #4]
 800244e:	609a      	str	r2, [r3, #8]
 8002450:	60da      	str	r2, [r3, #12]
 8002452:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002454:	2300      	movs	r3, #0
 8002456:	607b      	str	r3, [r7, #4]
 8002458:	4b29      	ldr	r3, [pc, #164]	@ (8002500 <SystemClock_Config+0xd0>)
 800245a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245c:	4a28      	ldr	r2, [pc, #160]	@ (8002500 <SystemClock_Config+0xd0>)
 800245e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002462:	6413      	str	r3, [r2, #64]	@ 0x40
 8002464:	4b26      	ldr	r3, [pc, #152]	@ (8002500 <SystemClock_Config+0xd0>)
 8002466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002468:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800246c:	607b      	str	r3, [r7, #4]
 800246e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002470:	2300      	movs	r3, #0
 8002472:	603b      	str	r3, [r7, #0]
 8002474:	4b23      	ldr	r3, [pc, #140]	@ (8002504 <SystemClock_Config+0xd4>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a22      	ldr	r2, [pc, #136]	@ (8002504 <SystemClock_Config+0xd4>)
 800247a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800247e:	6013      	str	r3, [r2, #0]
 8002480:	4b20      	ldr	r3, [pc, #128]	@ (8002504 <SystemClock_Config+0xd4>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002488:	603b      	str	r3, [r7, #0]
 800248a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800248c:	2301      	movs	r3, #1
 800248e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002490:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002494:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002496:	2302      	movs	r3, #2
 8002498:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800249a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800249e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80024a0:	2304      	movs	r3, #4
 80024a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 160;
 80024a4:	23a0      	movs	r3, #160	@ 0xa0
 80024a6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024a8:	2302      	movs	r3, #2
 80024aa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80024ac:	2302      	movs	r3, #2
 80024ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80024b0:	2302      	movs	r3, #2
 80024b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024b4:	f107 031c 	add.w	r3, r7, #28
 80024b8:	4618      	mov	r0, r3
 80024ba:	f001 fca9 	bl	8003e10 <HAL_RCC_OscConfig>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80024c4:	f000 f9ba 	bl	800283c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024c8:	230f      	movs	r3, #15
 80024ca:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024cc:	2302      	movs	r3, #2
 80024ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024d0:	2300      	movs	r3, #0
 80024d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80024d4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80024d8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80024da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024de:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80024e0:	f107 0308 	add.w	r3, r7, #8
 80024e4:	2105      	movs	r1, #5
 80024e6:	4618      	mov	r0, r3
 80024e8:	f001 f916 	bl	8003718 <HAL_RCC_ClockConfig>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80024f2:	f000 f9a3 	bl	800283c <Error_Handler>
  }
}
 80024f6:	bf00      	nop
 80024f8:	3750      	adds	r7, #80	@ 0x50
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	40023800 	.word	0x40023800
 8002504:	40007000 	.word	0x40007000

08002508 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800250c:	4b16      	ldr	r3, [pc, #88]	@ (8002568 <MX_CAN1_Init+0x60>)
 800250e:	4a17      	ldr	r2, [pc, #92]	@ (800256c <MX_CAN1_Init+0x64>)
 8002510:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8002512:	4b15      	ldr	r3, [pc, #84]	@ (8002568 <MX_CAN1_Init+0x60>)
 8002514:	2210      	movs	r2, #16
 8002516:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002518:	4b13      	ldr	r3, [pc, #76]	@ (8002568 <MX_CAN1_Init+0x60>)
 800251a:	2200      	movs	r2, #0
 800251c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800251e:	4b12      	ldr	r3, [pc, #72]	@ (8002568 <MX_CAN1_Init+0x60>)
 8002520:	2200      	movs	r2, #0
 8002522:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8002524:	4b10      	ldr	r3, [pc, #64]	@ (8002568 <MX_CAN1_Init+0x60>)
 8002526:	2200      	movs	r2, #0
 8002528:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800252a:	4b0f      	ldr	r3, [pc, #60]	@ (8002568 <MX_CAN1_Init+0x60>)
 800252c:	2200      	movs	r2, #0
 800252e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002530:	4b0d      	ldr	r3, [pc, #52]	@ (8002568 <MX_CAN1_Init+0x60>)
 8002532:	2200      	movs	r2, #0
 8002534:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8002536:	4b0c      	ldr	r3, [pc, #48]	@ (8002568 <MX_CAN1_Init+0x60>)
 8002538:	2200      	movs	r2, #0
 800253a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800253c:	4b0a      	ldr	r3, [pc, #40]	@ (8002568 <MX_CAN1_Init+0x60>)
 800253e:	2200      	movs	r2, #0
 8002540:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002542:	4b09      	ldr	r3, [pc, #36]	@ (8002568 <MX_CAN1_Init+0x60>)
 8002544:	2200      	movs	r2, #0
 8002546:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002548:	4b07      	ldr	r3, [pc, #28]	@ (8002568 <MX_CAN1_Init+0x60>)
 800254a:	2200      	movs	r2, #0
 800254c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800254e:	4b06      	ldr	r3, [pc, #24]	@ (8002568 <MX_CAN1_Init+0x60>)
 8002550:	2200      	movs	r2, #0
 8002552:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002554:	4804      	ldr	r0, [pc, #16]	@ (8002568 <MX_CAN1_Init+0x60>)
 8002556:	f000 fc0f 	bl	8002d78 <HAL_CAN_Init>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d001      	beq.n	8002564 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8002560:	f000 f96c 	bl	800283c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002564:	bf00      	nop
 8002566:	bd80      	pop	{r7, pc}
 8002568:	20000478 	.word	0x20000478
 800256c:	40006400 	.word	0x40006400

08002570 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002574:	4b12      	ldr	r3, [pc, #72]	@ (80025c0 <MX_I2C1_Init+0x50>)
 8002576:	4a13      	ldr	r2, [pc, #76]	@ (80025c4 <MX_I2C1_Init+0x54>)
 8002578:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800257a:	4b11      	ldr	r3, [pc, #68]	@ (80025c0 <MX_I2C1_Init+0x50>)
 800257c:	4a12      	ldr	r2, [pc, #72]	@ (80025c8 <MX_I2C1_Init+0x58>)
 800257e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002580:	4b0f      	ldr	r3, [pc, #60]	@ (80025c0 <MX_I2C1_Init+0x50>)
 8002582:	2200      	movs	r2, #0
 8002584:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002586:	4b0e      	ldr	r3, [pc, #56]	@ (80025c0 <MX_I2C1_Init+0x50>)
 8002588:	2200      	movs	r2, #0
 800258a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800258c:	4b0c      	ldr	r3, [pc, #48]	@ (80025c0 <MX_I2C1_Init+0x50>)
 800258e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002592:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002594:	4b0a      	ldr	r3, [pc, #40]	@ (80025c0 <MX_I2C1_Init+0x50>)
 8002596:	2200      	movs	r2, #0
 8002598:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800259a:	4b09      	ldr	r3, [pc, #36]	@ (80025c0 <MX_I2C1_Init+0x50>)
 800259c:	2200      	movs	r2, #0
 800259e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80025a0:	4b07      	ldr	r3, [pc, #28]	@ (80025c0 <MX_I2C1_Init+0x50>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80025a6:	4b06      	ldr	r3, [pc, #24]	@ (80025c0 <MX_I2C1_Init+0x50>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80025ac:	4804      	ldr	r0, [pc, #16]	@ (80025c0 <MX_I2C1_Init+0x50>)
 80025ae:	f000 ff6f 	bl	8003490 <HAL_I2C_Init>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d001      	beq.n	80025bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80025b8:	f000 f940 	bl	800283c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80025bc:	bf00      	nop
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	200004a0 	.word	0x200004a0
 80025c4:	40005400 	.word	0x40005400
 80025c8:	000186a0 	.word	0x000186a0

080025cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80025d0:	4b17      	ldr	r3, [pc, #92]	@ (8002630 <MX_SPI1_Init+0x64>)
 80025d2:	4a18      	ldr	r2, [pc, #96]	@ (8002634 <MX_SPI1_Init+0x68>)
 80025d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80025d6:	4b16      	ldr	r3, [pc, #88]	@ (8002630 <MX_SPI1_Init+0x64>)
 80025d8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80025dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80025de:	4b14      	ldr	r3, [pc, #80]	@ (8002630 <MX_SPI1_Init+0x64>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80025e4:	4b12      	ldr	r3, [pc, #72]	@ (8002630 <MX_SPI1_Init+0x64>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025ea:	4b11      	ldr	r3, [pc, #68]	@ (8002630 <MX_SPI1_Init+0x64>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002630 <MX_SPI1_Init+0x64>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80025f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002630 <MX_SPI1_Init+0x64>)
 80025f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025fc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80025fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002630 <MX_SPI1_Init+0x64>)
 8002600:	2230      	movs	r2, #48	@ 0x30
 8002602:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002604:	4b0a      	ldr	r3, [pc, #40]	@ (8002630 <MX_SPI1_Init+0x64>)
 8002606:	2200      	movs	r2, #0
 8002608:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800260a:	4b09      	ldr	r3, [pc, #36]	@ (8002630 <MX_SPI1_Init+0x64>)
 800260c:	2200      	movs	r2, #0
 800260e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002610:	4b07      	ldr	r3, [pc, #28]	@ (8002630 <MX_SPI1_Init+0x64>)
 8002612:	2200      	movs	r2, #0
 8002614:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002616:	4b06      	ldr	r3, [pc, #24]	@ (8002630 <MX_SPI1_Init+0x64>)
 8002618:	220a      	movs	r2, #10
 800261a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800261c:	4804      	ldr	r0, [pc, #16]	@ (8002630 <MX_SPI1_Init+0x64>)
 800261e:	f001 fe95 	bl	800434c <HAL_SPI_Init>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002628:	f000 f908 	bl	800283c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800262c:	bf00      	nop
 800262e:	bd80      	pop	{r7, pc}
 8002630:	200004f4 	.word	0x200004f4
 8002634:	40013000 	.word	0x40013000

08002638 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800263c:	4b11      	ldr	r3, [pc, #68]	@ (8002684 <MX_USART2_UART_Init+0x4c>)
 800263e:	4a12      	ldr	r2, [pc, #72]	@ (8002688 <MX_USART2_UART_Init+0x50>)
 8002640:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002642:	4b10      	ldr	r3, [pc, #64]	@ (8002684 <MX_USART2_UART_Init+0x4c>)
 8002644:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002648:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800264a:	4b0e      	ldr	r3, [pc, #56]	@ (8002684 <MX_USART2_UART_Init+0x4c>)
 800264c:	2200      	movs	r2, #0
 800264e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002650:	4b0c      	ldr	r3, [pc, #48]	@ (8002684 <MX_USART2_UART_Init+0x4c>)
 8002652:	2200      	movs	r2, #0
 8002654:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002656:	4b0b      	ldr	r3, [pc, #44]	@ (8002684 <MX_USART2_UART_Init+0x4c>)
 8002658:	2200      	movs	r2, #0
 800265a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800265c:	4b09      	ldr	r3, [pc, #36]	@ (8002684 <MX_USART2_UART_Init+0x4c>)
 800265e:	220c      	movs	r2, #12
 8002660:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002662:	4b08      	ldr	r3, [pc, #32]	@ (8002684 <MX_USART2_UART_Init+0x4c>)
 8002664:	2200      	movs	r2, #0
 8002666:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002668:	4b06      	ldr	r3, [pc, #24]	@ (8002684 <MX_USART2_UART_Init+0x4c>)
 800266a:	2200      	movs	r2, #0
 800266c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800266e:	4805      	ldr	r0, [pc, #20]	@ (8002684 <MX_USART2_UART_Init+0x4c>)
 8002670:	f002 fee0 	bl	8005434 <HAL_UART_Init>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800267a:	f000 f8df 	bl	800283c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	2000054c 	.word	0x2000054c
 8002688:	40004400 	.word	0x40004400

0800268c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b08a      	sub	sp, #40	@ 0x28
 8002690:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002692:	f107 0314 	add.w	r3, r7, #20
 8002696:	2200      	movs	r2, #0
 8002698:	601a      	str	r2, [r3, #0]
 800269a:	605a      	str	r2, [r3, #4]
 800269c:	609a      	str	r2, [r3, #8]
 800269e:	60da      	str	r2, [r3, #12]
 80026a0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026a2:	2300      	movs	r3, #0
 80026a4:	613b      	str	r3, [r7, #16]
 80026a6:	4b57      	ldr	r3, [pc, #348]	@ (8002804 <MX_GPIO_Init+0x178>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026aa:	4a56      	ldr	r2, [pc, #344]	@ (8002804 <MX_GPIO_Init+0x178>)
 80026ac:	f043 0304 	orr.w	r3, r3, #4
 80026b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80026b2:	4b54      	ldr	r3, [pc, #336]	@ (8002804 <MX_GPIO_Init+0x178>)
 80026b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b6:	f003 0304 	and.w	r3, r3, #4
 80026ba:	613b      	str	r3, [r7, #16]
 80026bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80026be:	2300      	movs	r3, #0
 80026c0:	60fb      	str	r3, [r7, #12]
 80026c2:	4b50      	ldr	r3, [pc, #320]	@ (8002804 <MX_GPIO_Init+0x178>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c6:	4a4f      	ldr	r2, [pc, #316]	@ (8002804 <MX_GPIO_Init+0x178>)
 80026c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ce:	4b4d      	ldr	r3, [pc, #308]	@ (8002804 <MX_GPIO_Init+0x178>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026da:	2300      	movs	r3, #0
 80026dc:	60bb      	str	r3, [r7, #8]
 80026de:	4b49      	ldr	r3, [pc, #292]	@ (8002804 <MX_GPIO_Init+0x178>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e2:	4a48      	ldr	r2, [pc, #288]	@ (8002804 <MX_GPIO_Init+0x178>)
 80026e4:	f043 0301 	orr.w	r3, r3, #1
 80026e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ea:	4b46      	ldr	r3, [pc, #280]	@ (8002804 <MX_GPIO_Init+0x178>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ee:	f003 0301 	and.w	r3, r3, #1
 80026f2:	60bb      	str	r3, [r7, #8]
 80026f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026f6:	2300      	movs	r3, #0
 80026f8:	607b      	str	r3, [r7, #4]
 80026fa:	4b42      	ldr	r3, [pc, #264]	@ (8002804 <MX_GPIO_Init+0x178>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fe:	4a41      	ldr	r2, [pc, #260]	@ (8002804 <MX_GPIO_Init+0x178>)
 8002700:	f043 0302 	orr.w	r3, r3, #2
 8002704:	6313      	str	r3, [r2, #48]	@ 0x30
 8002706:	4b3f      	ldr	r3, [pc, #252]	@ (8002804 <MX_GPIO_Init+0x178>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270a:	f003 0302 	and.w	r3, r3, #2
 800270e:	607b      	str	r3, [r7, #4]
 8002710:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	603b      	str	r3, [r7, #0]
 8002716:	4b3b      	ldr	r3, [pc, #236]	@ (8002804 <MX_GPIO_Init+0x178>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271a:	4a3a      	ldr	r2, [pc, #232]	@ (8002804 <MX_GPIO_Init+0x178>)
 800271c:	f043 0308 	orr.w	r3, r3, #8
 8002720:	6313      	str	r3, [r2, #48]	@ 0x30
 8002722:	4b38      	ldr	r3, [pc, #224]	@ (8002804 <MX_GPIO_Init+0x178>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002726:	f003 0308 	and.w	r3, r3, #8
 800272a:	603b      	str	r3, [r7, #0]
 800272c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, INDICATOR_Pin|BMS_IND_Pin|BMS_A_Pin|PC_AIR_Pin
 800272e:	2200      	movs	r2, #0
 8002730:	f242 010f 	movw	r1, #8207	@ 0x200f
 8002734:	4834      	ldr	r0, [pc, #208]	@ (8002808 <MX_GPIO_Init+0x17c>)
 8002736:	f000 fe91 	bl	800345c <HAL_GPIO_WritePin>
                          |CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 800273a:	2200      	movs	r2, #0
 800273c:	2101      	movs	r1, #1
 800273e:	4833      	ldr	r0, [pc, #204]	@ (800280c <MX_GPIO_Init+0x180>)
 8002740:	f000 fe8c 	bl	800345c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PC_REL_GPIO_Port, PC_REL_Pin, GPIO_PIN_RESET);
 8002744:	2200      	movs	r2, #0
 8002746:	2104      	movs	r1, #4
 8002748:	4831      	ldr	r0, [pc, #196]	@ (8002810 <MX_GPIO_Init+0x184>)
 800274a:	f000 fe87 	bl	800345c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800274e:	2201      	movs	r2, #1
 8002750:	2140      	movs	r1, #64	@ 0x40
 8002752:	4830      	ldr	r0, [pc, #192]	@ (8002814 <MX_GPIO_Init+0x188>)
 8002754:	f000 fe82 	bl	800345c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INDICATOR_Pin BMS_IND_Pin BMS_A_Pin PC_AIR_Pin
                           CS_Pin */
  GPIO_InitStruct.Pin = INDICATOR_Pin|BMS_IND_Pin|BMS_A_Pin|PC_AIR_Pin
 8002758:	f242 030f 	movw	r3, #8207	@ 0x200f
 800275c:	617b      	str	r3, [r7, #20]
                          |CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800275e:	2301      	movs	r3, #1
 8002760:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002762:	2300      	movs	r3, #0
 8002764:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002766:	2300      	movs	r3, #0
 8002768:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800276a:	f107 0314 	add.w	r3, r7, #20
 800276e:	4619      	mov	r1, r3
 8002770:	4825      	ldr	r0, [pc, #148]	@ (8002808 <MX_GPIO_Init+0x17c>)
 8002772:	f000 fcdf 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8002776:	2301      	movs	r3, #1
 8002778:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800277a:	2301      	movs	r3, #1
 800277c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277e:	2300      	movs	r3, #0
 8002780:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002782:	2300      	movs	r3, #0
 8002784:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8002786:	f107 0314 	add.w	r3, r7, #20
 800278a:	4619      	mov	r1, r3
 800278c:	481f      	ldr	r0, [pc, #124]	@ (800280c <MX_GPIO_Init+0x180>)
 800278e:	f000 fcd1 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIR__SENSE_Pin AIR__SENSEC5_Pin SHS_IMD_Pin SHS_TSMS_Pin
                           SHS_IN_Pin */
  GPIO_InitStruct.Pin = AIR__SENSE_Pin|AIR__SENSEC5_Pin|SHS_IMD_Pin|SHS_TSMS_Pin
 8002792:	f641 4330 	movw	r3, #7216	@ 0x1c30
 8002796:	617b      	str	r3, [r7, #20]
                          |SHS_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002798:	2300      	movs	r3, #0
 800279a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279c:	2300      	movs	r3, #0
 800279e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027a0:	f107 0314 	add.w	r3, r7, #20
 80027a4:	4619      	mov	r1, r3
 80027a6:	4818      	ldr	r0, [pc, #96]	@ (8002808 <MX_GPIO_Init+0x17c>)
 80027a8:	f000 fcc4 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pins : WAKE_Pin INTR_Pin RST_Pin Alert_Pin */
  GPIO_InitStruct.Pin = WAKE_Pin|INTR_Pin|RST_Pin|Alert_Pin;
 80027ac:	23a3      	movs	r3, #163	@ 0xa3
 80027ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027b0:	2300      	movs	r3, #0
 80027b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b4:	2300      	movs	r3, #0
 80027b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027b8:	f107 0314 	add.w	r3, r7, #20
 80027bc:	4619      	mov	r1, r3
 80027be:	4815      	ldr	r0, [pc, #84]	@ (8002814 <MX_GPIO_Init+0x188>)
 80027c0:	f000 fcb8 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC_REL_Pin */
  GPIO_InitStruct.Pin = PC_REL_Pin;
 80027c4:	2304      	movs	r3, #4
 80027c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027c8:	2301      	movs	r3, #1
 80027ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027cc:	2300      	movs	r3, #0
 80027ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d0:	2300      	movs	r3, #0
 80027d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PC_REL_GPIO_Port, &GPIO_InitStruct);
 80027d4:	f107 0314 	add.w	r3, r7, #20
 80027d8:	4619      	mov	r1, r3
 80027da:	480d      	ldr	r0, [pc, #52]	@ (8002810 <MX_GPIO_Init+0x184>)
 80027dc:	f000 fcaa 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80027e0:	2340      	movs	r3, #64	@ 0x40
 80027e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027e4:	2301      	movs	r3, #1
 80027e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e8:	2300      	movs	r3, #0
 80027ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80027ec:	2301      	movs	r3, #1
 80027ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027f0:	f107 0314 	add.w	r3, r7, #20
 80027f4:	4619      	mov	r1, r3
 80027f6:	4807      	ldr	r0, [pc, #28]	@ (8002814 <MX_GPIO_Init+0x188>)
 80027f8:	f000 fc9c 	bl	8003134 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80027fc:	bf00      	nop
 80027fe:	3728      	adds	r7, #40	@ 0x28
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	40023800 	.word	0x40023800
 8002808:	40020800 	.word	0x40020800
 800280c:	40020000 	.word	0x40020000
 8002810:	40020c00 	.word	0x40020c00
 8002814:	40020400 	.word	0x40020400

08002818 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a04      	ldr	r2, [pc, #16]	@ (8002838 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d101      	bne.n	800282e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800282a:	f000 fa61 	bl	8002cf0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40010000 	.word	0x40010000

0800283c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002840:	b672      	cpsid	i
}
 8002842:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002844:	bf00      	nop
 8002846:	e7fd      	b.n	8002844 <Error_Handler+0x8>

08002848 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800284e:	2300      	movs	r3, #0
 8002850:	607b      	str	r3, [r7, #4]
 8002852:	4b10      	ldr	r3, [pc, #64]	@ (8002894 <HAL_MspInit+0x4c>)
 8002854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002856:	4a0f      	ldr	r2, [pc, #60]	@ (8002894 <HAL_MspInit+0x4c>)
 8002858:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800285c:	6453      	str	r3, [r2, #68]	@ 0x44
 800285e:	4b0d      	ldr	r3, [pc, #52]	@ (8002894 <HAL_MspInit+0x4c>)
 8002860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002862:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002866:	607b      	str	r3, [r7, #4]
 8002868:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800286a:	2300      	movs	r3, #0
 800286c:	603b      	str	r3, [r7, #0]
 800286e:	4b09      	ldr	r3, [pc, #36]	@ (8002894 <HAL_MspInit+0x4c>)
 8002870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002872:	4a08      	ldr	r2, [pc, #32]	@ (8002894 <HAL_MspInit+0x4c>)
 8002874:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002878:	6413      	str	r3, [r2, #64]	@ 0x40
 800287a:	4b06      	ldr	r3, [pc, #24]	@ (8002894 <HAL_MspInit+0x4c>)
 800287c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002882:	603b      	str	r3, [r7, #0]
 8002884:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002886:	bf00      	nop
 8002888:	370c      	adds	r7, #12
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	40023800 	.word	0x40023800

08002898 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b08a      	sub	sp, #40	@ 0x28
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a0:	f107 0314 	add.w	r3, r7, #20
 80028a4:	2200      	movs	r2, #0
 80028a6:	601a      	str	r2, [r3, #0]
 80028a8:	605a      	str	r2, [r3, #4]
 80028aa:	609a      	str	r2, [r3, #8]
 80028ac:	60da      	str	r2, [r3, #12]
 80028ae:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a19      	ldr	r2, [pc, #100]	@ (800291c <HAL_CAN_MspInit+0x84>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d12c      	bne.n	8002914 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	613b      	str	r3, [r7, #16]
 80028be:	4b18      	ldr	r3, [pc, #96]	@ (8002920 <HAL_CAN_MspInit+0x88>)
 80028c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c2:	4a17      	ldr	r2, [pc, #92]	@ (8002920 <HAL_CAN_MspInit+0x88>)
 80028c4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80028c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80028ca:	4b15      	ldr	r3, [pc, #84]	@ (8002920 <HAL_CAN_MspInit+0x88>)
 80028cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028d2:	613b      	str	r3, [r7, #16]
 80028d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028d6:	2300      	movs	r3, #0
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	4b11      	ldr	r3, [pc, #68]	@ (8002920 <HAL_CAN_MspInit+0x88>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028de:	4a10      	ldr	r2, [pc, #64]	@ (8002920 <HAL_CAN_MspInit+0x88>)
 80028e0:	f043 0301 	orr.w	r3, r3, #1
 80028e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002920 <HAL_CAN_MspInit+0x88>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80028f2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80028f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f8:	2302      	movs	r3, #2
 80028fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fc:	2300      	movs	r3, #0
 80028fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002900:	2303      	movs	r3, #3
 8002902:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002904:	2309      	movs	r3, #9
 8002906:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002908:	f107 0314 	add.w	r3, r7, #20
 800290c:	4619      	mov	r1, r3
 800290e:	4805      	ldr	r0, [pc, #20]	@ (8002924 <HAL_CAN_MspInit+0x8c>)
 8002910:	f000 fc10 	bl	8003134 <HAL_GPIO_Init>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8002914:	bf00      	nop
 8002916:	3728      	adds	r7, #40	@ 0x28
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	40006400 	.word	0x40006400
 8002920:	40023800 	.word	0x40023800
 8002924:	40020000 	.word	0x40020000

08002928 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b08a      	sub	sp, #40	@ 0x28
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002930:	f107 0314 	add.w	r3, r7, #20
 8002934:	2200      	movs	r2, #0
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	605a      	str	r2, [r3, #4]
 800293a:	609a      	str	r2, [r3, #8]
 800293c:	60da      	str	r2, [r3, #12]
 800293e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a19      	ldr	r2, [pc, #100]	@ (80029ac <HAL_I2C_MspInit+0x84>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d12c      	bne.n	80029a4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800294a:	2300      	movs	r3, #0
 800294c:	613b      	str	r3, [r7, #16]
 800294e:	4b18      	ldr	r3, [pc, #96]	@ (80029b0 <HAL_I2C_MspInit+0x88>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002952:	4a17      	ldr	r2, [pc, #92]	@ (80029b0 <HAL_I2C_MspInit+0x88>)
 8002954:	f043 0302 	orr.w	r3, r3, #2
 8002958:	6313      	str	r3, [r2, #48]	@ 0x30
 800295a:	4b15      	ldr	r3, [pc, #84]	@ (80029b0 <HAL_I2C_MspInit+0x88>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	613b      	str	r3, [r7, #16]
 8002964:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002966:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800296a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800296c:	2312      	movs	r3, #18
 800296e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002970:	2300      	movs	r3, #0
 8002972:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002974:	2303      	movs	r3, #3
 8002976:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002978:	2304      	movs	r3, #4
 800297a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800297c:	f107 0314 	add.w	r3, r7, #20
 8002980:	4619      	mov	r1, r3
 8002982:	480c      	ldr	r0, [pc, #48]	@ (80029b4 <HAL_I2C_MspInit+0x8c>)
 8002984:	f000 fbd6 	bl	8003134 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002988:	2300      	movs	r3, #0
 800298a:	60fb      	str	r3, [r7, #12]
 800298c:	4b08      	ldr	r3, [pc, #32]	@ (80029b0 <HAL_I2C_MspInit+0x88>)
 800298e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002990:	4a07      	ldr	r2, [pc, #28]	@ (80029b0 <HAL_I2C_MspInit+0x88>)
 8002992:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002996:	6413      	str	r3, [r2, #64]	@ 0x40
 8002998:	4b05      	ldr	r3, [pc, #20]	@ (80029b0 <HAL_I2C_MspInit+0x88>)
 800299a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029a0:	60fb      	str	r3, [r7, #12]
 80029a2:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80029a4:	bf00      	nop
 80029a6:	3728      	adds	r7, #40	@ 0x28
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	40005400 	.word	0x40005400
 80029b0:	40023800 	.word	0x40023800
 80029b4:	40020400 	.word	0x40020400

080029b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b08a      	sub	sp, #40	@ 0x28
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029c0:	f107 0314 	add.w	r3, r7, #20
 80029c4:	2200      	movs	r2, #0
 80029c6:	601a      	str	r2, [r3, #0]
 80029c8:	605a      	str	r2, [r3, #4]
 80029ca:	609a      	str	r2, [r3, #8]
 80029cc:	60da      	str	r2, [r3, #12]
 80029ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a19      	ldr	r2, [pc, #100]	@ (8002a3c <HAL_SPI_MspInit+0x84>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d12b      	bne.n	8002a32 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80029da:	2300      	movs	r3, #0
 80029dc:	613b      	str	r3, [r7, #16]
 80029de:	4b18      	ldr	r3, [pc, #96]	@ (8002a40 <HAL_SPI_MspInit+0x88>)
 80029e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029e2:	4a17      	ldr	r2, [pc, #92]	@ (8002a40 <HAL_SPI_MspInit+0x88>)
 80029e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80029ea:	4b15      	ldr	r3, [pc, #84]	@ (8002a40 <HAL_SPI_MspInit+0x88>)
 80029ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029f2:	613b      	str	r3, [r7, #16]
 80029f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029f6:	2300      	movs	r3, #0
 80029f8:	60fb      	str	r3, [r7, #12]
 80029fa:	4b11      	ldr	r3, [pc, #68]	@ (8002a40 <HAL_SPI_MspInit+0x88>)
 80029fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fe:	4a10      	ldr	r2, [pc, #64]	@ (8002a40 <HAL_SPI_MspInit+0x88>)
 8002a00:	f043 0301 	orr.w	r3, r3, #1
 8002a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a06:	4b0e      	ldr	r3, [pc, #56]	@ (8002a40 <HAL_SPI_MspInit+0x88>)
 8002a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0a:	f003 0301 	and.w	r3, r3, #1
 8002a0e:	60fb      	str	r3, [r7, #12]
 8002a10:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002a12:	23e0      	movs	r3, #224	@ 0xe0
 8002a14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a16:	2302      	movs	r3, #2
 8002a18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a22:	2305      	movs	r3, #5
 8002a24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a26:	f107 0314 	add.w	r3, r7, #20
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	4805      	ldr	r0, [pc, #20]	@ (8002a44 <HAL_SPI_MspInit+0x8c>)
 8002a2e:	f000 fb81 	bl	8003134 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002a32:	bf00      	nop
 8002a34:	3728      	adds	r7, #40	@ 0x28
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40013000 	.word	0x40013000
 8002a40:	40023800 	.word	0x40023800
 8002a44:	40020000 	.word	0x40020000

08002a48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b08a      	sub	sp, #40	@ 0x28
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a50:	f107 0314 	add.w	r3, r7, #20
 8002a54:	2200      	movs	r2, #0
 8002a56:	601a      	str	r2, [r3, #0]
 8002a58:	605a      	str	r2, [r3, #4]
 8002a5a:	609a      	str	r2, [r3, #8]
 8002a5c:	60da      	str	r2, [r3, #12]
 8002a5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a19      	ldr	r2, [pc, #100]	@ (8002acc <HAL_UART_MspInit+0x84>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d12b      	bne.n	8002ac2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	613b      	str	r3, [r7, #16]
 8002a6e:	4b18      	ldr	r3, [pc, #96]	@ (8002ad0 <HAL_UART_MspInit+0x88>)
 8002a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a72:	4a17      	ldr	r2, [pc, #92]	@ (8002ad0 <HAL_UART_MspInit+0x88>)
 8002a74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a78:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a7a:	4b15      	ldr	r3, [pc, #84]	@ (8002ad0 <HAL_UART_MspInit+0x88>)
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a82:	613b      	str	r3, [r7, #16]
 8002a84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a86:	2300      	movs	r3, #0
 8002a88:	60fb      	str	r3, [r7, #12]
 8002a8a:	4b11      	ldr	r3, [pc, #68]	@ (8002ad0 <HAL_UART_MspInit+0x88>)
 8002a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8e:	4a10      	ldr	r2, [pc, #64]	@ (8002ad0 <HAL_UART_MspInit+0x88>)
 8002a90:	f043 0301 	orr.w	r3, r3, #1
 8002a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a96:	4b0e      	ldr	r3, [pc, #56]	@ (8002ad0 <HAL_UART_MspInit+0x88>)
 8002a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	60fb      	str	r3, [r7, #12]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002aa2:	230c      	movs	r3, #12
 8002aa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ab2:	2307      	movs	r3, #7
 8002ab4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab6:	f107 0314 	add.w	r3, r7, #20
 8002aba:	4619      	mov	r1, r3
 8002abc:	4805      	ldr	r0, [pc, #20]	@ (8002ad4 <HAL_UART_MspInit+0x8c>)
 8002abe:	f000 fb39 	bl	8003134 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002ac2:	bf00      	nop
 8002ac4:	3728      	adds	r7, #40	@ 0x28
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	40004400 	.word	0x40004400
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	40020000 	.word	0x40020000

08002ad8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b08c      	sub	sp, #48	@ 0x30
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002ae8:	2300      	movs	r3, #0
 8002aea:	60bb      	str	r3, [r7, #8]
 8002aec:	4b2f      	ldr	r3, [pc, #188]	@ (8002bac <HAL_InitTick+0xd4>)
 8002aee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af0:	4a2e      	ldr	r2, [pc, #184]	@ (8002bac <HAL_InitTick+0xd4>)
 8002af2:	f043 0301 	orr.w	r3, r3, #1
 8002af6:	6453      	str	r3, [r2, #68]	@ 0x44
 8002af8:	4b2c      	ldr	r3, [pc, #176]	@ (8002bac <HAL_InitTick+0xd4>)
 8002afa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002afc:	f003 0301 	and.w	r3, r3, #1
 8002b00:	60bb      	str	r3, [r7, #8]
 8002b02:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b04:	f107 020c 	add.w	r2, r7, #12
 8002b08:	f107 0310 	add.w	r3, r7, #16
 8002b0c:	4611      	mov	r1, r2
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f000 ff1c 	bl	800394c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002b14:	f000 ff06 	bl	8003924 <HAL_RCC_GetPCLK2Freq>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	005b      	lsls	r3, r3, #1
 8002b1c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b20:	4a23      	ldr	r2, [pc, #140]	@ (8002bb0 <HAL_InitTick+0xd8>)
 8002b22:	fba2 2303 	umull	r2, r3, r2, r3
 8002b26:	0c9b      	lsrs	r3, r3, #18
 8002b28:	3b01      	subs	r3, #1
 8002b2a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002b2c:	4b21      	ldr	r3, [pc, #132]	@ (8002bb4 <HAL_InitTick+0xdc>)
 8002b2e:	4a22      	ldr	r2, [pc, #136]	@ (8002bb8 <HAL_InitTick+0xe0>)
 8002b30:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002b32:	4b20      	ldr	r3, [pc, #128]	@ (8002bb4 <HAL_InitTick+0xdc>)
 8002b34:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002b38:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002b3a:	4a1e      	ldr	r2, [pc, #120]	@ (8002bb4 <HAL_InitTick+0xdc>)
 8002b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b3e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002b40:	4b1c      	ldr	r3, [pc, #112]	@ (8002bb4 <HAL_InitTick+0xdc>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b46:	4b1b      	ldr	r3, [pc, #108]	@ (8002bb4 <HAL_InitTick+0xdc>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b4c:	4b19      	ldr	r3, [pc, #100]	@ (8002bb4 <HAL_InitTick+0xdc>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002b52:	4818      	ldr	r0, [pc, #96]	@ (8002bb4 <HAL_InitTick+0xdc>)
 8002b54:	f002 f9cc 	bl	8004ef0 <HAL_TIM_Base_Init>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002b5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d11b      	bne.n	8002b9e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002b66:	4813      	ldr	r0, [pc, #76]	@ (8002bb4 <HAL_InitTick+0xdc>)
 8002b68:	f002 fa1c 	bl	8004fa4 <HAL_TIM_Base_Start_IT>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002b72:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d111      	bne.n	8002b9e <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002b7a:	2019      	movs	r0, #25
 8002b7c:	f000 facc 	bl	8003118 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2b0f      	cmp	r3, #15
 8002b84:	d808      	bhi.n	8002b98 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002b86:	2200      	movs	r2, #0
 8002b88:	6879      	ldr	r1, [r7, #4]
 8002b8a:	2019      	movs	r0, #25
 8002b8c:	f000 faa8 	bl	80030e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002b90:	4a0a      	ldr	r2, [pc, #40]	@ (8002bbc <HAL_InitTick+0xe4>)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6013      	str	r3, [r2, #0]
 8002b96:	e002      	b.n	8002b9e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002b9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3730      	adds	r7, #48	@ 0x30
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	431bde83 	.word	0x431bde83
 8002bb4:	20000594 	.word	0x20000594
 8002bb8:	40010000 	.word	0x40010000
 8002bbc:	20000010 	.word	0x20000010

08002bc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002bc4:	bf00      	nop
 8002bc6:	e7fd      	b.n	8002bc4 <NMI_Handler+0x4>

08002bc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bcc:	bf00      	nop
 8002bce:	e7fd      	b.n	8002bcc <HardFault_Handler+0x4>

08002bd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bd4:	bf00      	nop
 8002bd6:	e7fd      	b.n	8002bd4 <MemManage_Handler+0x4>

08002bd8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bdc:	bf00      	nop
 8002bde:	e7fd      	b.n	8002bdc <BusFault_Handler+0x4>

08002be0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002be4:	bf00      	nop
 8002be6:	e7fd      	b.n	8002be4 <UsageFault_Handler+0x4>

08002be8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bec:	bf00      	nop
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr

08002bf6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bf6:	b480      	push	{r7}
 8002bf8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bfa:	bf00      	nop
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c08:	bf00      	nop
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr

08002c12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c12:	b480      	push	{r7}
 8002c14:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c16:	bf00      	nop
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c24:	4802      	ldr	r0, [pc, #8]	@ (8002c30 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002c26:	f002 fa2d 	bl	8005084 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002c2a:	bf00      	nop
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	20000594 	.word	0x20000594

08002c34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c38:	4b06      	ldr	r3, [pc, #24]	@ (8002c54 <SystemInit+0x20>)
 8002c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c3e:	4a05      	ldr	r2, [pc, #20]	@ (8002c54 <SystemInit+0x20>)
 8002c40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c48:	bf00      	nop
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	e000ed00 	.word	0xe000ed00

08002c58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002c58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c90 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c5c:	480d      	ldr	r0, [pc, #52]	@ (8002c94 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002c5e:	490e      	ldr	r1, [pc, #56]	@ (8002c98 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002c60:	4a0e      	ldr	r2, [pc, #56]	@ (8002c9c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c64:	e002      	b.n	8002c6c <LoopCopyDataInit>

08002c66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c6a:	3304      	adds	r3, #4

08002c6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c70:	d3f9      	bcc.n	8002c66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c72:	4a0b      	ldr	r2, [pc, #44]	@ (8002ca0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002c74:	4c0b      	ldr	r4, [pc, #44]	@ (8002ca4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002c76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c78:	e001      	b.n	8002c7e <LoopFillZerobss>

08002c7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c7c:	3204      	adds	r2, #4

08002c7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c80:	d3fb      	bcc.n	8002c7a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c82:	f7ff ffd7 	bl	8002c34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c86:	f003 fe7f 	bl	8006988 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c8a:	f7ff fbbb 	bl	8002404 <main>
  bx  lr    
 8002c8e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c98:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002c9c:	080092d8 	.word	0x080092d8
  ldr r2, =_sbss
 8002ca0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002ca4:	20000730 	.word	0x20000730

08002ca8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ca8:	e7fe      	b.n	8002ca8 <ADC_IRQHandler>
	...

08002cac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8002cec <HAL_Init+0x40>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a0d      	ldr	r2, [pc, #52]	@ (8002cec <HAL_Init+0x40>)
 8002cb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002cba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8002cec <HAL_Init+0x40>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a0a      	ldr	r2, [pc, #40]	@ (8002cec <HAL_Init+0x40>)
 8002cc2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002cc6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cc8:	4b08      	ldr	r3, [pc, #32]	@ (8002cec <HAL_Init+0x40>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a07      	ldr	r2, [pc, #28]	@ (8002cec <HAL_Init+0x40>)
 8002cce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cd4:	2003      	movs	r0, #3
 8002cd6:	f000 f9f8 	bl	80030ca <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cda:	200f      	movs	r0, #15
 8002cdc:	f7ff fefc 	bl	8002ad8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ce0:	f7ff fdb2 	bl	8002848 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	40023c00 	.word	0x40023c00

08002cf0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cf4:	4b06      	ldr	r3, [pc, #24]	@ (8002d10 <HAL_IncTick+0x20>)
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	4b06      	ldr	r3, [pc, #24]	@ (8002d14 <HAL_IncTick+0x24>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4413      	add	r3, r2
 8002d00:	4a04      	ldr	r2, [pc, #16]	@ (8002d14 <HAL_IncTick+0x24>)
 8002d02:	6013      	str	r3, [r2, #0]
}
 8002d04:	bf00      	nop
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	20000014 	.word	0x20000014
 8002d14:	200005dc 	.word	0x200005dc

08002d18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d1c:	4b03      	ldr	r3, [pc, #12]	@ (8002d2c <HAL_GetTick+0x14>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	200005dc 	.word	0x200005dc

08002d30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d38:	f7ff ffee 	bl	8002d18 <HAL_GetTick>
 8002d3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d48:	d005      	beq.n	8002d56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d74 <HAL_Delay+0x44>)
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	4413      	add	r3, r2
 8002d54:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d56:	bf00      	nop
 8002d58:	f7ff ffde 	bl	8002d18 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	68fa      	ldr	r2, [r7, #12]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d8f7      	bhi.n	8002d58 <HAL_Delay+0x28>
  {
  }
}
 8002d68:	bf00      	nop
 8002d6a:	bf00      	nop
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	20000014 	.word	0x20000014

08002d78 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b084      	sub	sp, #16
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e0ed      	b.n	8002f66 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d102      	bne.n	8002d9c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7ff fd7e 	bl	8002898 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f042 0201 	orr.w	r2, r2, #1
 8002daa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002dac:	f7ff ffb4 	bl	8002d18 <HAL_GetTick>
 8002db0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002db2:	e012      	b.n	8002dda <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002db4:	f7ff ffb0 	bl	8002d18 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b0a      	cmp	r3, #10
 8002dc0:	d90b      	bls.n	8002dda <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2205      	movs	r2, #5
 8002dd2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e0c5      	b.n	8002f66 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f003 0301 	and.w	r3, r3, #1
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d0e5      	beq.n	8002db4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 0202 	bic.w	r2, r2, #2
 8002df6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002df8:	f7ff ff8e 	bl	8002d18 <HAL_GetTick>
 8002dfc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002dfe:	e012      	b.n	8002e26 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002e00:	f7ff ff8a 	bl	8002d18 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b0a      	cmp	r3, #10
 8002e0c:	d90b      	bls.n	8002e26 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e12:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2205      	movs	r2, #5
 8002e1e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e09f      	b.n	8002f66 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f003 0302 	and.w	r3, r3, #2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d1e5      	bne.n	8002e00 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	7e1b      	ldrb	r3, [r3, #24]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d108      	bne.n	8002e4e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	e007      	b.n	8002e5e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e5c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	7e5b      	ldrb	r3, [r3, #25]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d108      	bne.n	8002e78 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	e007      	b.n	8002e88 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e86:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	7e9b      	ldrb	r3, [r3, #26]
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d108      	bne.n	8002ea2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f042 0220 	orr.w	r2, r2, #32
 8002e9e:	601a      	str	r2, [r3, #0]
 8002ea0:	e007      	b.n	8002eb2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f022 0220 	bic.w	r2, r2, #32
 8002eb0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	7edb      	ldrb	r3, [r3, #27]
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d108      	bne.n	8002ecc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f022 0210 	bic.w	r2, r2, #16
 8002ec8:	601a      	str	r2, [r3, #0]
 8002eca:	e007      	b.n	8002edc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f042 0210 	orr.w	r2, r2, #16
 8002eda:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	7f1b      	ldrb	r3, [r3, #28]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d108      	bne.n	8002ef6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f042 0208 	orr.w	r2, r2, #8
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	e007      	b.n	8002f06 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f022 0208 	bic.w	r2, r2, #8
 8002f04:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	7f5b      	ldrb	r3, [r3, #29]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d108      	bne.n	8002f20 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f042 0204 	orr.w	r2, r2, #4
 8002f1c:	601a      	str	r2, [r3, #0]
 8002f1e:	e007      	b.n	8002f30 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f022 0204 	bic.w	r2, r2, #4
 8002f2e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689a      	ldr	r2, [r3, #8]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	431a      	orrs	r2, r3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	431a      	orrs	r2, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	695b      	ldr	r3, [r3, #20]
 8002f44:	ea42 0103 	orr.w	r1, r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	1e5a      	subs	r2, r3, #1
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	430a      	orrs	r2, r1
 8002f54:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3710      	adds	r7, #16
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
	...

08002f70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b085      	sub	sp, #20
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f003 0307 	and.w	r3, r3, #7
 8002f7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f80:	4b0c      	ldr	r3, [pc, #48]	@ (8002fb4 <__NVIC_SetPriorityGrouping+0x44>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f86:	68ba      	ldr	r2, [r7, #8]
 8002f88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fa2:	4a04      	ldr	r2, [pc, #16]	@ (8002fb4 <__NVIC_SetPriorityGrouping+0x44>)
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	60d3      	str	r3, [r2, #12]
}
 8002fa8:	bf00      	nop
 8002faa:	3714      	adds	r7, #20
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr
 8002fb4:	e000ed00 	.word	0xe000ed00

08002fb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fbc:	4b04      	ldr	r3, [pc, #16]	@ (8002fd0 <__NVIC_GetPriorityGrouping+0x18>)
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	0a1b      	lsrs	r3, r3, #8
 8002fc2:	f003 0307 	and.w	r3, r3, #7
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr
 8002fd0:	e000ed00 	.word	0xe000ed00

08002fd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	4603      	mov	r3, r0
 8002fdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	db0b      	blt.n	8002ffe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fe6:	79fb      	ldrb	r3, [r7, #7]
 8002fe8:	f003 021f 	and.w	r2, r3, #31
 8002fec:	4907      	ldr	r1, [pc, #28]	@ (800300c <__NVIC_EnableIRQ+0x38>)
 8002fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff2:	095b      	lsrs	r3, r3, #5
 8002ff4:	2001      	movs	r0, #1
 8002ff6:	fa00 f202 	lsl.w	r2, r0, r2
 8002ffa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ffe:	bf00      	nop
 8003000:	370c      	adds	r7, #12
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	e000e100 	.word	0xe000e100

08003010 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	4603      	mov	r3, r0
 8003018:	6039      	str	r1, [r7, #0]
 800301a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800301c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003020:	2b00      	cmp	r3, #0
 8003022:	db0a      	blt.n	800303a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	b2da      	uxtb	r2, r3
 8003028:	490c      	ldr	r1, [pc, #48]	@ (800305c <__NVIC_SetPriority+0x4c>)
 800302a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800302e:	0112      	lsls	r2, r2, #4
 8003030:	b2d2      	uxtb	r2, r2
 8003032:	440b      	add	r3, r1
 8003034:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003038:	e00a      	b.n	8003050 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	b2da      	uxtb	r2, r3
 800303e:	4908      	ldr	r1, [pc, #32]	@ (8003060 <__NVIC_SetPriority+0x50>)
 8003040:	79fb      	ldrb	r3, [r7, #7]
 8003042:	f003 030f 	and.w	r3, r3, #15
 8003046:	3b04      	subs	r3, #4
 8003048:	0112      	lsls	r2, r2, #4
 800304a:	b2d2      	uxtb	r2, r2
 800304c:	440b      	add	r3, r1
 800304e:	761a      	strb	r2, [r3, #24]
}
 8003050:	bf00      	nop
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr
 800305c:	e000e100 	.word	0xe000e100
 8003060:	e000ed00 	.word	0xe000ed00

08003064 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003064:	b480      	push	{r7}
 8003066:	b089      	sub	sp, #36	@ 0x24
 8003068:	af00      	add	r7, sp, #0
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	60b9      	str	r1, [r7, #8]
 800306e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f003 0307 	and.w	r3, r3, #7
 8003076:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	f1c3 0307 	rsb	r3, r3, #7
 800307e:	2b04      	cmp	r3, #4
 8003080:	bf28      	it	cs
 8003082:	2304      	movcs	r3, #4
 8003084:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	3304      	adds	r3, #4
 800308a:	2b06      	cmp	r3, #6
 800308c:	d902      	bls.n	8003094 <NVIC_EncodePriority+0x30>
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	3b03      	subs	r3, #3
 8003092:	e000      	b.n	8003096 <NVIC_EncodePriority+0x32>
 8003094:	2300      	movs	r3, #0
 8003096:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003098:	f04f 32ff 	mov.w	r2, #4294967295
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	fa02 f303 	lsl.w	r3, r2, r3
 80030a2:	43da      	mvns	r2, r3
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	401a      	ands	r2, r3
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030ac:	f04f 31ff 	mov.w	r1, #4294967295
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	fa01 f303 	lsl.w	r3, r1, r3
 80030b6:	43d9      	mvns	r1, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030bc:	4313      	orrs	r3, r2
         );
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3724      	adds	r7, #36	@ 0x24
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr

080030ca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b082      	sub	sp, #8
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f7ff ff4c 	bl	8002f70 <__NVIC_SetPriorityGrouping>
}
 80030d8:	bf00      	nop
 80030da:	3708      	adds	r7, #8
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}

080030e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b086      	sub	sp, #24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	4603      	mov	r3, r0
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	607a      	str	r2, [r7, #4]
 80030ec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030ee:	2300      	movs	r3, #0
 80030f0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030f2:	f7ff ff61 	bl	8002fb8 <__NVIC_GetPriorityGrouping>
 80030f6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	68b9      	ldr	r1, [r7, #8]
 80030fc:	6978      	ldr	r0, [r7, #20]
 80030fe:	f7ff ffb1 	bl	8003064 <NVIC_EncodePriority>
 8003102:	4602      	mov	r2, r0
 8003104:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003108:	4611      	mov	r1, r2
 800310a:	4618      	mov	r0, r3
 800310c:	f7ff ff80 	bl	8003010 <__NVIC_SetPriority>
}
 8003110:	bf00      	nop
 8003112:	3718      	adds	r7, #24
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	4603      	mov	r3, r0
 8003120:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003126:	4618      	mov	r0, r3
 8003128:	f7ff ff54 	bl	8002fd4 <__NVIC_EnableIRQ>
}
 800312c:	bf00      	nop
 800312e:	3708      	adds	r7, #8
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003134:	b480      	push	{r7}
 8003136:	b089      	sub	sp, #36	@ 0x24
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800313e:	2300      	movs	r3, #0
 8003140:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003142:	2300      	movs	r3, #0
 8003144:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003146:	2300      	movs	r3, #0
 8003148:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800314a:	2300      	movs	r3, #0
 800314c:	61fb      	str	r3, [r7, #28]
 800314e:	e165      	b.n	800341c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003150:	2201      	movs	r2, #1
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	fa02 f303 	lsl.w	r3, r2, r3
 8003158:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	697a      	ldr	r2, [r7, #20]
 8003160:	4013      	ands	r3, r2
 8003162:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003164:	693a      	ldr	r2, [r7, #16]
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	429a      	cmp	r2, r3
 800316a:	f040 8154 	bne.w	8003416 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	f003 0303 	and.w	r3, r3, #3
 8003176:	2b01      	cmp	r3, #1
 8003178:	d005      	beq.n	8003186 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003182:	2b02      	cmp	r3, #2
 8003184:	d130      	bne.n	80031e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	005b      	lsls	r3, r3, #1
 8003190:	2203      	movs	r2, #3
 8003192:	fa02 f303 	lsl.w	r3, r2, r3
 8003196:	43db      	mvns	r3, r3
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	4013      	ands	r3, r2
 800319c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	68da      	ldr	r2, [r3, #12]
 80031a2:	69fb      	ldr	r3, [r7, #28]
 80031a4:	005b      	lsls	r3, r3, #1
 80031a6:	fa02 f303 	lsl.w	r3, r2, r3
 80031aa:	69ba      	ldr	r2, [r7, #24]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	69ba      	ldr	r2, [r7, #24]
 80031b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031bc:	2201      	movs	r2, #1
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	fa02 f303 	lsl.w	r3, r2, r3
 80031c4:	43db      	mvns	r3, r3
 80031c6:	69ba      	ldr	r2, [r7, #24]
 80031c8:	4013      	ands	r3, r2
 80031ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	091b      	lsrs	r3, r3, #4
 80031d2:	f003 0201 	and.w	r2, r3, #1
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	fa02 f303 	lsl.w	r3, r2, r3
 80031dc:	69ba      	ldr	r2, [r7, #24]
 80031de:	4313      	orrs	r3, r2
 80031e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f003 0303 	and.w	r3, r3, #3
 80031f0:	2b03      	cmp	r3, #3
 80031f2:	d017      	beq.n	8003224 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	2203      	movs	r2, #3
 8003200:	fa02 f303 	lsl.w	r3, r2, r3
 8003204:	43db      	mvns	r3, r3
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	4013      	ands	r3, r2
 800320a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	689a      	ldr	r2, [r3, #8]
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	005b      	lsls	r3, r3, #1
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	69ba      	ldr	r2, [r7, #24]
 800321a:	4313      	orrs	r3, r2
 800321c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f003 0303 	and.w	r3, r3, #3
 800322c:	2b02      	cmp	r3, #2
 800322e:	d123      	bne.n	8003278 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	08da      	lsrs	r2, r3, #3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	3208      	adds	r2, #8
 8003238:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800323c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	f003 0307 	and.w	r3, r3, #7
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	220f      	movs	r2, #15
 8003248:	fa02 f303 	lsl.w	r3, r2, r3
 800324c:	43db      	mvns	r3, r3
 800324e:	69ba      	ldr	r2, [r7, #24]
 8003250:	4013      	ands	r3, r2
 8003252:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	691a      	ldr	r2, [r3, #16]
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	f003 0307 	and.w	r3, r3, #7
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	fa02 f303 	lsl.w	r3, r2, r3
 8003264:	69ba      	ldr	r2, [r7, #24]
 8003266:	4313      	orrs	r3, r2
 8003268:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	08da      	lsrs	r2, r3, #3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	3208      	adds	r2, #8
 8003272:	69b9      	ldr	r1, [r7, #24]
 8003274:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	2203      	movs	r2, #3
 8003284:	fa02 f303 	lsl.w	r3, r2, r3
 8003288:	43db      	mvns	r3, r3
 800328a:	69ba      	ldr	r2, [r7, #24]
 800328c:	4013      	ands	r3, r2
 800328e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	f003 0203 	and.w	r2, r3, #3
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	fa02 f303 	lsl.w	r3, r2, r3
 80032a0:	69ba      	ldr	r2, [r7, #24]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	69ba      	ldr	r2, [r7, #24]
 80032aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	f000 80ae 	beq.w	8003416 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ba:	2300      	movs	r3, #0
 80032bc:	60fb      	str	r3, [r7, #12]
 80032be:	4b5d      	ldr	r3, [pc, #372]	@ (8003434 <HAL_GPIO_Init+0x300>)
 80032c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032c2:	4a5c      	ldr	r2, [pc, #368]	@ (8003434 <HAL_GPIO_Init+0x300>)
 80032c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80032ca:	4b5a      	ldr	r3, [pc, #360]	@ (8003434 <HAL_GPIO_Init+0x300>)
 80032cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032d2:	60fb      	str	r3, [r7, #12]
 80032d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032d6:	4a58      	ldr	r2, [pc, #352]	@ (8003438 <HAL_GPIO_Init+0x304>)
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	089b      	lsrs	r3, r3, #2
 80032dc:	3302      	adds	r3, #2
 80032de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	f003 0303 	and.w	r3, r3, #3
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	220f      	movs	r2, #15
 80032ee:	fa02 f303 	lsl.w	r3, r2, r3
 80032f2:	43db      	mvns	r3, r3
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	4013      	ands	r3, r2
 80032f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a4f      	ldr	r2, [pc, #316]	@ (800343c <HAL_GPIO_Init+0x308>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d025      	beq.n	800334e <HAL_GPIO_Init+0x21a>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a4e      	ldr	r2, [pc, #312]	@ (8003440 <HAL_GPIO_Init+0x30c>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d01f      	beq.n	800334a <HAL_GPIO_Init+0x216>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4a4d      	ldr	r2, [pc, #308]	@ (8003444 <HAL_GPIO_Init+0x310>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d019      	beq.n	8003346 <HAL_GPIO_Init+0x212>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a4c      	ldr	r2, [pc, #304]	@ (8003448 <HAL_GPIO_Init+0x314>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d013      	beq.n	8003342 <HAL_GPIO_Init+0x20e>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a4b      	ldr	r2, [pc, #300]	@ (800344c <HAL_GPIO_Init+0x318>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d00d      	beq.n	800333e <HAL_GPIO_Init+0x20a>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a4a      	ldr	r2, [pc, #296]	@ (8003450 <HAL_GPIO_Init+0x31c>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d007      	beq.n	800333a <HAL_GPIO_Init+0x206>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a49      	ldr	r2, [pc, #292]	@ (8003454 <HAL_GPIO_Init+0x320>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d101      	bne.n	8003336 <HAL_GPIO_Init+0x202>
 8003332:	2306      	movs	r3, #6
 8003334:	e00c      	b.n	8003350 <HAL_GPIO_Init+0x21c>
 8003336:	2307      	movs	r3, #7
 8003338:	e00a      	b.n	8003350 <HAL_GPIO_Init+0x21c>
 800333a:	2305      	movs	r3, #5
 800333c:	e008      	b.n	8003350 <HAL_GPIO_Init+0x21c>
 800333e:	2304      	movs	r3, #4
 8003340:	e006      	b.n	8003350 <HAL_GPIO_Init+0x21c>
 8003342:	2303      	movs	r3, #3
 8003344:	e004      	b.n	8003350 <HAL_GPIO_Init+0x21c>
 8003346:	2302      	movs	r3, #2
 8003348:	e002      	b.n	8003350 <HAL_GPIO_Init+0x21c>
 800334a:	2301      	movs	r3, #1
 800334c:	e000      	b.n	8003350 <HAL_GPIO_Init+0x21c>
 800334e:	2300      	movs	r3, #0
 8003350:	69fa      	ldr	r2, [r7, #28]
 8003352:	f002 0203 	and.w	r2, r2, #3
 8003356:	0092      	lsls	r2, r2, #2
 8003358:	4093      	lsls	r3, r2
 800335a:	69ba      	ldr	r2, [r7, #24]
 800335c:	4313      	orrs	r3, r2
 800335e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003360:	4935      	ldr	r1, [pc, #212]	@ (8003438 <HAL_GPIO_Init+0x304>)
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	089b      	lsrs	r3, r3, #2
 8003366:	3302      	adds	r3, #2
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800336e:	4b3a      	ldr	r3, [pc, #232]	@ (8003458 <HAL_GPIO_Init+0x324>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	43db      	mvns	r3, r3
 8003378:	69ba      	ldr	r2, [r7, #24]
 800337a:	4013      	ands	r3, r2
 800337c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d003      	beq.n	8003392 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800338a:	69ba      	ldr	r2, [r7, #24]
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	4313      	orrs	r3, r2
 8003390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003392:	4a31      	ldr	r2, [pc, #196]	@ (8003458 <HAL_GPIO_Init+0x324>)
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003398:	4b2f      	ldr	r3, [pc, #188]	@ (8003458 <HAL_GPIO_Init+0x324>)
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	43db      	mvns	r3, r3
 80033a2:	69ba      	ldr	r2, [r7, #24]
 80033a4:	4013      	ands	r3, r2
 80033a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d003      	beq.n	80033bc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033bc:	4a26      	ldr	r2, [pc, #152]	@ (8003458 <HAL_GPIO_Init+0x324>)
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033c2:	4b25      	ldr	r3, [pc, #148]	@ (8003458 <HAL_GPIO_Init+0x324>)
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	43db      	mvns	r3, r3
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	4013      	ands	r3, r2
 80033d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d003      	beq.n	80033e6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80033de:	69ba      	ldr	r2, [r7, #24]
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033e6:	4a1c      	ldr	r2, [pc, #112]	@ (8003458 <HAL_GPIO_Init+0x324>)
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003458 <HAL_GPIO_Init+0x324>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	43db      	mvns	r3, r3
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	4013      	ands	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d003      	beq.n	8003410 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003408:	69ba      	ldr	r2, [r7, #24]
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	4313      	orrs	r3, r2
 800340e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003410:	4a11      	ldr	r2, [pc, #68]	@ (8003458 <HAL_GPIO_Init+0x324>)
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	3301      	adds	r3, #1
 800341a:	61fb      	str	r3, [r7, #28]
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	2b0f      	cmp	r3, #15
 8003420:	f67f ae96 	bls.w	8003150 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003424:	bf00      	nop
 8003426:	bf00      	nop
 8003428:	3724      	adds	r7, #36	@ 0x24
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr
 8003432:	bf00      	nop
 8003434:	40023800 	.word	0x40023800
 8003438:	40013800 	.word	0x40013800
 800343c:	40020000 	.word	0x40020000
 8003440:	40020400 	.word	0x40020400
 8003444:	40020800 	.word	0x40020800
 8003448:	40020c00 	.word	0x40020c00
 800344c:	40021000 	.word	0x40021000
 8003450:	40021400 	.word	0x40021400
 8003454:	40021800 	.word	0x40021800
 8003458:	40013c00 	.word	0x40013c00

0800345c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	460b      	mov	r3, r1
 8003466:	807b      	strh	r3, [r7, #2]
 8003468:	4613      	mov	r3, r2
 800346a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800346c:	787b      	ldrb	r3, [r7, #1]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d003      	beq.n	800347a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003472:	887a      	ldrh	r2, [r7, #2]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003478:	e003      	b.n	8003482 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800347a:	887b      	ldrh	r3, [r7, #2]
 800347c:	041a      	lsls	r2, r3, #16
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	619a      	str	r2, [r3, #24]
}
 8003482:	bf00      	nop
 8003484:	370c      	adds	r7, #12
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
	...

08003490 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e12b      	b.n	80036fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d106      	bne.n	80034bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7ff fa36 	bl	8002928 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2224      	movs	r2, #36	@ 0x24
 80034c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f022 0201 	bic.w	r2, r2, #1
 80034d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80034f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80034f4:	f000 fa02 	bl	80038fc <HAL_RCC_GetPCLK1Freq>
 80034f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	4a81      	ldr	r2, [pc, #516]	@ (8003704 <HAL_I2C_Init+0x274>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d807      	bhi.n	8003514 <HAL_I2C_Init+0x84>
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	4a80      	ldr	r2, [pc, #512]	@ (8003708 <HAL_I2C_Init+0x278>)
 8003508:	4293      	cmp	r3, r2
 800350a:	bf94      	ite	ls
 800350c:	2301      	movls	r3, #1
 800350e:	2300      	movhi	r3, #0
 8003510:	b2db      	uxtb	r3, r3
 8003512:	e006      	b.n	8003522 <HAL_I2C_Init+0x92>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	4a7d      	ldr	r2, [pc, #500]	@ (800370c <HAL_I2C_Init+0x27c>)
 8003518:	4293      	cmp	r3, r2
 800351a:	bf94      	ite	ls
 800351c:	2301      	movls	r3, #1
 800351e:	2300      	movhi	r3, #0
 8003520:	b2db      	uxtb	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	d001      	beq.n	800352a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e0e7      	b.n	80036fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	4a78      	ldr	r2, [pc, #480]	@ (8003710 <HAL_I2C_Init+0x280>)
 800352e:	fba2 2303 	umull	r2, r3, r2, r3
 8003532:	0c9b      	lsrs	r3, r3, #18
 8003534:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	68ba      	ldr	r2, [r7, #8]
 8003546:	430a      	orrs	r2, r1
 8003548:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	6a1b      	ldr	r3, [r3, #32]
 8003550:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	4a6a      	ldr	r2, [pc, #424]	@ (8003704 <HAL_I2C_Init+0x274>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d802      	bhi.n	8003564 <HAL_I2C_Init+0xd4>
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	3301      	adds	r3, #1
 8003562:	e009      	b.n	8003578 <HAL_I2C_Init+0xe8>
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800356a:	fb02 f303 	mul.w	r3, r2, r3
 800356e:	4a69      	ldr	r2, [pc, #420]	@ (8003714 <HAL_I2C_Init+0x284>)
 8003570:	fba2 2303 	umull	r2, r3, r2, r3
 8003574:	099b      	lsrs	r3, r3, #6
 8003576:	3301      	adds	r3, #1
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	6812      	ldr	r2, [r2, #0]
 800357c:	430b      	orrs	r3, r1
 800357e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	69db      	ldr	r3, [r3, #28]
 8003586:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800358a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	495c      	ldr	r1, [pc, #368]	@ (8003704 <HAL_I2C_Init+0x274>)
 8003594:	428b      	cmp	r3, r1
 8003596:	d819      	bhi.n	80035cc <HAL_I2C_Init+0x13c>
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	1e59      	subs	r1, r3, #1
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80035a6:	1c59      	adds	r1, r3, #1
 80035a8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80035ac:	400b      	ands	r3, r1
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00a      	beq.n	80035c8 <HAL_I2C_Init+0x138>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	1e59      	subs	r1, r3, #1
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80035c0:	3301      	adds	r3, #1
 80035c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c6:	e051      	b.n	800366c <HAL_I2C_Init+0x1dc>
 80035c8:	2304      	movs	r3, #4
 80035ca:	e04f      	b.n	800366c <HAL_I2C_Init+0x1dc>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d111      	bne.n	80035f8 <HAL_I2C_Init+0x168>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	1e58      	subs	r0, r3, #1
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6859      	ldr	r1, [r3, #4]
 80035dc:	460b      	mov	r3, r1
 80035de:	005b      	lsls	r3, r3, #1
 80035e0:	440b      	add	r3, r1
 80035e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80035e6:	3301      	adds	r3, #1
 80035e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	bf0c      	ite	eq
 80035f0:	2301      	moveq	r3, #1
 80035f2:	2300      	movne	r3, #0
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	e012      	b.n	800361e <HAL_I2C_Init+0x18e>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	1e58      	subs	r0, r3, #1
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6859      	ldr	r1, [r3, #4]
 8003600:	460b      	mov	r3, r1
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	440b      	add	r3, r1
 8003606:	0099      	lsls	r1, r3, #2
 8003608:	440b      	add	r3, r1
 800360a:	fbb0 f3f3 	udiv	r3, r0, r3
 800360e:	3301      	adds	r3, #1
 8003610:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003614:	2b00      	cmp	r3, #0
 8003616:	bf0c      	ite	eq
 8003618:	2301      	moveq	r3, #1
 800361a:	2300      	movne	r3, #0
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <HAL_I2C_Init+0x196>
 8003622:	2301      	movs	r3, #1
 8003624:	e022      	b.n	800366c <HAL_I2C_Init+0x1dc>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d10e      	bne.n	800364c <HAL_I2C_Init+0x1bc>
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	1e58      	subs	r0, r3, #1
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6859      	ldr	r1, [r3, #4]
 8003636:	460b      	mov	r3, r1
 8003638:	005b      	lsls	r3, r3, #1
 800363a:	440b      	add	r3, r1
 800363c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003640:	3301      	adds	r3, #1
 8003642:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003646:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800364a:	e00f      	b.n	800366c <HAL_I2C_Init+0x1dc>
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	1e58      	subs	r0, r3, #1
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6859      	ldr	r1, [r3, #4]
 8003654:	460b      	mov	r3, r1
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	440b      	add	r3, r1
 800365a:	0099      	lsls	r1, r3, #2
 800365c:	440b      	add	r3, r1
 800365e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003662:	3301      	adds	r3, #1
 8003664:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003668:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800366c:	6879      	ldr	r1, [r7, #4]
 800366e:	6809      	ldr	r1, [r1, #0]
 8003670:	4313      	orrs	r3, r2
 8003672:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	69da      	ldr	r2, [r3, #28]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a1b      	ldr	r3, [r3, #32]
 8003686:	431a      	orrs	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	430a      	orrs	r2, r1
 800368e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800369a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	6911      	ldr	r1, [r2, #16]
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	68d2      	ldr	r2, [r2, #12]
 80036a6:	4311      	orrs	r1, r2
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	6812      	ldr	r2, [r2, #0]
 80036ac:	430b      	orrs	r3, r1
 80036ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	695a      	ldr	r2, [r3, #20]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	431a      	orrs	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f042 0201 	orr.w	r2, r2, #1
 80036da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2220      	movs	r2, #32
 80036e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	000186a0 	.word	0x000186a0
 8003708:	001e847f 	.word	0x001e847f
 800370c:	003d08ff 	.word	0x003d08ff
 8003710:	431bde83 	.word	0x431bde83
 8003714:	10624dd3 	.word	0x10624dd3

08003718 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d101      	bne.n	800372c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e0cc      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800372c:	4b68      	ldr	r3, [pc, #416]	@ (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 030f 	and.w	r3, r3, #15
 8003734:	683a      	ldr	r2, [r7, #0]
 8003736:	429a      	cmp	r2, r3
 8003738:	d90c      	bls.n	8003754 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800373a:	4b65      	ldr	r3, [pc, #404]	@ (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 800373c:	683a      	ldr	r2, [r7, #0]
 800373e:	b2d2      	uxtb	r2, r2
 8003740:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003742:	4b63      	ldr	r3, [pc, #396]	@ (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 030f 	and.w	r3, r3, #15
 800374a:	683a      	ldr	r2, [r7, #0]
 800374c:	429a      	cmp	r2, r3
 800374e:	d001      	beq.n	8003754 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e0b8      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0302 	and.w	r3, r3, #2
 800375c:	2b00      	cmp	r3, #0
 800375e:	d020      	beq.n	80037a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0304 	and.w	r3, r3, #4
 8003768:	2b00      	cmp	r3, #0
 800376a:	d005      	beq.n	8003778 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800376c:	4b59      	ldr	r3, [pc, #356]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	4a58      	ldr	r2, [pc, #352]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003772:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003776:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 0308 	and.w	r3, r3, #8
 8003780:	2b00      	cmp	r3, #0
 8003782:	d005      	beq.n	8003790 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003784:	4b53      	ldr	r3, [pc, #332]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	4a52      	ldr	r2, [pc, #328]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800378a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800378e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003790:	4b50      	ldr	r3, [pc, #320]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	494d      	ldr	r1, [pc, #308]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d044      	beq.n	8003838 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d107      	bne.n	80037c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037b6:	4b47      	ldr	r3, [pc, #284]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d119      	bne.n	80037f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e07f      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d003      	beq.n	80037d6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037d2:	2b03      	cmp	r3, #3
 80037d4:	d107      	bne.n	80037e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037d6:	4b3f      	ldr	r3, [pc, #252]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d109      	bne.n	80037f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e06f      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037e6:	4b3b      	ldr	r3, [pc, #236]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d101      	bne.n	80037f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e067      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037f6:	4b37      	ldr	r3, [pc, #220]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f023 0203 	bic.w	r2, r3, #3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	4934      	ldr	r1, [pc, #208]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003804:	4313      	orrs	r3, r2
 8003806:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003808:	f7ff fa86 	bl	8002d18 <HAL_GetTick>
 800380c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800380e:	e00a      	b.n	8003826 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003810:	f7ff fa82 	bl	8002d18 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800381e:	4293      	cmp	r3, r2
 8003820:	d901      	bls.n	8003826 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e04f      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003826:	4b2b      	ldr	r3, [pc, #172]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f003 020c 	and.w	r2, r3, #12
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	429a      	cmp	r2, r3
 8003836:	d1eb      	bne.n	8003810 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003838:	4b25      	ldr	r3, [pc, #148]	@ (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 030f 	and.w	r3, r3, #15
 8003840:	683a      	ldr	r2, [r7, #0]
 8003842:	429a      	cmp	r2, r3
 8003844:	d20c      	bcs.n	8003860 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003846:	4b22      	ldr	r3, [pc, #136]	@ (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003848:	683a      	ldr	r2, [r7, #0]
 800384a:	b2d2      	uxtb	r2, r2
 800384c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800384e:	4b20      	ldr	r3, [pc, #128]	@ (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 030f 	and.w	r3, r3, #15
 8003856:	683a      	ldr	r2, [r7, #0]
 8003858:	429a      	cmp	r2, r3
 800385a:	d001      	beq.n	8003860 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e032      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 0304 	and.w	r3, r3, #4
 8003868:	2b00      	cmp	r3, #0
 800386a:	d008      	beq.n	800387e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800386c:	4b19      	ldr	r3, [pc, #100]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	4916      	ldr	r1, [pc, #88]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800387a:	4313      	orrs	r3, r2
 800387c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0308 	and.w	r3, r3, #8
 8003886:	2b00      	cmp	r3, #0
 8003888:	d009      	beq.n	800389e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800388a:	4b12      	ldr	r3, [pc, #72]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	691b      	ldr	r3, [r3, #16]
 8003896:	00db      	lsls	r3, r3, #3
 8003898:	490e      	ldr	r1, [pc, #56]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800389a:	4313      	orrs	r3, r2
 800389c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800389e:	f000 f887 	bl	80039b0 <HAL_RCC_GetSysClockFreq>
 80038a2:	4602      	mov	r2, r0
 80038a4:	4b0b      	ldr	r3, [pc, #44]	@ (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	091b      	lsrs	r3, r3, #4
 80038aa:	f003 030f 	and.w	r3, r3, #15
 80038ae:	490a      	ldr	r1, [pc, #40]	@ (80038d8 <HAL_RCC_ClockConfig+0x1c0>)
 80038b0:	5ccb      	ldrb	r3, [r1, r3]
 80038b2:	fa22 f303 	lsr.w	r3, r2, r3
 80038b6:	4a09      	ldr	r2, [pc, #36]	@ (80038dc <HAL_RCC_ClockConfig+0x1c4>)
 80038b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80038ba:	4b09      	ldr	r3, [pc, #36]	@ (80038e0 <HAL_RCC_ClockConfig+0x1c8>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4618      	mov	r0, r3
 80038c0:	f7ff f90a 	bl	8002ad8 <HAL_InitTick>

  return HAL_OK;
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3710      	adds	r7, #16
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	40023c00 	.word	0x40023c00
 80038d4:	40023800 	.word	0x40023800
 80038d8:	08008f3c 	.word	0x08008f3c
 80038dc:	2000000c 	.word	0x2000000c
 80038e0:	20000010 	.word	0x20000010

080038e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038e8:	4b03      	ldr	r3, [pc, #12]	@ (80038f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80038ea:	681b      	ldr	r3, [r3, #0]
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr
 80038f6:	bf00      	nop
 80038f8:	2000000c 	.word	0x2000000c

080038fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003900:	f7ff fff0 	bl	80038e4 <HAL_RCC_GetHCLKFreq>
 8003904:	4602      	mov	r2, r0
 8003906:	4b05      	ldr	r3, [pc, #20]	@ (800391c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	0a9b      	lsrs	r3, r3, #10
 800390c:	f003 0307 	and.w	r3, r3, #7
 8003910:	4903      	ldr	r1, [pc, #12]	@ (8003920 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003912:	5ccb      	ldrb	r3, [r1, r3]
 8003914:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003918:	4618      	mov	r0, r3
 800391a:	bd80      	pop	{r7, pc}
 800391c:	40023800 	.word	0x40023800
 8003920:	08008f4c 	.word	0x08008f4c

08003924 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003928:	f7ff ffdc 	bl	80038e4 <HAL_RCC_GetHCLKFreq>
 800392c:	4602      	mov	r2, r0
 800392e:	4b05      	ldr	r3, [pc, #20]	@ (8003944 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	0b5b      	lsrs	r3, r3, #13
 8003934:	f003 0307 	and.w	r3, r3, #7
 8003938:	4903      	ldr	r1, [pc, #12]	@ (8003948 <HAL_RCC_GetPCLK2Freq+0x24>)
 800393a:	5ccb      	ldrb	r3, [r1, r3]
 800393c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003940:	4618      	mov	r0, r3
 8003942:	bd80      	pop	{r7, pc}
 8003944:	40023800 	.word	0x40023800
 8003948:	08008f4c 	.word	0x08008f4c

0800394c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	220f      	movs	r2, #15
 800395a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800395c:	4b12      	ldr	r3, [pc, #72]	@ (80039a8 <HAL_RCC_GetClockConfig+0x5c>)
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	f003 0203 	and.w	r2, r3, #3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003968:	4b0f      	ldr	r3, [pc, #60]	@ (80039a8 <HAL_RCC_GetClockConfig+0x5c>)
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003974:	4b0c      	ldr	r3, [pc, #48]	@ (80039a8 <HAL_RCC_GetClockConfig+0x5c>)
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003980:	4b09      	ldr	r3, [pc, #36]	@ (80039a8 <HAL_RCC_GetClockConfig+0x5c>)
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	08db      	lsrs	r3, r3, #3
 8003986:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800398e:	4b07      	ldr	r3, [pc, #28]	@ (80039ac <HAL_RCC_GetClockConfig+0x60>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 020f 	and.w	r2, r3, #15
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	601a      	str	r2, [r3, #0]
}
 800399a:	bf00      	nop
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr
 80039a6:	bf00      	nop
 80039a8:	40023800 	.word	0x40023800
 80039ac:	40023c00 	.word	0x40023c00

080039b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039b4:	b0ae      	sub	sp, #184	@ 0xb8
 80039b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039b8:	2300      	movs	r3, #0
 80039ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80039be:	2300      	movs	r3, #0
 80039c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80039c4:	2300      	movs	r3, #0
 80039c6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80039ca:	2300      	movs	r3, #0
 80039cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80039d0:	2300      	movs	r3, #0
 80039d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039d6:	4bcb      	ldr	r3, [pc, #812]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0x354>)
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	f003 030c 	and.w	r3, r3, #12
 80039de:	2b0c      	cmp	r3, #12
 80039e0:	f200 8206 	bhi.w	8003df0 <HAL_RCC_GetSysClockFreq+0x440>
 80039e4:	a201      	add	r2, pc, #4	@ (adr r2, 80039ec <HAL_RCC_GetSysClockFreq+0x3c>)
 80039e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ea:	bf00      	nop
 80039ec:	08003a21 	.word	0x08003a21
 80039f0:	08003df1 	.word	0x08003df1
 80039f4:	08003df1 	.word	0x08003df1
 80039f8:	08003df1 	.word	0x08003df1
 80039fc:	08003a29 	.word	0x08003a29
 8003a00:	08003df1 	.word	0x08003df1
 8003a04:	08003df1 	.word	0x08003df1
 8003a08:	08003df1 	.word	0x08003df1
 8003a0c:	08003a31 	.word	0x08003a31
 8003a10:	08003df1 	.word	0x08003df1
 8003a14:	08003df1 	.word	0x08003df1
 8003a18:	08003df1 	.word	0x08003df1
 8003a1c:	08003c21 	.word	0x08003c21
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a20:	4bb9      	ldr	r3, [pc, #740]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x358>)
 8003a22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003a26:	e1e7      	b.n	8003df8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a28:	4bb8      	ldr	r3, [pc, #736]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x35c>)
 8003a2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003a2e:	e1e3      	b.n	8003df8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a30:	4bb4      	ldr	r3, [pc, #720]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a3c:	4bb1      	ldr	r3, [pc, #708]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d071      	beq.n	8003b2c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a48:	4bae      	ldr	r3, [pc, #696]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	099b      	lsrs	r3, r3, #6
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003a54:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003a58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003a5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a60:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a64:	2300      	movs	r3, #0
 8003a66:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003a6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003a6e:	4622      	mov	r2, r4
 8003a70:	462b      	mov	r3, r5
 8003a72:	f04f 0000 	mov.w	r0, #0
 8003a76:	f04f 0100 	mov.w	r1, #0
 8003a7a:	0159      	lsls	r1, r3, #5
 8003a7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a80:	0150      	lsls	r0, r2, #5
 8003a82:	4602      	mov	r2, r0
 8003a84:	460b      	mov	r3, r1
 8003a86:	4621      	mov	r1, r4
 8003a88:	1a51      	subs	r1, r2, r1
 8003a8a:	6439      	str	r1, [r7, #64]	@ 0x40
 8003a8c:	4629      	mov	r1, r5
 8003a8e:	eb63 0301 	sbc.w	r3, r3, r1
 8003a92:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a94:	f04f 0200 	mov.w	r2, #0
 8003a98:	f04f 0300 	mov.w	r3, #0
 8003a9c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003aa0:	4649      	mov	r1, r9
 8003aa2:	018b      	lsls	r3, r1, #6
 8003aa4:	4641      	mov	r1, r8
 8003aa6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003aaa:	4641      	mov	r1, r8
 8003aac:	018a      	lsls	r2, r1, #6
 8003aae:	4641      	mov	r1, r8
 8003ab0:	1a51      	subs	r1, r2, r1
 8003ab2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003ab4:	4649      	mov	r1, r9
 8003ab6:	eb63 0301 	sbc.w	r3, r3, r1
 8003aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003abc:	f04f 0200 	mov.w	r2, #0
 8003ac0:	f04f 0300 	mov.w	r3, #0
 8003ac4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003ac8:	4649      	mov	r1, r9
 8003aca:	00cb      	lsls	r3, r1, #3
 8003acc:	4641      	mov	r1, r8
 8003ace:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ad2:	4641      	mov	r1, r8
 8003ad4:	00ca      	lsls	r2, r1, #3
 8003ad6:	4610      	mov	r0, r2
 8003ad8:	4619      	mov	r1, r3
 8003ada:	4603      	mov	r3, r0
 8003adc:	4622      	mov	r2, r4
 8003ade:	189b      	adds	r3, r3, r2
 8003ae0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ae2:	462b      	mov	r3, r5
 8003ae4:	460a      	mov	r2, r1
 8003ae6:	eb42 0303 	adc.w	r3, r2, r3
 8003aea:	637b      	str	r3, [r7, #52]	@ 0x34
 8003aec:	f04f 0200 	mov.w	r2, #0
 8003af0:	f04f 0300 	mov.w	r3, #0
 8003af4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003af8:	4629      	mov	r1, r5
 8003afa:	024b      	lsls	r3, r1, #9
 8003afc:	4621      	mov	r1, r4
 8003afe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b02:	4621      	mov	r1, r4
 8003b04:	024a      	lsls	r2, r1, #9
 8003b06:	4610      	mov	r0, r2
 8003b08:	4619      	mov	r1, r3
 8003b0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b14:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003b18:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003b1c:	f7fd f8b4 	bl	8000c88 <__aeabi_uldivmod>
 8003b20:	4602      	mov	r2, r0
 8003b22:	460b      	mov	r3, r1
 8003b24:	4613      	mov	r3, r2
 8003b26:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b2a:	e067      	b.n	8003bfc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b2c:	4b75      	ldr	r3, [pc, #468]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	099b      	lsrs	r3, r3, #6
 8003b32:	2200      	movs	r2, #0
 8003b34:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b38:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003b3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003b40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b44:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b46:	2300      	movs	r3, #0
 8003b48:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003b4a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003b4e:	4622      	mov	r2, r4
 8003b50:	462b      	mov	r3, r5
 8003b52:	f04f 0000 	mov.w	r0, #0
 8003b56:	f04f 0100 	mov.w	r1, #0
 8003b5a:	0159      	lsls	r1, r3, #5
 8003b5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b60:	0150      	lsls	r0, r2, #5
 8003b62:	4602      	mov	r2, r0
 8003b64:	460b      	mov	r3, r1
 8003b66:	4621      	mov	r1, r4
 8003b68:	1a51      	subs	r1, r2, r1
 8003b6a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003b6c:	4629      	mov	r1, r5
 8003b6e:	eb63 0301 	sbc.w	r3, r3, r1
 8003b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b74:	f04f 0200 	mov.w	r2, #0
 8003b78:	f04f 0300 	mov.w	r3, #0
 8003b7c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003b80:	4649      	mov	r1, r9
 8003b82:	018b      	lsls	r3, r1, #6
 8003b84:	4641      	mov	r1, r8
 8003b86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b8a:	4641      	mov	r1, r8
 8003b8c:	018a      	lsls	r2, r1, #6
 8003b8e:	4641      	mov	r1, r8
 8003b90:	ebb2 0a01 	subs.w	sl, r2, r1
 8003b94:	4649      	mov	r1, r9
 8003b96:	eb63 0b01 	sbc.w	fp, r3, r1
 8003b9a:	f04f 0200 	mov.w	r2, #0
 8003b9e:	f04f 0300 	mov.w	r3, #0
 8003ba2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003ba6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003baa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003bae:	4692      	mov	sl, r2
 8003bb0:	469b      	mov	fp, r3
 8003bb2:	4623      	mov	r3, r4
 8003bb4:	eb1a 0303 	adds.w	r3, sl, r3
 8003bb8:	623b      	str	r3, [r7, #32]
 8003bba:	462b      	mov	r3, r5
 8003bbc:	eb4b 0303 	adc.w	r3, fp, r3
 8003bc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bc2:	f04f 0200 	mov.w	r2, #0
 8003bc6:	f04f 0300 	mov.w	r3, #0
 8003bca:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003bce:	4629      	mov	r1, r5
 8003bd0:	028b      	lsls	r3, r1, #10
 8003bd2:	4621      	mov	r1, r4
 8003bd4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003bd8:	4621      	mov	r1, r4
 8003bda:	028a      	lsls	r2, r1, #10
 8003bdc:	4610      	mov	r0, r2
 8003bde:	4619      	mov	r1, r3
 8003be0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003be4:	2200      	movs	r2, #0
 8003be6:	673b      	str	r3, [r7, #112]	@ 0x70
 8003be8:	677a      	str	r2, [r7, #116]	@ 0x74
 8003bea:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003bee:	f7fd f84b 	bl	8000c88 <__aeabi_uldivmod>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	460b      	mov	r3, r1
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003bfc:	4b41      	ldr	r3, [pc, #260]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0x354>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	0c1b      	lsrs	r3, r3, #16
 8003c02:	f003 0303 	and.w	r3, r3, #3
 8003c06:	3301      	adds	r3, #1
 8003c08:	005b      	lsls	r3, r3, #1
 8003c0a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003c0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003c12:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003c16:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c1e:	e0eb      	b.n	8003df8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c20:	4b38      	ldr	r3, [pc, #224]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c2c:	4b35      	ldr	r3, [pc, #212]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d06b      	beq.n	8003d10 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c38:	4b32      	ldr	r3, [pc, #200]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	099b      	lsrs	r3, r3, #6
 8003c3e:	2200      	movs	r2, #0
 8003c40:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c42:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003c44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003c46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c4a:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c50:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003c54:	4622      	mov	r2, r4
 8003c56:	462b      	mov	r3, r5
 8003c58:	f04f 0000 	mov.w	r0, #0
 8003c5c:	f04f 0100 	mov.w	r1, #0
 8003c60:	0159      	lsls	r1, r3, #5
 8003c62:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c66:	0150      	lsls	r0, r2, #5
 8003c68:	4602      	mov	r2, r0
 8003c6a:	460b      	mov	r3, r1
 8003c6c:	4621      	mov	r1, r4
 8003c6e:	1a51      	subs	r1, r2, r1
 8003c70:	61b9      	str	r1, [r7, #24]
 8003c72:	4629      	mov	r1, r5
 8003c74:	eb63 0301 	sbc.w	r3, r3, r1
 8003c78:	61fb      	str	r3, [r7, #28]
 8003c7a:	f04f 0200 	mov.w	r2, #0
 8003c7e:	f04f 0300 	mov.w	r3, #0
 8003c82:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003c86:	4659      	mov	r1, fp
 8003c88:	018b      	lsls	r3, r1, #6
 8003c8a:	4651      	mov	r1, sl
 8003c8c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c90:	4651      	mov	r1, sl
 8003c92:	018a      	lsls	r2, r1, #6
 8003c94:	4651      	mov	r1, sl
 8003c96:	ebb2 0801 	subs.w	r8, r2, r1
 8003c9a:	4659      	mov	r1, fp
 8003c9c:	eb63 0901 	sbc.w	r9, r3, r1
 8003ca0:	f04f 0200 	mov.w	r2, #0
 8003ca4:	f04f 0300 	mov.w	r3, #0
 8003ca8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003cac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003cb0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003cb4:	4690      	mov	r8, r2
 8003cb6:	4699      	mov	r9, r3
 8003cb8:	4623      	mov	r3, r4
 8003cba:	eb18 0303 	adds.w	r3, r8, r3
 8003cbe:	613b      	str	r3, [r7, #16]
 8003cc0:	462b      	mov	r3, r5
 8003cc2:	eb49 0303 	adc.w	r3, r9, r3
 8003cc6:	617b      	str	r3, [r7, #20]
 8003cc8:	f04f 0200 	mov.w	r2, #0
 8003ccc:	f04f 0300 	mov.w	r3, #0
 8003cd0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003cd4:	4629      	mov	r1, r5
 8003cd6:	024b      	lsls	r3, r1, #9
 8003cd8:	4621      	mov	r1, r4
 8003cda:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003cde:	4621      	mov	r1, r4
 8003ce0:	024a      	lsls	r2, r1, #9
 8003ce2:	4610      	mov	r0, r2
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003cea:	2200      	movs	r2, #0
 8003cec:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003cee:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003cf0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003cf4:	f7fc ffc8 	bl	8000c88 <__aeabi_uldivmod>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d02:	e065      	b.n	8003dd0 <HAL_RCC_GetSysClockFreq+0x420>
 8003d04:	40023800 	.word	0x40023800
 8003d08:	00f42400 	.word	0x00f42400
 8003d0c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d10:	4b3d      	ldr	r3, [pc, #244]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x458>)
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	099b      	lsrs	r3, r3, #6
 8003d16:	2200      	movs	r2, #0
 8003d18:	4618      	mov	r0, r3
 8003d1a:	4611      	mov	r1, r2
 8003d1c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d20:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d22:	2300      	movs	r3, #0
 8003d24:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d26:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003d2a:	4642      	mov	r2, r8
 8003d2c:	464b      	mov	r3, r9
 8003d2e:	f04f 0000 	mov.w	r0, #0
 8003d32:	f04f 0100 	mov.w	r1, #0
 8003d36:	0159      	lsls	r1, r3, #5
 8003d38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d3c:	0150      	lsls	r0, r2, #5
 8003d3e:	4602      	mov	r2, r0
 8003d40:	460b      	mov	r3, r1
 8003d42:	4641      	mov	r1, r8
 8003d44:	1a51      	subs	r1, r2, r1
 8003d46:	60b9      	str	r1, [r7, #8]
 8003d48:	4649      	mov	r1, r9
 8003d4a:	eb63 0301 	sbc.w	r3, r3, r1
 8003d4e:	60fb      	str	r3, [r7, #12]
 8003d50:	f04f 0200 	mov.w	r2, #0
 8003d54:	f04f 0300 	mov.w	r3, #0
 8003d58:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003d5c:	4659      	mov	r1, fp
 8003d5e:	018b      	lsls	r3, r1, #6
 8003d60:	4651      	mov	r1, sl
 8003d62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d66:	4651      	mov	r1, sl
 8003d68:	018a      	lsls	r2, r1, #6
 8003d6a:	4651      	mov	r1, sl
 8003d6c:	1a54      	subs	r4, r2, r1
 8003d6e:	4659      	mov	r1, fp
 8003d70:	eb63 0501 	sbc.w	r5, r3, r1
 8003d74:	f04f 0200 	mov.w	r2, #0
 8003d78:	f04f 0300 	mov.w	r3, #0
 8003d7c:	00eb      	lsls	r3, r5, #3
 8003d7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d82:	00e2      	lsls	r2, r4, #3
 8003d84:	4614      	mov	r4, r2
 8003d86:	461d      	mov	r5, r3
 8003d88:	4643      	mov	r3, r8
 8003d8a:	18e3      	adds	r3, r4, r3
 8003d8c:	603b      	str	r3, [r7, #0]
 8003d8e:	464b      	mov	r3, r9
 8003d90:	eb45 0303 	adc.w	r3, r5, r3
 8003d94:	607b      	str	r3, [r7, #4]
 8003d96:	f04f 0200 	mov.w	r2, #0
 8003d9a:	f04f 0300 	mov.w	r3, #0
 8003d9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003da2:	4629      	mov	r1, r5
 8003da4:	028b      	lsls	r3, r1, #10
 8003da6:	4621      	mov	r1, r4
 8003da8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003dac:	4621      	mov	r1, r4
 8003dae:	028a      	lsls	r2, r1, #10
 8003db0:	4610      	mov	r0, r2
 8003db2:	4619      	mov	r1, r3
 8003db4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003db8:	2200      	movs	r2, #0
 8003dba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003dbc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003dbe:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003dc2:	f7fc ff61 	bl	8000c88 <__aeabi_uldivmod>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	460b      	mov	r3, r1
 8003dca:	4613      	mov	r3, r2
 8003dcc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003dd0:	4b0d      	ldr	r3, [pc, #52]	@ (8003e08 <HAL_RCC_GetSysClockFreq+0x458>)
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	0f1b      	lsrs	r3, r3, #28
 8003dd6:	f003 0307 	and.w	r3, r3, #7
 8003dda:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003dde:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003de2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003de6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003dee:	e003      	b.n	8003df8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003df0:	4b06      	ldr	r3, [pc, #24]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x45c>)
 8003df2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003df6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003df8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	37b8      	adds	r7, #184	@ 0xb8
 8003e00:	46bd      	mov	sp, r7
 8003e02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e06:	bf00      	nop
 8003e08:	40023800 	.word	0x40023800
 8003e0c:	00f42400 	.word	0x00f42400

08003e10 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b086      	sub	sp, #24
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d101      	bne.n	8003e22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e28d      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0301 	and.w	r3, r3, #1
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	f000 8083 	beq.w	8003f36 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003e30:	4b94      	ldr	r3, [pc, #592]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f003 030c 	and.w	r3, r3, #12
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d019      	beq.n	8003e70 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003e3c:	4b91      	ldr	r3, [pc, #580]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f003 030c 	and.w	r3, r3, #12
        || \
 8003e44:	2b08      	cmp	r3, #8
 8003e46:	d106      	bne.n	8003e56 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003e48:	4b8e      	ldr	r3, [pc, #568]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e54:	d00c      	beq.n	8003e70 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e56:	4b8b      	ldr	r3, [pc, #556]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003e5e:	2b0c      	cmp	r3, #12
 8003e60:	d112      	bne.n	8003e88 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e62:	4b88      	ldr	r3, [pc, #544]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e6a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e6e:	d10b      	bne.n	8003e88 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e70:	4b84      	ldr	r3, [pc, #528]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d05b      	beq.n	8003f34 <HAL_RCC_OscConfig+0x124>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d157      	bne.n	8003f34 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e25a      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e90:	d106      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x90>
 8003e92:	4b7c      	ldr	r3, [pc, #496]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a7b      	ldr	r2, [pc, #492]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003e98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e9c:	6013      	str	r3, [r2, #0]
 8003e9e:	e01d      	b.n	8003edc <HAL_RCC_OscConfig+0xcc>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ea8:	d10c      	bne.n	8003ec4 <HAL_RCC_OscConfig+0xb4>
 8003eaa:	4b76      	ldr	r3, [pc, #472]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a75      	ldr	r2, [pc, #468]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003eb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003eb4:	6013      	str	r3, [r2, #0]
 8003eb6:	4b73      	ldr	r3, [pc, #460]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a72      	ldr	r2, [pc, #456]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003ebc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ec0:	6013      	str	r3, [r2, #0]
 8003ec2:	e00b      	b.n	8003edc <HAL_RCC_OscConfig+0xcc>
 8003ec4:	4b6f      	ldr	r3, [pc, #444]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a6e      	ldr	r2, [pc, #440]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003eca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ece:	6013      	str	r3, [r2, #0]
 8003ed0:	4b6c      	ldr	r3, [pc, #432]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a6b      	ldr	r2, [pc, #428]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003ed6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003eda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d013      	beq.n	8003f0c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee4:	f7fe ff18 	bl	8002d18 <HAL_GetTick>
 8003ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eea:	e008      	b.n	8003efe <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003eec:	f7fe ff14 	bl	8002d18 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	2b64      	cmp	r3, #100	@ 0x64
 8003ef8:	d901      	bls.n	8003efe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e21f      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003efe:	4b61      	ldr	r3, [pc, #388]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d0f0      	beq.n	8003eec <HAL_RCC_OscConfig+0xdc>
 8003f0a:	e014      	b.n	8003f36 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f0c:	f7fe ff04 	bl	8002d18 <HAL_GetTick>
 8003f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f12:	e008      	b.n	8003f26 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f14:	f7fe ff00 	bl	8002d18 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	2b64      	cmp	r3, #100	@ 0x64
 8003f20:	d901      	bls.n	8003f26 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e20b      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f26:	4b57      	ldr	r3, [pc, #348]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d1f0      	bne.n	8003f14 <HAL_RCC_OscConfig+0x104>
 8003f32:	e000      	b.n	8003f36 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0302 	and.w	r3, r3, #2
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d06f      	beq.n	8004022 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003f42:	4b50      	ldr	r3, [pc, #320]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	f003 030c 	and.w	r3, r3, #12
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d017      	beq.n	8003f7e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003f4e:	4b4d      	ldr	r3, [pc, #308]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f003 030c 	and.w	r3, r3, #12
        || \
 8003f56:	2b08      	cmp	r3, #8
 8003f58:	d105      	bne.n	8003f66 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003f5a:	4b4a      	ldr	r3, [pc, #296]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d00b      	beq.n	8003f7e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f66:	4b47      	ldr	r3, [pc, #284]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003f6e:	2b0c      	cmp	r3, #12
 8003f70:	d11c      	bne.n	8003fac <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f72:	4b44      	ldr	r3, [pc, #272]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d116      	bne.n	8003fac <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f7e:	4b41      	ldr	r3, [pc, #260]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0302 	and.w	r3, r3, #2
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d005      	beq.n	8003f96 <HAL_RCC_OscConfig+0x186>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d001      	beq.n	8003f96 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e1d3      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f96:	4b3b      	ldr	r3, [pc, #236]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	00db      	lsls	r3, r3, #3
 8003fa4:	4937      	ldr	r1, [pc, #220]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003faa:	e03a      	b.n	8004022 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d020      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fb4:	4b34      	ldr	r3, [pc, #208]	@ (8004088 <HAL_RCC_OscConfig+0x278>)
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fba:	f7fe fead 	bl	8002d18 <HAL_GetTick>
 8003fbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fc0:	e008      	b.n	8003fd4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fc2:	f7fe fea9 	bl	8002d18 <HAL_GetTick>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d901      	bls.n	8003fd4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e1b4      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fd4:	4b2b      	ldr	r3, [pc, #172]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d0f0      	beq.n	8003fc2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fe0:	4b28      	ldr	r3, [pc, #160]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	691b      	ldr	r3, [r3, #16]
 8003fec:	00db      	lsls	r3, r3, #3
 8003fee:	4925      	ldr	r1, [pc, #148]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	600b      	str	r3, [r1, #0]
 8003ff4:	e015      	b.n	8004022 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ff6:	4b24      	ldr	r3, [pc, #144]	@ (8004088 <HAL_RCC_OscConfig+0x278>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ffc:	f7fe fe8c 	bl	8002d18 <HAL_GetTick>
 8004000:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004002:	e008      	b.n	8004016 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004004:	f7fe fe88 	bl	8002d18 <HAL_GetTick>
 8004008:	4602      	mov	r2, r0
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	1ad3      	subs	r3, r2, r3
 800400e:	2b02      	cmp	r3, #2
 8004010:	d901      	bls.n	8004016 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004012:	2303      	movs	r3, #3
 8004014:	e193      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004016:	4b1b      	ldr	r3, [pc, #108]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0302 	and.w	r3, r3, #2
 800401e:	2b00      	cmp	r3, #0
 8004020:	d1f0      	bne.n	8004004 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0308 	and.w	r3, r3, #8
 800402a:	2b00      	cmp	r3, #0
 800402c:	d036      	beq.n	800409c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	695b      	ldr	r3, [r3, #20]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d016      	beq.n	8004064 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004036:	4b15      	ldr	r3, [pc, #84]	@ (800408c <HAL_RCC_OscConfig+0x27c>)
 8004038:	2201      	movs	r2, #1
 800403a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800403c:	f7fe fe6c 	bl	8002d18 <HAL_GetTick>
 8004040:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004042:	e008      	b.n	8004056 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004044:	f7fe fe68 	bl	8002d18 <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	2b02      	cmp	r3, #2
 8004050:	d901      	bls.n	8004056 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e173      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004056:	4b0b      	ldr	r3, [pc, #44]	@ (8004084 <HAL_RCC_OscConfig+0x274>)
 8004058:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800405a:	f003 0302 	and.w	r3, r3, #2
 800405e:	2b00      	cmp	r3, #0
 8004060:	d0f0      	beq.n	8004044 <HAL_RCC_OscConfig+0x234>
 8004062:	e01b      	b.n	800409c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004064:	4b09      	ldr	r3, [pc, #36]	@ (800408c <HAL_RCC_OscConfig+0x27c>)
 8004066:	2200      	movs	r2, #0
 8004068:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800406a:	f7fe fe55 	bl	8002d18 <HAL_GetTick>
 800406e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004070:	e00e      	b.n	8004090 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004072:	f7fe fe51 	bl	8002d18 <HAL_GetTick>
 8004076:	4602      	mov	r2, r0
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	2b02      	cmp	r3, #2
 800407e:	d907      	bls.n	8004090 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004080:	2303      	movs	r3, #3
 8004082:	e15c      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
 8004084:	40023800 	.word	0x40023800
 8004088:	42470000 	.word	0x42470000
 800408c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004090:	4b8a      	ldr	r3, [pc, #552]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 8004092:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004094:	f003 0302 	and.w	r3, r3, #2
 8004098:	2b00      	cmp	r3, #0
 800409a:	d1ea      	bne.n	8004072 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0304 	and.w	r3, r3, #4
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f000 8097 	beq.w	80041d8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040aa:	2300      	movs	r3, #0
 80040ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040ae:	4b83      	ldr	r3, [pc, #524]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 80040b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d10f      	bne.n	80040da <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040ba:	2300      	movs	r3, #0
 80040bc:	60bb      	str	r3, [r7, #8]
 80040be:	4b7f      	ldr	r3, [pc, #508]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 80040c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c2:	4a7e      	ldr	r2, [pc, #504]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 80040c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80040ca:	4b7c      	ldr	r3, [pc, #496]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 80040cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040d2:	60bb      	str	r3, [r7, #8]
 80040d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040d6:	2301      	movs	r3, #1
 80040d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040da:	4b79      	ldr	r3, [pc, #484]	@ (80042c0 <HAL_RCC_OscConfig+0x4b0>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d118      	bne.n	8004118 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040e6:	4b76      	ldr	r3, [pc, #472]	@ (80042c0 <HAL_RCC_OscConfig+0x4b0>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a75      	ldr	r2, [pc, #468]	@ (80042c0 <HAL_RCC_OscConfig+0x4b0>)
 80040ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040f2:	f7fe fe11 	bl	8002d18 <HAL_GetTick>
 80040f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040f8:	e008      	b.n	800410c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040fa:	f7fe fe0d 	bl	8002d18 <HAL_GetTick>
 80040fe:	4602      	mov	r2, r0
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	1ad3      	subs	r3, r2, r3
 8004104:	2b02      	cmp	r3, #2
 8004106:	d901      	bls.n	800410c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e118      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800410c:	4b6c      	ldr	r3, [pc, #432]	@ (80042c0 <HAL_RCC_OscConfig+0x4b0>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004114:	2b00      	cmp	r3, #0
 8004116:	d0f0      	beq.n	80040fa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	2b01      	cmp	r3, #1
 800411e:	d106      	bne.n	800412e <HAL_RCC_OscConfig+0x31e>
 8004120:	4b66      	ldr	r3, [pc, #408]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 8004122:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004124:	4a65      	ldr	r2, [pc, #404]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 8004126:	f043 0301 	orr.w	r3, r3, #1
 800412a:	6713      	str	r3, [r2, #112]	@ 0x70
 800412c:	e01c      	b.n	8004168 <HAL_RCC_OscConfig+0x358>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	2b05      	cmp	r3, #5
 8004134:	d10c      	bne.n	8004150 <HAL_RCC_OscConfig+0x340>
 8004136:	4b61      	ldr	r3, [pc, #388]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 8004138:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800413a:	4a60      	ldr	r2, [pc, #384]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 800413c:	f043 0304 	orr.w	r3, r3, #4
 8004140:	6713      	str	r3, [r2, #112]	@ 0x70
 8004142:	4b5e      	ldr	r3, [pc, #376]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 8004144:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004146:	4a5d      	ldr	r2, [pc, #372]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 8004148:	f043 0301 	orr.w	r3, r3, #1
 800414c:	6713      	str	r3, [r2, #112]	@ 0x70
 800414e:	e00b      	b.n	8004168 <HAL_RCC_OscConfig+0x358>
 8004150:	4b5a      	ldr	r3, [pc, #360]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 8004152:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004154:	4a59      	ldr	r2, [pc, #356]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 8004156:	f023 0301 	bic.w	r3, r3, #1
 800415a:	6713      	str	r3, [r2, #112]	@ 0x70
 800415c:	4b57      	ldr	r3, [pc, #348]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 800415e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004160:	4a56      	ldr	r2, [pc, #344]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 8004162:	f023 0304 	bic.w	r3, r3, #4
 8004166:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d015      	beq.n	800419c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004170:	f7fe fdd2 	bl	8002d18 <HAL_GetTick>
 8004174:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004176:	e00a      	b.n	800418e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004178:	f7fe fdce 	bl	8002d18 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004186:	4293      	cmp	r3, r2
 8004188:	d901      	bls.n	800418e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e0d7      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800418e:	4b4b      	ldr	r3, [pc, #300]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 8004190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004192:	f003 0302 	and.w	r3, r3, #2
 8004196:	2b00      	cmp	r3, #0
 8004198:	d0ee      	beq.n	8004178 <HAL_RCC_OscConfig+0x368>
 800419a:	e014      	b.n	80041c6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800419c:	f7fe fdbc 	bl	8002d18 <HAL_GetTick>
 80041a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041a2:	e00a      	b.n	80041ba <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041a4:	f7fe fdb8 	bl	8002d18 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d901      	bls.n	80041ba <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e0c1      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041ba:	4b40      	ldr	r3, [pc, #256]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 80041bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041be:	f003 0302 	and.w	r3, r3, #2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d1ee      	bne.n	80041a4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80041c6:	7dfb      	ldrb	r3, [r7, #23]
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d105      	bne.n	80041d8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041cc:	4b3b      	ldr	r3, [pc, #236]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 80041ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d0:	4a3a      	ldr	r2, [pc, #232]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 80041d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	699b      	ldr	r3, [r3, #24]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	f000 80ad 	beq.w	800433c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041e2:	4b36      	ldr	r3, [pc, #216]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f003 030c 	and.w	r3, r3, #12
 80041ea:	2b08      	cmp	r3, #8
 80041ec:	d060      	beq.n	80042b0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	699b      	ldr	r3, [r3, #24]
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d145      	bne.n	8004282 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041f6:	4b33      	ldr	r3, [pc, #204]	@ (80042c4 <HAL_RCC_OscConfig+0x4b4>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041fc:	f7fe fd8c 	bl	8002d18 <HAL_GetTick>
 8004200:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004202:	e008      	b.n	8004216 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004204:	f7fe fd88 	bl	8002d18 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	2b02      	cmp	r3, #2
 8004210:	d901      	bls.n	8004216 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004212:	2303      	movs	r3, #3
 8004214:	e093      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004216:	4b29      	ldr	r3, [pc, #164]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d1f0      	bne.n	8004204 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	69da      	ldr	r2, [r3, #28]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6a1b      	ldr	r3, [r3, #32]
 800422a:	431a      	orrs	r2, r3
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004230:	019b      	lsls	r3, r3, #6
 8004232:	431a      	orrs	r2, r3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004238:	085b      	lsrs	r3, r3, #1
 800423a:	3b01      	subs	r3, #1
 800423c:	041b      	lsls	r3, r3, #16
 800423e:	431a      	orrs	r2, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004244:	061b      	lsls	r3, r3, #24
 8004246:	431a      	orrs	r2, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800424c:	071b      	lsls	r3, r3, #28
 800424e:	491b      	ldr	r1, [pc, #108]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 8004250:	4313      	orrs	r3, r2
 8004252:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004254:	4b1b      	ldr	r3, [pc, #108]	@ (80042c4 <HAL_RCC_OscConfig+0x4b4>)
 8004256:	2201      	movs	r2, #1
 8004258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800425a:	f7fe fd5d 	bl	8002d18 <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004260:	e008      	b.n	8004274 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004262:	f7fe fd59 	bl	8002d18 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	2b02      	cmp	r3, #2
 800426e:	d901      	bls.n	8004274 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004270:	2303      	movs	r3, #3
 8004272:	e064      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004274:	4b11      	ldr	r3, [pc, #68]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800427c:	2b00      	cmp	r3, #0
 800427e:	d0f0      	beq.n	8004262 <HAL_RCC_OscConfig+0x452>
 8004280:	e05c      	b.n	800433c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004282:	4b10      	ldr	r3, [pc, #64]	@ (80042c4 <HAL_RCC_OscConfig+0x4b4>)
 8004284:	2200      	movs	r2, #0
 8004286:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004288:	f7fe fd46 	bl	8002d18 <HAL_GetTick>
 800428c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800428e:	e008      	b.n	80042a2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004290:	f7fe fd42 	bl	8002d18 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	2b02      	cmp	r3, #2
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e04d      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042a2:	4b06      	ldr	r3, [pc, #24]	@ (80042bc <HAL_RCC_OscConfig+0x4ac>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d1f0      	bne.n	8004290 <HAL_RCC_OscConfig+0x480>
 80042ae:	e045      	b.n	800433c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	699b      	ldr	r3, [r3, #24]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d107      	bne.n	80042c8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e040      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
 80042bc:	40023800 	.word	0x40023800
 80042c0:	40007000 	.word	0x40007000
 80042c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80042c8:	4b1f      	ldr	r3, [pc, #124]	@ (8004348 <HAL_RCC_OscConfig+0x538>)
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	699b      	ldr	r3, [r3, #24]
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d030      	beq.n	8004338 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d129      	bne.n	8004338 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d122      	bne.n	8004338 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80042f8:	4013      	ands	r3, r2
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80042fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004300:	4293      	cmp	r3, r2
 8004302:	d119      	bne.n	8004338 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800430e:	085b      	lsrs	r3, r3, #1
 8004310:	3b01      	subs	r3, #1
 8004312:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004314:	429a      	cmp	r2, r3
 8004316:	d10f      	bne.n	8004338 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004322:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004324:	429a      	cmp	r2, r3
 8004326:	d107      	bne.n	8004338 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004332:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004334:	429a      	cmp	r2, r3
 8004336:	d001      	beq.n	800433c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e000      	b.n	800433e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800433c:	2300      	movs	r3, #0
}
 800433e:	4618      	mov	r0, r3
 8004340:	3718      	adds	r7, #24
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	40023800 	.word	0x40023800

0800434c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d101      	bne.n	800435e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e07b      	b.n	8004456 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004362:	2b00      	cmp	r3, #0
 8004364:	d108      	bne.n	8004378 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800436e:	d009      	beq.n	8004384 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	61da      	str	r2, [r3, #28]
 8004376:	e005      	b.n	8004384 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d106      	bne.n	80043a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f7fe fb0a 	bl	80029b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2202      	movs	r2, #2
 80043a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043ba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80043cc:	431a      	orrs	r2, r3
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043d6:	431a      	orrs	r2, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	691b      	ldr	r3, [r3, #16]
 80043dc:	f003 0302 	and.w	r3, r3, #2
 80043e0:	431a      	orrs	r2, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	f003 0301 	and.w	r3, r3, #1
 80043ea:	431a      	orrs	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	699b      	ldr	r3, [r3, #24]
 80043f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043f4:	431a      	orrs	r2, r3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	69db      	ldr	r3, [r3, #28]
 80043fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80043fe:	431a      	orrs	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6a1b      	ldr	r3, [r3, #32]
 8004404:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004408:	ea42 0103 	orr.w	r1, r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004410:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	430a      	orrs	r2, r1
 800441a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	699b      	ldr	r3, [r3, #24]
 8004420:	0c1b      	lsrs	r3, r3, #16
 8004422:	f003 0104 	and.w	r1, r3, #4
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800442a:	f003 0210 	and.w	r2, r3, #16
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	430a      	orrs	r2, r1
 8004434:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	69da      	ldr	r2, [r3, #28]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004444:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3708      	adds	r7, #8
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}

0800445e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800445e:	b580      	push	{r7, lr}
 8004460:	b088      	sub	sp, #32
 8004462:	af00      	add	r7, sp, #0
 8004464:	60f8      	str	r0, [r7, #12]
 8004466:	60b9      	str	r1, [r7, #8]
 8004468:	603b      	str	r3, [r7, #0]
 800446a:	4613      	mov	r3, r2
 800446c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800446e:	f7fe fc53 	bl	8002d18 <HAL_GetTick>
 8004472:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004474:	88fb      	ldrh	r3, [r7, #6]
 8004476:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800447e:	b2db      	uxtb	r3, r3
 8004480:	2b01      	cmp	r3, #1
 8004482:	d001      	beq.n	8004488 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004484:	2302      	movs	r3, #2
 8004486:	e12a      	b.n	80046de <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d002      	beq.n	8004494 <HAL_SPI_Transmit+0x36>
 800448e:	88fb      	ldrh	r3, [r7, #6]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d101      	bne.n	8004498 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e122      	b.n	80046de <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d101      	bne.n	80044a6 <HAL_SPI_Transmit+0x48>
 80044a2:	2302      	movs	r3, #2
 80044a4:	e11b      	b.n	80046de <HAL_SPI_Transmit+0x280>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2201      	movs	r2, #1
 80044aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2203      	movs	r2, #3
 80044b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2200      	movs	r2, #0
 80044ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	68ba      	ldr	r2, [r7, #8]
 80044c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	88fa      	ldrh	r2, [r7, #6]
 80044c6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	88fa      	ldrh	r2, [r7, #6]
 80044cc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2200      	movs	r2, #0
 80044de:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2200      	movs	r2, #0
 80044e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2200      	movs	r2, #0
 80044ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044f4:	d10f      	bne.n	8004516 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004504:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004514:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004520:	2b40      	cmp	r3, #64	@ 0x40
 8004522:	d007      	beq.n	8004534 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004532:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800453c:	d152      	bne.n	80045e4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d002      	beq.n	800454c <HAL_SPI_Transmit+0xee>
 8004546:	8b7b      	ldrh	r3, [r7, #26]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d145      	bne.n	80045d8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004550:	881a      	ldrh	r2, [r3, #0]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800455c:	1c9a      	adds	r2, r3, #2
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004566:	b29b      	uxth	r3, r3
 8004568:	3b01      	subs	r3, #1
 800456a:	b29a      	uxth	r2, r3
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004570:	e032      	b.n	80045d8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	f003 0302 	and.w	r3, r3, #2
 800457c:	2b02      	cmp	r3, #2
 800457e:	d112      	bne.n	80045a6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004584:	881a      	ldrh	r2, [r3, #0]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004590:	1c9a      	adds	r2, r3, #2
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800459a:	b29b      	uxth	r3, r3
 800459c:	3b01      	subs	r3, #1
 800459e:	b29a      	uxth	r2, r3
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80045a4:	e018      	b.n	80045d8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045a6:	f7fe fbb7 	bl	8002d18 <HAL_GetTick>
 80045aa:	4602      	mov	r2, r0
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	1ad3      	subs	r3, r2, r3
 80045b0:	683a      	ldr	r2, [r7, #0]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d803      	bhi.n	80045be <HAL_SPI_Transmit+0x160>
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045bc:	d102      	bne.n	80045c4 <HAL_SPI_Transmit+0x166>
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d109      	bne.n	80045d8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e082      	b.n	80046de <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045dc:	b29b      	uxth	r3, r3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d1c7      	bne.n	8004572 <HAL_SPI_Transmit+0x114>
 80045e2:	e053      	b.n	800468c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d002      	beq.n	80045f2 <HAL_SPI_Transmit+0x194>
 80045ec:	8b7b      	ldrh	r3, [r7, #26]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d147      	bne.n	8004682 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	330c      	adds	r3, #12
 80045fc:	7812      	ldrb	r2, [r2, #0]
 80045fe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004604:	1c5a      	adds	r2, r3, #1
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800460e:	b29b      	uxth	r3, r3
 8004610:	3b01      	subs	r3, #1
 8004612:	b29a      	uxth	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004618:	e033      	b.n	8004682 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f003 0302 	and.w	r3, r3, #2
 8004624:	2b02      	cmp	r3, #2
 8004626:	d113      	bne.n	8004650 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	330c      	adds	r3, #12
 8004632:	7812      	ldrb	r2, [r2, #0]
 8004634:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800463a:	1c5a      	adds	r2, r3, #1
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004644:	b29b      	uxth	r3, r3
 8004646:	3b01      	subs	r3, #1
 8004648:	b29a      	uxth	r2, r3
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800464e:	e018      	b.n	8004682 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004650:	f7fe fb62 	bl	8002d18 <HAL_GetTick>
 8004654:	4602      	mov	r2, r0
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	683a      	ldr	r2, [r7, #0]
 800465c:	429a      	cmp	r2, r3
 800465e:	d803      	bhi.n	8004668 <HAL_SPI_Transmit+0x20a>
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004666:	d102      	bne.n	800466e <HAL_SPI_Transmit+0x210>
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d109      	bne.n	8004682 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e02d      	b.n	80046de <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004686:	b29b      	uxth	r3, r3
 8004688:	2b00      	cmp	r3, #0
 800468a:	d1c6      	bne.n	800461a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800468c:	69fa      	ldr	r2, [r7, #28]
 800468e:	6839      	ldr	r1, [r7, #0]
 8004690:	68f8      	ldr	r0, [r7, #12]
 8004692:	f000 fbd9 	bl	8004e48 <SPI_EndRxTxTransaction>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d002      	beq.n	80046a2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2220      	movs	r2, #32
 80046a0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d10a      	bne.n	80046c0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80046aa:	2300      	movs	r3, #0
 80046ac:	617b      	str	r3, [r7, #20]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	617b      	str	r3, [r7, #20]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	617b      	str	r3, [r7, #20]
 80046be:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d001      	beq.n	80046dc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e000      	b.n	80046de <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80046dc:	2300      	movs	r3, #0
  }
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3720      	adds	r7, #32
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}

080046e6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046e6:	b580      	push	{r7, lr}
 80046e8:	b088      	sub	sp, #32
 80046ea:	af02      	add	r7, sp, #8
 80046ec:	60f8      	str	r0, [r7, #12]
 80046ee:	60b9      	str	r1, [r7, #8]
 80046f0:	603b      	str	r3, [r7, #0]
 80046f2:	4613      	mov	r3, r2
 80046f4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d001      	beq.n	8004706 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004702:	2302      	movs	r3, #2
 8004704:	e104      	b.n	8004910 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800470e:	d112      	bne.n	8004736 <HAL_SPI_Receive+0x50>
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d10e      	bne.n	8004736 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2204      	movs	r2, #4
 800471c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004720:	88fa      	ldrh	r2, [r7, #6]
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	9300      	str	r3, [sp, #0]
 8004726:	4613      	mov	r3, r2
 8004728:	68ba      	ldr	r2, [r7, #8]
 800472a:	68b9      	ldr	r1, [r7, #8]
 800472c:	68f8      	ldr	r0, [r7, #12]
 800472e:	f000 f8f3 	bl	8004918 <HAL_SPI_TransmitReceive>
 8004732:	4603      	mov	r3, r0
 8004734:	e0ec      	b.n	8004910 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004736:	f7fe faef 	bl	8002d18 <HAL_GetTick>
 800473a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d002      	beq.n	8004748 <HAL_SPI_Receive+0x62>
 8004742:	88fb      	ldrh	r3, [r7, #6]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d101      	bne.n	800474c <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e0e1      	b.n	8004910 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004752:	2b01      	cmp	r3, #1
 8004754:	d101      	bne.n	800475a <HAL_SPI_Receive+0x74>
 8004756:	2302      	movs	r3, #2
 8004758:	e0da      	b.n	8004910 <HAL_SPI_Receive+0x22a>
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2201      	movs	r2, #1
 800475e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2204      	movs	r2, #4
 8004766:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2200      	movs	r2, #0
 800476e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	68ba      	ldr	r2, [r7, #8]
 8004774:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	88fa      	ldrh	r2, [r7, #6]
 800477a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	88fa      	ldrh	r2, [r7, #6]
 8004780:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2200      	movs	r2, #0
 800478c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2200      	movs	r2, #0
 8004792:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2200      	movs	r2, #0
 8004798:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2200      	movs	r2, #0
 800479e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047a8:	d10f      	bne.n	80047ca <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80047c8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047d4:	2b40      	cmp	r3, #64	@ 0x40
 80047d6:	d007      	beq.n	80047e8 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80047e6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d170      	bne.n	80048d2 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80047f0:	e035      	b.n	800485e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d115      	bne.n	800482c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f103 020c 	add.w	r2, r3, #12
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800480c:	7812      	ldrb	r2, [r2, #0]
 800480e:	b2d2      	uxtb	r2, r2
 8004810:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004816:	1c5a      	adds	r2, r3, #1
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004820:	b29b      	uxth	r3, r3
 8004822:	3b01      	subs	r3, #1
 8004824:	b29a      	uxth	r2, r3
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800482a:	e018      	b.n	800485e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800482c:	f7fe fa74 	bl	8002d18 <HAL_GetTick>
 8004830:	4602      	mov	r2, r0
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	683a      	ldr	r2, [r7, #0]
 8004838:	429a      	cmp	r2, r3
 800483a:	d803      	bhi.n	8004844 <HAL_SPI_Receive+0x15e>
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004842:	d102      	bne.n	800484a <HAL_SPI_Receive+0x164>
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d109      	bne.n	800485e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2201      	movs	r2, #1
 800484e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e058      	b.n	8004910 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004862:	b29b      	uxth	r3, r3
 8004864:	2b00      	cmp	r3, #0
 8004866:	d1c4      	bne.n	80047f2 <HAL_SPI_Receive+0x10c>
 8004868:	e038      	b.n	80048dc <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	f003 0301 	and.w	r3, r3, #1
 8004874:	2b01      	cmp	r3, #1
 8004876:	d113      	bne.n	80048a0 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68da      	ldr	r2, [r3, #12]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004882:	b292      	uxth	r2, r2
 8004884:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800488a:	1c9a      	adds	r2, r3, #2
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004894:	b29b      	uxth	r3, r3
 8004896:	3b01      	subs	r3, #1
 8004898:	b29a      	uxth	r2, r3
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800489e:	e018      	b.n	80048d2 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048a0:	f7fe fa3a 	bl	8002d18 <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	683a      	ldr	r2, [r7, #0]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d803      	bhi.n	80048b8 <HAL_SPI_Receive+0x1d2>
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048b6:	d102      	bne.n	80048be <HAL_SPI_Receive+0x1d8>
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d109      	bne.n	80048d2 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80048ce:	2303      	movs	r3, #3
 80048d0:	e01e      	b.n	8004910 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d1c6      	bne.n	800486a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048dc:	697a      	ldr	r2, [r7, #20]
 80048de:	6839      	ldr	r1, [r7, #0]
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f000 fa4b 	bl	8004d7c <SPI_EndRxTransaction>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d002      	beq.n	80048f2 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2220      	movs	r2, #32
 80048f0:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004906:	2b00      	cmp	r3, #0
 8004908:	d001      	beq.n	800490e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e000      	b.n	8004910 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800490e:	2300      	movs	r3, #0
  }
}
 8004910:	4618      	mov	r0, r3
 8004912:	3718      	adds	r7, #24
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}

08004918 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b08a      	sub	sp, #40	@ 0x28
 800491c:	af00      	add	r7, sp, #0
 800491e:	60f8      	str	r0, [r7, #12]
 8004920:	60b9      	str	r1, [r7, #8]
 8004922:	607a      	str	r2, [r7, #4]
 8004924:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004926:	2301      	movs	r3, #1
 8004928:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800492a:	f7fe f9f5 	bl	8002d18 <HAL_GetTick>
 800492e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004936:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800493e:	887b      	ldrh	r3, [r7, #2]
 8004940:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004942:	7ffb      	ldrb	r3, [r7, #31]
 8004944:	2b01      	cmp	r3, #1
 8004946:	d00c      	beq.n	8004962 <HAL_SPI_TransmitReceive+0x4a>
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800494e:	d106      	bne.n	800495e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d102      	bne.n	800495e <HAL_SPI_TransmitReceive+0x46>
 8004958:	7ffb      	ldrb	r3, [r7, #31]
 800495a:	2b04      	cmp	r3, #4
 800495c:	d001      	beq.n	8004962 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800495e:	2302      	movs	r3, #2
 8004960:	e17f      	b.n	8004c62 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d005      	beq.n	8004974 <HAL_SPI_TransmitReceive+0x5c>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d002      	beq.n	8004974 <HAL_SPI_TransmitReceive+0x5c>
 800496e:	887b      	ldrh	r3, [r7, #2]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d101      	bne.n	8004978 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e174      	b.n	8004c62 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800497e:	2b01      	cmp	r3, #1
 8004980:	d101      	bne.n	8004986 <HAL_SPI_TransmitReceive+0x6e>
 8004982:	2302      	movs	r3, #2
 8004984:	e16d      	b.n	8004c62 <HAL_SPI_TransmitReceive+0x34a>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b04      	cmp	r3, #4
 8004998:	d003      	beq.n	80049a2 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2205      	movs	r2, #5
 800499e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	887a      	ldrh	r2, [r7, #2]
 80049b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	887a      	ldrh	r2, [r7, #2]
 80049b8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	68ba      	ldr	r2, [r7, #8]
 80049be:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	887a      	ldrh	r2, [r7, #2]
 80049c4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	887a      	ldrh	r2, [r7, #2]
 80049ca:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2200      	movs	r2, #0
 80049d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2200      	movs	r2, #0
 80049d6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049e2:	2b40      	cmp	r3, #64	@ 0x40
 80049e4:	d007      	beq.n	80049f6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80049f4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049fe:	d17e      	bne.n	8004afe <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d002      	beq.n	8004a0e <HAL_SPI_TransmitReceive+0xf6>
 8004a08:	8afb      	ldrh	r3, [r7, #22]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d16c      	bne.n	8004ae8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a12:	881a      	ldrh	r2, [r3, #0]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a1e:	1c9a      	adds	r2, r3, #2
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	3b01      	subs	r3, #1
 8004a2c:	b29a      	uxth	r2, r3
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a32:	e059      	b.n	8004ae8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d11b      	bne.n	8004a7a <HAL_SPI_TransmitReceive+0x162>
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d016      	beq.n	8004a7a <HAL_SPI_TransmitReceive+0x162>
 8004a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d113      	bne.n	8004a7a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a56:	881a      	ldrh	r2, [r3, #0]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a62:	1c9a      	adds	r2, r3, #2
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a6c:	b29b      	uxth	r3, r3
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a76:	2300      	movs	r3, #0
 8004a78:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	f003 0301 	and.w	r3, r3, #1
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d119      	bne.n	8004abc <HAL_SPI_TransmitReceive+0x1a4>
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a8c:	b29b      	uxth	r3, r3
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d014      	beq.n	8004abc <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	68da      	ldr	r2, [r3, #12]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a9c:	b292      	uxth	r2, r2
 8004a9e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa4:	1c9a      	adds	r2, r3, #2
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004abc:	f7fe f92c 	bl	8002d18 <HAL_GetTick>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	6a3b      	ldr	r3, [r7, #32]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d80d      	bhi.n	8004ae8 <HAL_SPI_TransmitReceive+0x1d0>
 8004acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ad2:	d009      	beq.n	8004ae8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004ae4:	2303      	movs	r3, #3
 8004ae6:	e0bc      	b.n	8004c62 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d1a0      	bne.n	8004a34 <HAL_SPI_TransmitReceive+0x11c>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d19b      	bne.n	8004a34 <HAL_SPI_TransmitReceive+0x11c>
 8004afc:	e082      	b.n	8004c04 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d002      	beq.n	8004b0c <HAL_SPI_TransmitReceive+0x1f4>
 8004b06:	8afb      	ldrh	r3, [r7, #22]
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d171      	bne.n	8004bf0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	330c      	adds	r3, #12
 8004b16:	7812      	ldrb	r2, [r2, #0]
 8004b18:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b1e:	1c5a      	adds	r2, r3, #1
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b28:	b29b      	uxth	r3, r3
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b32:	e05d      	b.n	8004bf0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d11c      	bne.n	8004b7c <HAL_SPI_TransmitReceive+0x264>
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d017      	beq.n	8004b7c <HAL_SPI_TransmitReceive+0x264>
 8004b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d114      	bne.n	8004b7c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	330c      	adds	r3, #12
 8004b5c:	7812      	ldrb	r2, [r2, #0]
 8004b5e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b64:	1c5a      	adds	r2, r3, #1
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	3b01      	subs	r3, #1
 8004b72:	b29a      	uxth	r2, r3
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f003 0301 	and.w	r3, r3, #1
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d119      	bne.n	8004bbe <HAL_SPI_TransmitReceive+0x2a6>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d014      	beq.n	8004bbe <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68da      	ldr	r2, [r3, #12]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b9e:	b2d2      	uxtb	r2, r2
 8004ba0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba6:	1c5a      	adds	r2, r3, #1
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	3b01      	subs	r3, #1
 8004bb4:	b29a      	uxth	r2, r3
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004bbe:	f7fe f8ab 	bl	8002d18 <HAL_GetTick>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	6a3b      	ldr	r3, [r7, #32]
 8004bc6:	1ad3      	subs	r3, r2, r3
 8004bc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d803      	bhi.n	8004bd6 <HAL_SPI_TransmitReceive+0x2be>
 8004bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd4:	d102      	bne.n	8004bdc <HAL_SPI_TransmitReceive+0x2c4>
 8004bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d109      	bne.n	8004bf0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	e038      	b.n	8004c62 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d19c      	bne.n	8004b34 <HAL_SPI_TransmitReceive+0x21c>
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d197      	bne.n	8004b34 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c04:	6a3a      	ldr	r2, [r7, #32]
 8004c06:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004c08:	68f8      	ldr	r0, [r7, #12]
 8004c0a:	f000 f91d 	bl	8004e48 <SPI_EndRxTxTransaction>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d008      	beq.n	8004c26 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2220      	movs	r2, #32
 8004c18:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e01d      	b.n	8004c62 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d10a      	bne.n	8004c44 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c2e:	2300      	movs	r3, #0
 8004c30:	613b      	str	r3, [r7, #16]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	613b      	str	r3, [r7, #16]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	613b      	str	r3, [r7, #16]
 8004c42:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d001      	beq.n	8004c60 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e000      	b.n	8004c62 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004c60:	2300      	movs	r3, #0
  }
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3728      	adds	r7, #40	@ 0x28
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
	...

08004c6c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b088      	sub	sp, #32
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	603b      	str	r3, [r7, #0]
 8004c78:	4613      	mov	r3, r2
 8004c7a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c7c:	f7fe f84c 	bl	8002d18 <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c84:	1a9b      	subs	r3, r3, r2
 8004c86:	683a      	ldr	r2, [r7, #0]
 8004c88:	4413      	add	r3, r2
 8004c8a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c8c:	f7fe f844 	bl	8002d18 <HAL_GetTick>
 8004c90:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c92:	4b39      	ldr	r3, [pc, #228]	@ (8004d78 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	015b      	lsls	r3, r3, #5
 8004c98:	0d1b      	lsrs	r3, r3, #20
 8004c9a:	69fa      	ldr	r2, [r7, #28]
 8004c9c:	fb02 f303 	mul.w	r3, r2, r3
 8004ca0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ca2:	e054      	b.n	8004d4e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004caa:	d050      	beq.n	8004d4e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004cac:	f7fe f834 	bl	8002d18 <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	69fa      	ldr	r2, [r7, #28]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d902      	bls.n	8004cc2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d13d      	bne.n	8004d3e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	685a      	ldr	r2, [r3, #4]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004cd0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cda:	d111      	bne.n	8004d00 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ce4:	d004      	beq.n	8004cf0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cee:	d107      	bne.n	8004d00 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cfe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d08:	d10f      	bne.n	8004d2a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d18:	601a      	str	r2, [r3, #0]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d28:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2200      	movs	r2, #0
 8004d36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e017      	b.n	8004d6e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d101      	bne.n	8004d48 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004d44:	2300      	movs	r3, #0
 8004d46:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	689a      	ldr	r2, [r3, #8]
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	4013      	ands	r3, r2
 8004d58:	68ba      	ldr	r2, [r7, #8]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	bf0c      	ite	eq
 8004d5e:	2301      	moveq	r3, #1
 8004d60:	2300      	movne	r3, #0
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	461a      	mov	r2, r3
 8004d66:	79fb      	ldrb	r3, [r7, #7]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d19b      	bne.n	8004ca4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d6c:	2300      	movs	r3, #0
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3720      	adds	r7, #32
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	bf00      	nop
 8004d78:	2000000c 	.word	0x2000000c

08004d7c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b086      	sub	sp, #24
 8004d80:	af02      	add	r7, sp, #8
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d90:	d111      	bne.n	8004db6 <SPI_EndRxTransaction+0x3a>
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d9a:	d004      	beq.n	8004da6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004da4:	d107      	bne.n	8004db6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004db4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004dbe:	d12a      	bne.n	8004e16 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dc8:	d012      	beq.n	8004df0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	9300      	str	r3, [sp, #0]
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	2180      	movs	r1, #128	@ 0x80
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	f7ff ff49 	bl	8004c6c <SPI_WaitFlagStateUntilTimeout>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d02d      	beq.n	8004e3c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004de4:	f043 0220 	orr.w	r2, r3, #32
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e026      	b.n	8004e3e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	9300      	str	r3, [sp, #0]
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	2200      	movs	r2, #0
 8004df8:	2101      	movs	r1, #1
 8004dfa:	68f8      	ldr	r0, [r7, #12]
 8004dfc:	f7ff ff36 	bl	8004c6c <SPI_WaitFlagStateUntilTimeout>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d01a      	beq.n	8004e3c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e0a:	f043 0220 	orr.w	r2, r3, #32
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e013      	b.n	8004e3e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	9300      	str	r3, [sp, #0]
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	2101      	movs	r1, #1
 8004e20:	68f8      	ldr	r0, [r7, #12]
 8004e22:	f7ff ff23 	bl	8004c6c <SPI_WaitFlagStateUntilTimeout>
 8004e26:	4603      	mov	r3, r0
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d007      	beq.n	8004e3c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e30:	f043 0220 	orr.w	r2, r3, #32
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	e000      	b.n	8004e3e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004e3c:	2300      	movs	r3, #0
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3710      	adds	r7, #16
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
	...

08004e48 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b088      	sub	sp, #32
 8004e4c:	af02      	add	r7, sp, #8
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	9300      	str	r3, [sp, #0]
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	2102      	movs	r1, #2
 8004e5e:	68f8      	ldr	r0, [r7, #12]
 8004e60:	f7ff ff04 	bl	8004c6c <SPI_WaitFlagStateUntilTimeout>
 8004e64:	4603      	mov	r3, r0
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d007      	beq.n	8004e7a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e6e:	f043 0220 	orr.w	r2, r3, #32
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e032      	b.n	8004ee0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004e7a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ee8 <SPI_EndRxTxTransaction+0xa0>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a1b      	ldr	r2, [pc, #108]	@ (8004eec <SPI_EndRxTxTransaction+0xa4>)
 8004e80:	fba2 2303 	umull	r2, r3, r2, r3
 8004e84:	0d5b      	lsrs	r3, r3, #21
 8004e86:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004e8a:	fb02 f303 	mul.w	r3, r2, r3
 8004e8e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e98:	d112      	bne.n	8004ec0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	9300      	str	r3, [sp, #0]
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	2180      	movs	r1, #128	@ 0x80
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f7ff fee1 	bl	8004c6c <SPI_WaitFlagStateUntilTimeout>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d016      	beq.n	8004ede <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eb4:	f043 0220 	orr.w	r2, r3, #32
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	e00f      	b.n	8004ee0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d00a      	beq.n	8004edc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	3b01      	subs	r3, #1
 8004eca:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ed6:	2b80      	cmp	r3, #128	@ 0x80
 8004ed8:	d0f2      	beq.n	8004ec0 <SPI_EndRxTxTransaction+0x78>
 8004eda:	e000      	b.n	8004ede <SPI_EndRxTxTransaction+0x96>
        break;
 8004edc:	bf00      	nop
  }

  return HAL_OK;
 8004ede:	2300      	movs	r3, #0
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3718      	adds	r7, #24
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}
 8004ee8:	2000000c 	.word	0x2000000c
 8004eec:	165e9f81 	.word	0x165e9f81

08004ef0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b082      	sub	sp, #8
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d101      	bne.n	8004f02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e041      	b.n	8004f86 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d106      	bne.n	8004f1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2200      	movs	r2, #0
 8004f12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f000 f839 	bl	8004f8e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2202      	movs	r2, #2
 8004f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	3304      	adds	r3, #4
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	4610      	mov	r0, r2
 8004f30:	f000 f9c0 	bl	80052b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2201      	movs	r2, #1
 8004f68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f84:	2300      	movs	r3, #0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3708      	adds	r7, #8
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}

08004f8e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004f8e:	b480      	push	{r7}
 8004f90:	b083      	sub	sp, #12
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004f96:	bf00      	nop
 8004f98:	370c      	adds	r7, #12
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr
	...

08004fa4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b085      	sub	sp, #20
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d001      	beq.n	8004fbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e04e      	b.n	800505a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	68da      	ldr	r2, [r3, #12]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f042 0201 	orr.w	r2, r2, #1
 8004fd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a23      	ldr	r2, [pc, #140]	@ (8005068 <HAL_TIM_Base_Start_IT+0xc4>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d022      	beq.n	8005024 <HAL_TIM_Base_Start_IT+0x80>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fe6:	d01d      	beq.n	8005024 <HAL_TIM_Base_Start_IT+0x80>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a1f      	ldr	r2, [pc, #124]	@ (800506c <HAL_TIM_Base_Start_IT+0xc8>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d018      	beq.n	8005024 <HAL_TIM_Base_Start_IT+0x80>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a1e      	ldr	r2, [pc, #120]	@ (8005070 <HAL_TIM_Base_Start_IT+0xcc>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d013      	beq.n	8005024 <HAL_TIM_Base_Start_IT+0x80>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a1c      	ldr	r2, [pc, #112]	@ (8005074 <HAL_TIM_Base_Start_IT+0xd0>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d00e      	beq.n	8005024 <HAL_TIM_Base_Start_IT+0x80>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a1b      	ldr	r2, [pc, #108]	@ (8005078 <HAL_TIM_Base_Start_IT+0xd4>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d009      	beq.n	8005024 <HAL_TIM_Base_Start_IT+0x80>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a19      	ldr	r2, [pc, #100]	@ (800507c <HAL_TIM_Base_Start_IT+0xd8>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d004      	beq.n	8005024 <HAL_TIM_Base_Start_IT+0x80>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a18      	ldr	r2, [pc, #96]	@ (8005080 <HAL_TIM_Base_Start_IT+0xdc>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d111      	bne.n	8005048 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f003 0307 	and.w	r3, r3, #7
 800502e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2b06      	cmp	r3, #6
 8005034:	d010      	beq.n	8005058 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f042 0201 	orr.w	r2, r2, #1
 8005044:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005046:	e007      	b.n	8005058 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f042 0201 	orr.w	r2, r2, #1
 8005056:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005058:	2300      	movs	r3, #0
}
 800505a:	4618      	mov	r0, r3
 800505c:	3714      	adds	r7, #20
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	40010000 	.word	0x40010000
 800506c:	40000400 	.word	0x40000400
 8005070:	40000800 	.word	0x40000800
 8005074:	40000c00 	.word	0x40000c00
 8005078:	40010400 	.word	0x40010400
 800507c:	40014000 	.word	0x40014000
 8005080:	40001800 	.word	0x40001800

08005084 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b084      	sub	sp, #16
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	691b      	ldr	r3, [r3, #16]
 800509a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	f003 0302 	and.w	r3, r3, #2
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d020      	beq.n	80050e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f003 0302 	and.w	r3, r3, #2
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d01b      	beq.n	80050e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f06f 0202 	mvn.w	r2, #2
 80050b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2201      	movs	r2, #1
 80050be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	f003 0303 	and.w	r3, r3, #3
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d003      	beq.n	80050d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 f8d2 	bl	8005278 <HAL_TIM_IC_CaptureCallback>
 80050d4:	e005      	b.n	80050e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 f8c4 	bl	8005264 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 f8d5 	bl	800528c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	f003 0304 	and.w	r3, r3, #4
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d020      	beq.n	8005134 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	f003 0304 	and.w	r3, r3, #4
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d01b      	beq.n	8005134 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f06f 0204 	mvn.w	r2, #4
 8005104:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2202      	movs	r2, #2
 800510a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	699b      	ldr	r3, [r3, #24]
 8005112:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005116:	2b00      	cmp	r3, #0
 8005118:	d003      	beq.n	8005122 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 f8ac 	bl	8005278 <HAL_TIM_IC_CaptureCallback>
 8005120:	e005      	b.n	800512e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 f89e 	bl	8005264 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f000 f8af 	bl	800528c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	f003 0308 	and.w	r3, r3, #8
 800513a:	2b00      	cmp	r3, #0
 800513c:	d020      	beq.n	8005180 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	f003 0308 	and.w	r3, r3, #8
 8005144:	2b00      	cmp	r3, #0
 8005146:	d01b      	beq.n	8005180 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f06f 0208 	mvn.w	r2, #8
 8005150:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2204      	movs	r2, #4
 8005156:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	69db      	ldr	r3, [r3, #28]
 800515e:	f003 0303 	and.w	r3, r3, #3
 8005162:	2b00      	cmp	r3, #0
 8005164:	d003      	beq.n	800516e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f000 f886 	bl	8005278 <HAL_TIM_IC_CaptureCallback>
 800516c:	e005      	b.n	800517a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 f878 	bl	8005264 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f000 f889 	bl	800528c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	f003 0310 	and.w	r3, r3, #16
 8005186:	2b00      	cmp	r3, #0
 8005188:	d020      	beq.n	80051cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f003 0310 	and.w	r3, r3, #16
 8005190:	2b00      	cmp	r3, #0
 8005192:	d01b      	beq.n	80051cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f06f 0210 	mvn.w	r2, #16
 800519c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2208      	movs	r2, #8
 80051a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	69db      	ldr	r3, [r3, #28]
 80051aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d003      	beq.n	80051ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f000 f860 	bl	8005278 <HAL_TIM_IC_CaptureCallback>
 80051b8:	e005      	b.n	80051c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f000 f852 	bl	8005264 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f000 f863 	bl	800528c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2200      	movs	r2, #0
 80051ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d00c      	beq.n	80051f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f003 0301 	and.w	r3, r3, #1
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d007      	beq.n	80051f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f06f 0201 	mvn.w	r2, #1
 80051e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f7fd fb14 	bl	8002818 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00c      	beq.n	8005214 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005200:	2b00      	cmp	r3, #0
 8005202:	d007      	beq.n	8005214 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800520c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f000 f906 	bl	8005420 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800521a:	2b00      	cmp	r3, #0
 800521c:	d00c      	beq.n	8005238 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005224:	2b00      	cmp	r3, #0
 8005226:	d007      	beq.n	8005238 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005230:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 f834 	bl	80052a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	f003 0320 	and.w	r3, r3, #32
 800523e:	2b00      	cmp	r3, #0
 8005240:	d00c      	beq.n	800525c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f003 0320 	and.w	r3, r3, #32
 8005248:	2b00      	cmp	r3, #0
 800524a:	d007      	beq.n	800525c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f06f 0220 	mvn.w	r2, #32
 8005254:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f000 f8d8 	bl	800540c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800525c:	bf00      	nop
 800525e:	3710      	adds	r7, #16
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}

08005264 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005264:	b480      	push	{r7}
 8005266:	b083      	sub	sp, #12
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800526c:	bf00      	nop
 800526e:	370c      	adds	r7, #12
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr

08005278 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005280:	bf00      	nop
 8005282:	370c      	adds	r7, #12
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr

0800528c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr

080052a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80052a8:	bf00      	nop
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b085      	sub	sp, #20
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a46      	ldr	r2, [pc, #280]	@ (80053e0 <TIM_Base_SetConfig+0x12c>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d013      	beq.n	80052f4 <TIM_Base_SetConfig+0x40>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052d2:	d00f      	beq.n	80052f4 <TIM_Base_SetConfig+0x40>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4a43      	ldr	r2, [pc, #268]	@ (80053e4 <TIM_Base_SetConfig+0x130>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d00b      	beq.n	80052f4 <TIM_Base_SetConfig+0x40>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	4a42      	ldr	r2, [pc, #264]	@ (80053e8 <TIM_Base_SetConfig+0x134>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d007      	beq.n	80052f4 <TIM_Base_SetConfig+0x40>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	4a41      	ldr	r2, [pc, #260]	@ (80053ec <TIM_Base_SetConfig+0x138>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d003      	beq.n	80052f4 <TIM_Base_SetConfig+0x40>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	4a40      	ldr	r2, [pc, #256]	@ (80053f0 <TIM_Base_SetConfig+0x13c>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d108      	bne.n	8005306 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	4313      	orrs	r3, r2
 8005304:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a35      	ldr	r2, [pc, #212]	@ (80053e0 <TIM_Base_SetConfig+0x12c>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d02b      	beq.n	8005366 <TIM_Base_SetConfig+0xb2>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005314:	d027      	beq.n	8005366 <TIM_Base_SetConfig+0xb2>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a32      	ldr	r2, [pc, #200]	@ (80053e4 <TIM_Base_SetConfig+0x130>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d023      	beq.n	8005366 <TIM_Base_SetConfig+0xb2>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a31      	ldr	r2, [pc, #196]	@ (80053e8 <TIM_Base_SetConfig+0x134>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d01f      	beq.n	8005366 <TIM_Base_SetConfig+0xb2>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a30      	ldr	r2, [pc, #192]	@ (80053ec <TIM_Base_SetConfig+0x138>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d01b      	beq.n	8005366 <TIM_Base_SetConfig+0xb2>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a2f      	ldr	r2, [pc, #188]	@ (80053f0 <TIM_Base_SetConfig+0x13c>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d017      	beq.n	8005366 <TIM_Base_SetConfig+0xb2>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a2e      	ldr	r2, [pc, #184]	@ (80053f4 <TIM_Base_SetConfig+0x140>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d013      	beq.n	8005366 <TIM_Base_SetConfig+0xb2>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a2d      	ldr	r2, [pc, #180]	@ (80053f8 <TIM_Base_SetConfig+0x144>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d00f      	beq.n	8005366 <TIM_Base_SetConfig+0xb2>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a2c      	ldr	r2, [pc, #176]	@ (80053fc <TIM_Base_SetConfig+0x148>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d00b      	beq.n	8005366 <TIM_Base_SetConfig+0xb2>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a2b      	ldr	r2, [pc, #172]	@ (8005400 <TIM_Base_SetConfig+0x14c>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d007      	beq.n	8005366 <TIM_Base_SetConfig+0xb2>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a2a      	ldr	r2, [pc, #168]	@ (8005404 <TIM_Base_SetConfig+0x150>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d003      	beq.n	8005366 <TIM_Base_SetConfig+0xb2>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a29      	ldr	r2, [pc, #164]	@ (8005408 <TIM_Base_SetConfig+0x154>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d108      	bne.n	8005378 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800536c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	68db      	ldr	r3, [r3, #12]
 8005372:	68fa      	ldr	r2, [r7, #12]
 8005374:	4313      	orrs	r3, r2
 8005376:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	695b      	ldr	r3, [r3, #20]
 8005382:	4313      	orrs	r3, r2
 8005384:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	68fa      	ldr	r2, [r7, #12]
 800538a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	689a      	ldr	r2, [r3, #8]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a10      	ldr	r2, [pc, #64]	@ (80053e0 <TIM_Base_SetConfig+0x12c>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d003      	beq.n	80053ac <TIM_Base_SetConfig+0xf8>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4a12      	ldr	r2, [pc, #72]	@ (80053f0 <TIM_Base_SetConfig+0x13c>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d103      	bne.n	80053b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	691a      	ldr	r2, [r3, #16]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2201      	movs	r2, #1
 80053b8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	691b      	ldr	r3, [r3, #16]
 80053be:	f003 0301 	and.w	r3, r3, #1
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d105      	bne.n	80053d2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	f023 0201 	bic.w	r2, r3, #1
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	611a      	str	r2, [r3, #16]
  }
}
 80053d2:	bf00      	nop
 80053d4:	3714      	adds	r7, #20
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr
 80053de:	bf00      	nop
 80053e0:	40010000 	.word	0x40010000
 80053e4:	40000400 	.word	0x40000400
 80053e8:	40000800 	.word	0x40000800
 80053ec:	40000c00 	.word	0x40000c00
 80053f0:	40010400 	.word	0x40010400
 80053f4:	40014000 	.word	0x40014000
 80053f8:	40014400 	.word	0x40014400
 80053fc:	40014800 	.word	0x40014800
 8005400:	40001800 	.word	0x40001800
 8005404:	40001c00 	.word	0x40001c00
 8005408:	40002000 	.word	0x40002000

0800540c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800540c:	b480      	push	{r7}
 800540e:	b083      	sub	sp, #12
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005414:	bf00      	nop
 8005416:	370c      	adds	r7, #12
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005420:	b480      	push	{r7}
 8005422:	b083      	sub	sp, #12
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005428:	bf00      	nop
 800542a:	370c      	adds	r7, #12
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b082      	sub	sp, #8
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d101      	bne.n	8005446 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e042      	b.n	80054cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800544c:	b2db      	uxtb	r3, r3
 800544e:	2b00      	cmp	r3, #0
 8005450:	d106      	bne.n	8005460 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f7fd faf4 	bl	8002a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2224      	movs	r2, #36	@ 0x24
 8005464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	68da      	ldr	r2, [r3, #12]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005476:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f000 f973 	bl	8005764 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	691a      	ldr	r2, [r3, #16]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800548c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	695a      	ldr	r2, [r3, #20]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800549c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	68da      	ldr	r2, [r3, #12]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80054ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2220      	movs	r2, #32
 80054b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2220      	movs	r2, #32
 80054c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2200      	movs	r2, #0
 80054c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3708      	adds	r7, #8
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b08a      	sub	sp, #40	@ 0x28
 80054d8:	af02      	add	r7, sp, #8
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	603b      	str	r3, [r7, #0]
 80054e0:	4613      	mov	r3, r2
 80054e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80054e4:	2300      	movs	r3, #0
 80054e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054ee:	b2db      	uxtb	r3, r3
 80054f0:	2b20      	cmp	r3, #32
 80054f2:	d175      	bne.n	80055e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d002      	beq.n	8005500 <HAL_UART_Transmit+0x2c>
 80054fa:	88fb      	ldrh	r3, [r7, #6]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d101      	bne.n	8005504 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	e06e      	b.n	80055e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2200      	movs	r2, #0
 8005508:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2221      	movs	r2, #33	@ 0x21
 800550e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005512:	f7fd fc01 	bl	8002d18 <HAL_GetTick>
 8005516:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	88fa      	ldrh	r2, [r7, #6]
 800551c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	88fa      	ldrh	r2, [r7, #6]
 8005522:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800552c:	d108      	bne.n	8005540 <HAL_UART_Transmit+0x6c>
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	691b      	ldr	r3, [r3, #16]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d104      	bne.n	8005540 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005536:	2300      	movs	r3, #0
 8005538:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	61bb      	str	r3, [r7, #24]
 800553e:	e003      	b.n	8005548 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005544:	2300      	movs	r3, #0
 8005546:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005548:	e02e      	b.n	80055a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	9300      	str	r3, [sp, #0]
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	2200      	movs	r2, #0
 8005552:	2180      	movs	r1, #128	@ 0x80
 8005554:	68f8      	ldr	r0, [r7, #12]
 8005556:	f000 f848 	bl	80055ea <UART_WaitOnFlagUntilTimeout>
 800555a:	4603      	mov	r3, r0
 800555c:	2b00      	cmp	r3, #0
 800555e:	d005      	beq.n	800556c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2220      	movs	r2, #32
 8005564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005568:	2303      	movs	r3, #3
 800556a:	e03a      	b.n	80055e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800556c:	69fb      	ldr	r3, [r7, #28]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d10b      	bne.n	800558a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005572:	69bb      	ldr	r3, [r7, #24]
 8005574:	881b      	ldrh	r3, [r3, #0]
 8005576:	461a      	mov	r2, r3
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005580:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	3302      	adds	r3, #2
 8005586:	61bb      	str	r3, [r7, #24]
 8005588:	e007      	b.n	800559a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800558a:	69fb      	ldr	r3, [r7, #28]
 800558c:	781a      	ldrb	r2, [r3, #0]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005594:	69fb      	ldr	r3, [r7, #28]
 8005596:	3301      	adds	r3, #1
 8005598:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800559e:	b29b      	uxth	r3, r3
 80055a0:	3b01      	subs	r3, #1
 80055a2:	b29a      	uxth	r2, r3
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1cb      	bne.n	800554a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	9300      	str	r3, [sp, #0]
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	2200      	movs	r2, #0
 80055ba:	2140      	movs	r1, #64	@ 0x40
 80055bc:	68f8      	ldr	r0, [r7, #12]
 80055be:	f000 f814 	bl	80055ea <UART_WaitOnFlagUntilTimeout>
 80055c2:	4603      	mov	r3, r0
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d005      	beq.n	80055d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2220      	movs	r2, #32
 80055cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e006      	b.n	80055e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2220      	movs	r2, #32
 80055d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80055dc:	2300      	movs	r3, #0
 80055de:	e000      	b.n	80055e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80055e0:	2302      	movs	r3, #2
  }
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3720      	adds	r7, #32
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}

080055ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80055ea:	b580      	push	{r7, lr}
 80055ec:	b086      	sub	sp, #24
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	60f8      	str	r0, [r7, #12]
 80055f2:	60b9      	str	r1, [r7, #8]
 80055f4:	603b      	str	r3, [r7, #0]
 80055f6:	4613      	mov	r3, r2
 80055f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055fa:	e03b      	b.n	8005674 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055fc:	6a3b      	ldr	r3, [r7, #32]
 80055fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005602:	d037      	beq.n	8005674 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005604:	f7fd fb88 	bl	8002d18 <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	6a3a      	ldr	r2, [r7, #32]
 8005610:	429a      	cmp	r2, r3
 8005612:	d302      	bcc.n	800561a <UART_WaitOnFlagUntilTimeout+0x30>
 8005614:	6a3b      	ldr	r3, [r7, #32]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d101      	bne.n	800561e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800561a:	2303      	movs	r3, #3
 800561c:	e03a      	b.n	8005694 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	f003 0304 	and.w	r3, r3, #4
 8005628:	2b00      	cmp	r3, #0
 800562a:	d023      	beq.n	8005674 <UART_WaitOnFlagUntilTimeout+0x8a>
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	2b80      	cmp	r3, #128	@ 0x80
 8005630:	d020      	beq.n	8005674 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	2b40      	cmp	r3, #64	@ 0x40
 8005636:	d01d      	beq.n	8005674 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 0308 	and.w	r3, r3, #8
 8005642:	2b08      	cmp	r3, #8
 8005644:	d116      	bne.n	8005674 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005646:	2300      	movs	r3, #0
 8005648:	617b      	str	r3, [r7, #20]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	617b      	str	r3, [r7, #20]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	617b      	str	r3, [r7, #20]
 800565a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800565c:	68f8      	ldr	r0, [r7, #12]
 800565e:	f000 f81d 	bl	800569c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2208      	movs	r2, #8
 8005666:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2200      	movs	r2, #0
 800566c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e00f      	b.n	8005694 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	4013      	ands	r3, r2
 800567e:	68ba      	ldr	r2, [r7, #8]
 8005680:	429a      	cmp	r2, r3
 8005682:	bf0c      	ite	eq
 8005684:	2301      	moveq	r3, #1
 8005686:	2300      	movne	r3, #0
 8005688:	b2db      	uxtb	r3, r3
 800568a:	461a      	mov	r2, r3
 800568c:	79fb      	ldrb	r3, [r7, #7]
 800568e:	429a      	cmp	r2, r3
 8005690:	d0b4      	beq.n	80055fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005692:	2300      	movs	r3, #0
}
 8005694:	4618      	mov	r0, r3
 8005696:	3718      	adds	r7, #24
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}

0800569c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800569c:	b480      	push	{r7}
 800569e:	b095      	sub	sp, #84	@ 0x54
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	330c      	adds	r3, #12
 80056aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056ae:	e853 3f00 	ldrex	r3, [r3]
 80056b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80056b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	330c      	adds	r3, #12
 80056c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80056c4:	643a      	str	r2, [r7, #64]	@ 0x40
 80056c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80056ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80056cc:	e841 2300 	strex	r3, r2, [r1]
 80056d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80056d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d1e5      	bne.n	80056a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	3314      	adds	r3, #20
 80056de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e0:	6a3b      	ldr	r3, [r7, #32]
 80056e2:	e853 3f00 	ldrex	r3, [r3]
 80056e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80056e8:	69fb      	ldr	r3, [r7, #28]
 80056ea:	f023 0301 	bic.w	r3, r3, #1
 80056ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	3314      	adds	r3, #20
 80056f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005700:	e841 2300 	strex	r3, r2, [r1]
 8005704:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005708:	2b00      	cmp	r3, #0
 800570a:	d1e5      	bne.n	80056d8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005710:	2b01      	cmp	r3, #1
 8005712:	d119      	bne.n	8005748 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	330c      	adds	r3, #12
 800571a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	e853 3f00 	ldrex	r3, [r3]
 8005722:	60bb      	str	r3, [r7, #8]
   return(result);
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	f023 0310 	bic.w	r3, r3, #16
 800572a:	647b      	str	r3, [r7, #68]	@ 0x44
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	330c      	adds	r3, #12
 8005732:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005734:	61ba      	str	r2, [r7, #24]
 8005736:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005738:	6979      	ldr	r1, [r7, #20]
 800573a:	69ba      	ldr	r2, [r7, #24]
 800573c:	e841 2300 	strex	r3, r2, [r1]
 8005740:	613b      	str	r3, [r7, #16]
   return(result);
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d1e5      	bne.n	8005714 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2220      	movs	r2, #32
 800574c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005756:	bf00      	nop
 8005758:	3754      	adds	r7, #84	@ 0x54
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
	...

08005764 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005764:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005768:	b0c0      	sub	sp, #256	@ 0x100
 800576a:	af00      	add	r7, sp, #0
 800576c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	691b      	ldr	r3, [r3, #16]
 8005778:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800577c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005780:	68d9      	ldr	r1, [r3, #12]
 8005782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	ea40 0301 	orr.w	r3, r0, r1
 800578c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800578e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005792:	689a      	ldr	r2, [r3, #8]
 8005794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005798:	691b      	ldr	r3, [r3, #16]
 800579a:	431a      	orrs	r2, r3
 800579c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057a0:	695b      	ldr	r3, [r3, #20]
 80057a2:	431a      	orrs	r2, r3
 80057a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057a8:	69db      	ldr	r3, [r3, #28]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80057b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80057bc:	f021 010c 	bic.w	r1, r1, #12
 80057c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80057ca:	430b      	orrs	r3, r1
 80057cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80057ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	695b      	ldr	r3, [r3, #20]
 80057d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80057da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057de:	6999      	ldr	r1, [r3, #24]
 80057e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	ea40 0301 	orr.w	r3, r0, r1
 80057ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80057ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	4b8f      	ldr	r3, [pc, #572]	@ (8005a30 <UART_SetConfig+0x2cc>)
 80057f4:	429a      	cmp	r2, r3
 80057f6:	d005      	beq.n	8005804 <UART_SetConfig+0xa0>
 80057f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	4b8d      	ldr	r3, [pc, #564]	@ (8005a34 <UART_SetConfig+0x2d0>)
 8005800:	429a      	cmp	r2, r3
 8005802:	d104      	bne.n	800580e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005804:	f7fe f88e 	bl	8003924 <HAL_RCC_GetPCLK2Freq>
 8005808:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800580c:	e003      	b.n	8005816 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800580e:	f7fe f875 	bl	80038fc <HAL_RCC_GetPCLK1Freq>
 8005812:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800581a:	69db      	ldr	r3, [r3, #28]
 800581c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005820:	f040 810c 	bne.w	8005a3c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005824:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005828:	2200      	movs	r2, #0
 800582a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800582e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005832:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005836:	4622      	mov	r2, r4
 8005838:	462b      	mov	r3, r5
 800583a:	1891      	adds	r1, r2, r2
 800583c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800583e:	415b      	adcs	r3, r3
 8005840:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005842:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005846:	4621      	mov	r1, r4
 8005848:	eb12 0801 	adds.w	r8, r2, r1
 800584c:	4629      	mov	r1, r5
 800584e:	eb43 0901 	adc.w	r9, r3, r1
 8005852:	f04f 0200 	mov.w	r2, #0
 8005856:	f04f 0300 	mov.w	r3, #0
 800585a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800585e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005862:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005866:	4690      	mov	r8, r2
 8005868:	4699      	mov	r9, r3
 800586a:	4623      	mov	r3, r4
 800586c:	eb18 0303 	adds.w	r3, r8, r3
 8005870:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005874:	462b      	mov	r3, r5
 8005876:	eb49 0303 	adc.w	r3, r9, r3
 800587a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800587e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800588a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800588e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005892:	460b      	mov	r3, r1
 8005894:	18db      	adds	r3, r3, r3
 8005896:	653b      	str	r3, [r7, #80]	@ 0x50
 8005898:	4613      	mov	r3, r2
 800589a:	eb42 0303 	adc.w	r3, r2, r3
 800589e:	657b      	str	r3, [r7, #84]	@ 0x54
 80058a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80058a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80058a8:	f7fb f9ee 	bl	8000c88 <__aeabi_uldivmod>
 80058ac:	4602      	mov	r2, r0
 80058ae:	460b      	mov	r3, r1
 80058b0:	4b61      	ldr	r3, [pc, #388]	@ (8005a38 <UART_SetConfig+0x2d4>)
 80058b2:	fba3 2302 	umull	r2, r3, r3, r2
 80058b6:	095b      	lsrs	r3, r3, #5
 80058b8:	011c      	lsls	r4, r3, #4
 80058ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058be:	2200      	movs	r2, #0
 80058c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058c4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80058c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80058cc:	4642      	mov	r2, r8
 80058ce:	464b      	mov	r3, r9
 80058d0:	1891      	adds	r1, r2, r2
 80058d2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80058d4:	415b      	adcs	r3, r3
 80058d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80058dc:	4641      	mov	r1, r8
 80058de:	eb12 0a01 	adds.w	sl, r2, r1
 80058e2:	4649      	mov	r1, r9
 80058e4:	eb43 0b01 	adc.w	fp, r3, r1
 80058e8:	f04f 0200 	mov.w	r2, #0
 80058ec:	f04f 0300 	mov.w	r3, #0
 80058f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80058f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80058f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80058fc:	4692      	mov	sl, r2
 80058fe:	469b      	mov	fp, r3
 8005900:	4643      	mov	r3, r8
 8005902:	eb1a 0303 	adds.w	r3, sl, r3
 8005906:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800590a:	464b      	mov	r3, r9
 800590c:	eb4b 0303 	adc.w	r3, fp, r3
 8005910:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	2200      	movs	r2, #0
 800591c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005920:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005924:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005928:	460b      	mov	r3, r1
 800592a:	18db      	adds	r3, r3, r3
 800592c:	643b      	str	r3, [r7, #64]	@ 0x40
 800592e:	4613      	mov	r3, r2
 8005930:	eb42 0303 	adc.w	r3, r2, r3
 8005934:	647b      	str	r3, [r7, #68]	@ 0x44
 8005936:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800593a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800593e:	f7fb f9a3 	bl	8000c88 <__aeabi_uldivmod>
 8005942:	4602      	mov	r2, r0
 8005944:	460b      	mov	r3, r1
 8005946:	4611      	mov	r1, r2
 8005948:	4b3b      	ldr	r3, [pc, #236]	@ (8005a38 <UART_SetConfig+0x2d4>)
 800594a:	fba3 2301 	umull	r2, r3, r3, r1
 800594e:	095b      	lsrs	r3, r3, #5
 8005950:	2264      	movs	r2, #100	@ 0x64
 8005952:	fb02 f303 	mul.w	r3, r2, r3
 8005956:	1acb      	subs	r3, r1, r3
 8005958:	00db      	lsls	r3, r3, #3
 800595a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800595e:	4b36      	ldr	r3, [pc, #216]	@ (8005a38 <UART_SetConfig+0x2d4>)
 8005960:	fba3 2302 	umull	r2, r3, r3, r2
 8005964:	095b      	lsrs	r3, r3, #5
 8005966:	005b      	lsls	r3, r3, #1
 8005968:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800596c:	441c      	add	r4, r3
 800596e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005972:	2200      	movs	r2, #0
 8005974:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005978:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800597c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005980:	4642      	mov	r2, r8
 8005982:	464b      	mov	r3, r9
 8005984:	1891      	adds	r1, r2, r2
 8005986:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005988:	415b      	adcs	r3, r3
 800598a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800598c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005990:	4641      	mov	r1, r8
 8005992:	1851      	adds	r1, r2, r1
 8005994:	6339      	str	r1, [r7, #48]	@ 0x30
 8005996:	4649      	mov	r1, r9
 8005998:	414b      	adcs	r3, r1
 800599a:	637b      	str	r3, [r7, #52]	@ 0x34
 800599c:	f04f 0200 	mov.w	r2, #0
 80059a0:	f04f 0300 	mov.w	r3, #0
 80059a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80059a8:	4659      	mov	r1, fp
 80059aa:	00cb      	lsls	r3, r1, #3
 80059ac:	4651      	mov	r1, sl
 80059ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059b2:	4651      	mov	r1, sl
 80059b4:	00ca      	lsls	r2, r1, #3
 80059b6:	4610      	mov	r0, r2
 80059b8:	4619      	mov	r1, r3
 80059ba:	4603      	mov	r3, r0
 80059bc:	4642      	mov	r2, r8
 80059be:	189b      	adds	r3, r3, r2
 80059c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80059c4:	464b      	mov	r3, r9
 80059c6:	460a      	mov	r2, r1
 80059c8:	eb42 0303 	adc.w	r3, r2, r3
 80059cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80059d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80059dc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80059e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80059e4:	460b      	mov	r3, r1
 80059e6:	18db      	adds	r3, r3, r3
 80059e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059ea:	4613      	mov	r3, r2
 80059ec:	eb42 0303 	adc.w	r3, r2, r3
 80059f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80059f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80059fa:	f7fb f945 	bl	8000c88 <__aeabi_uldivmod>
 80059fe:	4602      	mov	r2, r0
 8005a00:	460b      	mov	r3, r1
 8005a02:	4b0d      	ldr	r3, [pc, #52]	@ (8005a38 <UART_SetConfig+0x2d4>)
 8005a04:	fba3 1302 	umull	r1, r3, r3, r2
 8005a08:	095b      	lsrs	r3, r3, #5
 8005a0a:	2164      	movs	r1, #100	@ 0x64
 8005a0c:	fb01 f303 	mul.w	r3, r1, r3
 8005a10:	1ad3      	subs	r3, r2, r3
 8005a12:	00db      	lsls	r3, r3, #3
 8005a14:	3332      	adds	r3, #50	@ 0x32
 8005a16:	4a08      	ldr	r2, [pc, #32]	@ (8005a38 <UART_SetConfig+0x2d4>)
 8005a18:	fba2 2303 	umull	r2, r3, r2, r3
 8005a1c:	095b      	lsrs	r3, r3, #5
 8005a1e:	f003 0207 	and.w	r2, r3, #7
 8005a22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4422      	add	r2, r4
 8005a2a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005a2c:	e106      	b.n	8005c3c <UART_SetConfig+0x4d8>
 8005a2e:	bf00      	nop
 8005a30:	40011000 	.word	0x40011000
 8005a34:	40011400 	.word	0x40011400
 8005a38:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a40:	2200      	movs	r2, #0
 8005a42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005a46:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005a4a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005a4e:	4642      	mov	r2, r8
 8005a50:	464b      	mov	r3, r9
 8005a52:	1891      	adds	r1, r2, r2
 8005a54:	6239      	str	r1, [r7, #32]
 8005a56:	415b      	adcs	r3, r3
 8005a58:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a5e:	4641      	mov	r1, r8
 8005a60:	1854      	adds	r4, r2, r1
 8005a62:	4649      	mov	r1, r9
 8005a64:	eb43 0501 	adc.w	r5, r3, r1
 8005a68:	f04f 0200 	mov.w	r2, #0
 8005a6c:	f04f 0300 	mov.w	r3, #0
 8005a70:	00eb      	lsls	r3, r5, #3
 8005a72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a76:	00e2      	lsls	r2, r4, #3
 8005a78:	4614      	mov	r4, r2
 8005a7a:	461d      	mov	r5, r3
 8005a7c:	4643      	mov	r3, r8
 8005a7e:	18e3      	adds	r3, r4, r3
 8005a80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005a84:	464b      	mov	r3, r9
 8005a86:	eb45 0303 	adc.w	r3, r5, r3
 8005a8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005a8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005a9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005a9e:	f04f 0200 	mov.w	r2, #0
 8005aa2:	f04f 0300 	mov.w	r3, #0
 8005aa6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005aaa:	4629      	mov	r1, r5
 8005aac:	008b      	lsls	r3, r1, #2
 8005aae:	4621      	mov	r1, r4
 8005ab0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ab4:	4621      	mov	r1, r4
 8005ab6:	008a      	lsls	r2, r1, #2
 8005ab8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005abc:	f7fb f8e4 	bl	8000c88 <__aeabi_uldivmod>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	460b      	mov	r3, r1
 8005ac4:	4b60      	ldr	r3, [pc, #384]	@ (8005c48 <UART_SetConfig+0x4e4>)
 8005ac6:	fba3 2302 	umull	r2, r3, r3, r2
 8005aca:	095b      	lsrs	r3, r3, #5
 8005acc:	011c      	lsls	r4, r3, #4
 8005ace:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005ad8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005adc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005ae0:	4642      	mov	r2, r8
 8005ae2:	464b      	mov	r3, r9
 8005ae4:	1891      	adds	r1, r2, r2
 8005ae6:	61b9      	str	r1, [r7, #24]
 8005ae8:	415b      	adcs	r3, r3
 8005aea:	61fb      	str	r3, [r7, #28]
 8005aec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005af0:	4641      	mov	r1, r8
 8005af2:	1851      	adds	r1, r2, r1
 8005af4:	6139      	str	r1, [r7, #16]
 8005af6:	4649      	mov	r1, r9
 8005af8:	414b      	adcs	r3, r1
 8005afa:	617b      	str	r3, [r7, #20]
 8005afc:	f04f 0200 	mov.w	r2, #0
 8005b00:	f04f 0300 	mov.w	r3, #0
 8005b04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005b08:	4659      	mov	r1, fp
 8005b0a:	00cb      	lsls	r3, r1, #3
 8005b0c:	4651      	mov	r1, sl
 8005b0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b12:	4651      	mov	r1, sl
 8005b14:	00ca      	lsls	r2, r1, #3
 8005b16:	4610      	mov	r0, r2
 8005b18:	4619      	mov	r1, r3
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	4642      	mov	r2, r8
 8005b1e:	189b      	adds	r3, r3, r2
 8005b20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005b24:	464b      	mov	r3, r9
 8005b26:	460a      	mov	r2, r1
 8005b28:	eb42 0303 	adc.w	r3, r2, r3
 8005b2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005b3a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005b3c:	f04f 0200 	mov.w	r2, #0
 8005b40:	f04f 0300 	mov.w	r3, #0
 8005b44:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005b48:	4649      	mov	r1, r9
 8005b4a:	008b      	lsls	r3, r1, #2
 8005b4c:	4641      	mov	r1, r8
 8005b4e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b52:	4641      	mov	r1, r8
 8005b54:	008a      	lsls	r2, r1, #2
 8005b56:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005b5a:	f7fb f895 	bl	8000c88 <__aeabi_uldivmod>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	460b      	mov	r3, r1
 8005b62:	4611      	mov	r1, r2
 8005b64:	4b38      	ldr	r3, [pc, #224]	@ (8005c48 <UART_SetConfig+0x4e4>)
 8005b66:	fba3 2301 	umull	r2, r3, r3, r1
 8005b6a:	095b      	lsrs	r3, r3, #5
 8005b6c:	2264      	movs	r2, #100	@ 0x64
 8005b6e:	fb02 f303 	mul.w	r3, r2, r3
 8005b72:	1acb      	subs	r3, r1, r3
 8005b74:	011b      	lsls	r3, r3, #4
 8005b76:	3332      	adds	r3, #50	@ 0x32
 8005b78:	4a33      	ldr	r2, [pc, #204]	@ (8005c48 <UART_SetConfig+0x4e4>)
 8005b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b7e:	095b      	lsrs	r3, r3, #5
 8005b80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b84:	441c      	add	r4, r3
 8005b86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005b8e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005b90:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005b94:	4642      	mov	r2, r8
 8005b96:	464b      	mov	r3, r9
 8005b98:	1891      	adds	r1, r2, r2
 8005b9a:	60b9      	str	r1, [r7, #8]
 8005b9c:	415b      	adcs	r3, r3
 8005b9e:	60fb      	str	r3, [r7, #12]
 8005ba0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ba4:	4641      	mov	r1, r8
 8005ba6:	1851      	adds	r1, r2, r1
 8005ba8:	6039      	str	r1, [r7, #0]
 8005baa:	4649      	mov	r1, r9
 8005bac:	414b      	adcs	r3, r1
 8005bae:	607b      	str	r3, [r7, #4]
 8005bb0:	f04f 0200 	mov.w	r2, #0
 8005bb4:	f04f 0300 	mov.w	r3, #0
 8005bb8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005bbc:	4659      	mov	r1, fp
 8005bbe:	00cb      	lsls	r3, r1, #3
 8005bc0:	4651      	mov	r1, sl
 8005bc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bc6:	4651      	mov	r1, sl
 8005bc8:	00ca      	lsls	r2, r1, #3
 8005bca:	4610      	mov	r0, r2
 8005bcc:	4619      	mov	r1, r3
 8005bce:	4603      	mov	r3, r0
 8005bd0:	4642      	mov	r2, r8
 8005bd2:	189b      	adds	r3, r3, r2
 8005bd4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005bd6:	464b      	mov	r3, r9
 8005bd8:	460a      	mov	r2, r1
 8005bda:	eb42 0303 	adc.w	r3, r2, r3
 8005bde:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	663b      	str	r3, [r7, #96]	@ 0x60
 8005bea:	667a      	str	r2, [r7, #100]	@ 0x64
 8005bec:	f04f 0200 	mov.w	r2, #0
 8005bf0:	f04f 0300 	mov.w	r3, #0
 8005bf4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005bf8:	4649      	mov	r1, r9
 8005bfa:	008b      	lsls	r3, r1, #2
 8005bfc:	4641      	mov	r1, r8
 8005bfe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c02:	4641      	mov	r1, r8
 8005c04:	008a      	lsls	r2, r1, #2
 8005c06:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005c0a:	f7fb f83d 	bl	8000c88 <__aeabi_uldivmod>
 8005c0e:	4602      	mov	r2, r0
 8005c10:	460b      	mov	r3, r1
 8005c12:	4b0d      	ldr	r3, [pc, #52]	@ (8005c48 <UART_SetConfig+0x4e4>)
 8005c14:	fba3 1302 	umull	r1, r3, r3, r2
 8005c18:	095b      	lsrs	r3, r3, #5
 8005c1a:	2164      	movs	r1, #100	@ 0x64
 8005c1c:	fb01 f303 	mul.w	r3, r1, r3
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	011b      	lsls	r3, r3, #4
 8005c24:	3332      	adds	r3, #50	@ 0x32
 8005c26:	4a08      	ldr	r2, [pc, #32]	@ (8005c48 <UART_SetConfig+0x4e4>)
 8005c28:	fba2 2303 	umull	r2, r3, r2, r3
 8005c2c:	095b      	lsrs	r3, r3, #5
 8005c2e:	f003 020f 	and.w	r2, r3, #15
 8005c32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4422      	add	r2, r4
 8005c3a:	609a      	str	r2, [r3, #8]
}
 8005c3c:	bf00      	nop
 8005c3e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005c42:	46bd      	mov	sp, r7
 8005c44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c48:	51eb851f 	.word	0x51eb851f

08005c4c <malloc>:
 8005c4c:	4b02      	ldr	r3, [pc, #8]	@ (8005c58 <malloc+0xc>)
 8005c4e:	4601      	mov	r1, r0
 8005c50:	6818      	ldr	r0, [r3, #0]
 8005c52:	f000 b82d 	b.w	8005cb0 <_malloc_r>
 8005c56:	bf00      	nop
 8005c58:	20000024 	.word	0x20000024

08005c5c <free>:
 8005c5c:	4b02      	ldr	r3, [pc, #8]	@ (8005c68 <free+0xc>)
 8005c5e:	4601      	mov	r1, r0
 8005c60:	6818      	ldr	r0, [r3, #0]
 8005c62:	f001 bd15 	b.w	8007690 <_free_r>
 8005c66:	bf00      	nop
 8005c68:	20000024 	.word	0x20000024

08005c6c <sbrk_aligned>:
 8005c6c:	b570      	push	{r4, r5, r6, lr}
 8005c6e:	4e0f      	ldr	r6, [pc, #60]	@ (8005cac <sbrk_aligned+0x40>)
 8005c70:	460c      	mov	r4, r1
 8005c72:	6831      	ldr	r1, [r6, #0]
 8005c74:	4605      	mov	r5, r0
 8005c76:	b911      	cbnz	r1, 8005c7e <sbrk_aligned+0x12>
 8005c78:	f000 fe64 	bl	8006944 <_sbrk_r>
 8005c7c:	6030      	str	r0, [r6, #0]
 8005c7e:	4621      	mov	r1, r4
 8005c80:	4628      	mov	r0, r5
 8005c82:	f000 fe5f 	bl	8006944 <_sbrk_r>
 8005c86:	1c43      	adds	r3, r0, #1
 8005c88:	d103      	bne.n	8005c92 <sbrk_aligned+0x26>
 8005c8a:	f04f 34ff 	mov.w	r4, #4294967295
 8005c8e:	4620      	mov	r0, r4
 8005c90:	bd70      	pop	{r4, r5, r6, pc}
 8005c92:	1cc4      	adds	r4, r0, #3
 8005c94:	f024 0403 	bic.w	r4, r4, #3
 8005c98:	42a0      	cmp	r0, r4
 8005c9a:	d0f8      	beq.n	8005c8e <sbrk_aligned+0x22>
 8005c9c:	1a21      	subs	r1, r4, r0
 8005c9e:	4628      	mov	r0, r5
 8005ca0:	f000 fe50 	bl	8006944 <_sbrk_r>
 8005ca4:	3001      	adds	r0, #1
 8005ca6:	d1f2      	bne.n	8005c8e <sbrk_aligned+0x22>
 8005ca8:	e7ef      	b.n	8005c8a <sbrk_aligned+0x1e>
 8005caa:	bf00      	nop
 8005cac:	200005e0 	.word	0x200005e0

08005cb0 <_malloc_r>:
 8005cb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cb4:	1ccd      	adds	r5, r1, #3
 8005cb6:	f025 0503 	bic.w	r5, r5, #3
 8005cba:	3508      	adds	r5, #8
 8005cbc:	2d0c      	cmp	r5, #12
 8005cbe:	bf38      	it	cc
 8005cc0:	250c      	movcc	r5, #12
 8005cc2:	2d00      	cmp	r5, #0
 8005cc4:	4606      	mov	r6, r0
 8005cc6:	db01      	blt.n	8005ccc <_malloc_r+0x1c>
 8005cc8:	42a9      	cmp	r1, r5
 8005cca:	d904      	bls.n	8005cd6 <_malloc_r+0x26>
 8005ccc:	230c      	movs	r3, #12
 8005cce:	6033      	str	r3, [r6, #0]
 8005cd0:	2000      	movs	r0, #0
 8005cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cd6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005dac <_malloc_r+0xfc>
 8005cda:	f000 f869 	bl	8005db0 <__malloc_lock>
 8005cde:	f8d8 3000 	ldr.w	r3, [r8]
 8005ce2:	461c      	mov	r4, r3
 8005ce4:	bb44      	cbnz	r4, 8005d38 <_malloc_r+0x88>
 8005ce6:	4629      	mov	r1, r5
 8005ce8:	4630      	mov	r0, r6
 8005cea:	f7ff ffbf 	bl	8005c6c <sbrk_aligned>
 8005cee:	1c43      	adds	r3, r0, #1
 8005cf0:	4604      	mov	r4, r0
 8005cf2:	d158      	bne.n	8005da6 <_malloc_r+0xf6>
 8005cf4:	f8d8 4000 	ldr.w	r4, [r8]
 8005cf8:	4627      	mov	r7, r4
 8005cfa:	2f00      	cmp	r7, #0
 8005cfc:	d143      	bne.n	8005d86 <_malloc_r+0xd6>
 8005cfe:	2c00      	cmp	r4, #0
 8005d00:	d04b      	beq.n	8005d9a <_malloc_r+0xea>
 8005d02:	6823      	ldr	r3, [r4, #0]
 8005d04:	4639      	mov	r1, r7
 8005d06:	4630      	mov	r0, r6
 8005d08:	eb04 0903 	add.w	r9, r4, r3
 8005d0c:	f000 fe1a 	bl	8006944 <_sbrk_r>
 8005d10:	4581      	cmp	r9, r0
 8005d12:	d142      	bne.n	8005d9a <_malloc_r+0xea>
 8005d14:	6821      	ldr	r1, [r4, #0]
 8005d16:	1a6d      	subs	r5, r5, r1
 8005d18:	4629      	mov	r1, r5
 8005d1a:	4630      	mov	r0, r6
 8005d1c:	f7ff ffa6 	bl	8005c6c <sbrk_aligned>
 8005d20:	3001      	adds	r0, #1
 8005d22:	d03a      	beq.n	8005d9a <_malloc_r+0xea>
 8005d24:	6823      	ldr	r3, [r4, #0]
 8005d26:	442b      	add	r3, r5
 8005d28:	6023      	str	r3, [r4, #0]
 8005d2a:	f8d8 3000 	ldr.w	r3, [r8]
 8005d2e:	685a      	ldr	r2, [r3, #4]
 8005d30:	bb62      	cbnz	r2, 8005d8c <_malloc_r+0xdc>
 8005d32:	f8c8 7000 	str.w	r7, [r8]
 8005d36:	e00f      	b.n	8005d58 <_malloc_r+0xa8>
 8005d38:	6822      	ldr	r2, [r4, #0]
 8005d3a:	1b52      	subs	r2, r2, r5
 8005d3c:	d420      	bmi.n	8005d80 <_malloc_r+0xd0>
 8005d3e:	2a0b      	cmp	r2, #11
 8005d40:	d917      	bls.n	8005d72 <_malloc_r+0xc2>
 8005d42:	1961      	adds	r1, r4, r5
 8005d44:	42a3      	cmp	r3, r4
 8005d46:	6025      	str	r5, [r4, #0]
 8005d48:	bf18      	it	ne
 8005d4a:	6059      	strne	r1, [r3, #4]
 8005d4c:	6863      	ldr	r3, [r4, #4]
 8005d4e:	bf08      	it	eq
 8005d50:	f8c8 1000 	streq.w	r1, [r8]
 8005d54:	5162      	str	r2, [r4, r5]
 8005d56:	604b      	str	r3, [r1, #4]
 8005d58:	4630      	mov	r0, r6
 8005d5a:	f000 f82f 	bl	8005dbc <__malloc_unlock>
 8005d5e:	f104 000b 	add.w	r0, r4, #11
 8005d62:	1d23      	adds	r3, r4, #4
 8005d64:	f020 0007 	bic.w	r0, r0, #7
 8005d68:	1ac2      	subs	r2, r0, r3
 8005d6a:	bf1c      	itt	ne
 8005d6c:	1a1b      	subne	r3, r3, r0
 8005d6e:	50a3      	strne	r3, [r4, r2]
 8005d70:	e7af      	b.n	8005cd2 <_malloc_r+0x22>
 8005d72:	6862      	ldr	r2, [r4, #4]
 8005d74:	42a3      	cmp	r3, r4
 8005d76:	bf0c      	ite	eq
 8005d78:	f8c8 2000 	streq.w	r2, [r8]
 8005d7c:	605a      	strne	r2, [r3, #4]
 8005d7e:	e7eb      	b.n	8005d58 <_malloc_r+0xa8>
 8005d80:	4623      	mov	r3, r4
 8005d82:	6864      	ldr	r4, [r4, #4]
 8005d84:	e7ae      	b.n	8005ce4 <_malloc_r+0x34>
 8005d86:	463c      	mov	r4, r7
 8005d88:	687f      	ldr	r7, [r7, #4]
 8005d8a:	e7b6      	b.n	8005cfa <_malloc_r+0x4a>
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	42a3      	cmp	r3, r4
 8005d92:	d1fb      	bne.n	8005d8c <_malloc_r+0xdc>
 8005d94:	2300      	movs	r3, #0
 8005d96:	6053      	str	r3, [r2, #4]
 8005d98:	e7de      	b.n	8005d58 <_malloc_r+0xa8>
 8005d9a:	230c      	movs	r3, #12
 8005d9c:	6033      	str	r3, [r6, #0]
 8005d9e:	4630      	mov	r0, r6
 8005da0:	f000 f80c 	bl	8005dbc <__malloc_unlock>
 8005da4:	e794      	b.n	8005cd0 <_malloc_r+0x20>
 8005da6:	6005      	str	r5, [r0, #0]
 8005da8:	e7d6      	b.n	8005d58 <_malloc_r+0xa8>
 8005daa:	bf00      	nop
 8005dac:	200005e4 	.word	0x200005e4

08005db0 <__malloc_lock>:
 8005db0:	4801      	ldr	r0, [pc, #4]	@ (8005db8 <__malloc_lock+0x8>)
 8005db2:	f000 be0e 	b.w	80069d2 <__retarget_lock_acquire_recursive>
 8005db6:	bf00      	nop
 8005db8:	20000728 	.word	0x20000728

08005dbc <__malloc_unlock>:
 8005dbc:	4801      	ldr	r0, [pc, #4]	@ (8005dc4 <__malloc_unlock+0x8>)
 8005dbe:	f000 be09 	b.w	80069d4 <__retarget_lock_release_recursive>
 8005dc2:	bf00      	nop
 8005dc4:	20000728 	.word	0x20000728

08005dc8 <__cvt>:
 8005dc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005dcc:	ec57 6b10 	vmov	r6, r7, d0
 8005dd0:	2f00      	cmp	r7, #0
 8005dd2:	460c      	mov	r4, r1
 8005dd4:	4619      	mov	r1, r3
 8005dd6:	463b      	mov	r3, r7
 8005dd8:	bfbb      	ittet	lt
 8005dda:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005dde:	461f      	movlt	r7, r3
 8005de0:	2300      	movge	r3, #0
 8005de2:	232d      	movlt	r3, #45	@ 0x2d
 8005de4:	700b      	strb	r3, [r1, #0]
 8005de6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005de8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005dec:	4691      	mov	r9, r2
 8005dee:	f023 0820 	bic.w	r8, r3, #32
 8005df2:	bfbc      	itt	lt
 8005df4:	4632      	movlt	r2, r6
 8005df6:	4616      	movlt	r6, r2
 8005df8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005dfc:	d005      	beq.n	8005e0a <__cvt+0x42>
 8005dfe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005e02:	d100      	bne.n	8005e06 <__cvt+0x3e>
 8005e04:	3401      	adds	r4, #1
 8005e06:	2102      	movs	r1, #2
 8005e08:	e000      	b.n	8005e0c <__cvt+0x44>
 8005e0a:	2103      	movs	r1, #3
 8005e0c:	ab03      	add	r3, sp, #12
 8005e0e:	9301      	str	r3, [sp, #4]
 8005e10:	ab02      	add	r3, sp, #8
 8005e12:	9300      	str	r3, [sp, #0]
 8005e14:	ec47 6b10 	vmov	d0, r6, r7
 8005e18:	4653      	mov	r3, sl
 8005e1a:	4622      	mov	r2, r4
 8005e1c:	f000 fe74 	bl	8006b08 <_dtoa_r>
 8005e20:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005e24:	4605      	mov	r5, r0
 8005e26:	d119      	bne.n	8005e5c <__cvt+0x94>
 8005e28:	f019 0f01 	tst.w	r9, #1
 8005e2c:	d00e      	beq.n	8005e4c <__cvt+0x84>
 8005e2e:	eb00 0904 	add.w	r9, r0, r4
 8005e32:	2200      	movs	r2, #0
 8005e34:	2300      	movs	r3, #0
 8005e36:	4630      	mov	r0, r6
 8005e38:	4639      	mov	r1, r7
 8005e3a:	f7fa fe65 	bl	8000b08 <__aeabi_dcmpeq>
 8005e3e:	b108      	cbz	r0, 8005e44 <__cvt+0x7c>
 8005e40:	f8cd 900c 	str.w	r9, [sp, #12]
 8005e44:	2230      	movs	r2, #48	@ 0x30
 8005e46:	9b03      	ldr	r3, [sp, #12]
 8005e48:	454b      	cmp	r3, r9
 8005e4a:	d31e      	bcc.n	8005e8a <__cvt+0xc2>
 8005e4c:	9b03      	ldr	r3, [sp, #12]
 8005e4e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005e50:	1b5b      	subs	r3, r3, r5
 8005e52:	4628      	mov	r0, r5
 8005e54:	6013      	str	r3, [r2, #0]
 8005e56:	b004      	add	sp, #16
 8005e58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e5c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005e60:	eb00 0904 	add.w	r9, r0, r4
 8005e64:	d1e5      	bne.n	8005e32 <__cvt+0x6a>
 8005e66:	7803      	ldrb	r3, [r0, #0]
 8005e68:	2b30      	cmp	r3, #48	@ 0x30
 8005e6a:	d10a      	bne.n	8005e82 <__cvt+0xba>
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	2300      	movs	r3, #0
 8005e70:	4630      	mov	r0, r6
 8005e72:	4639      	mov	r1, r7
 8005e74:	f7fa fe48 	bl	8000b08 <__aeabi_dcmpeq>
 8005e78:	b918      	cbnz	r0, 8005e82 <__cvt+0xba>
 8005e7a:	f1c4 0401 	rsb	r4, r4, #1
 8005e7e:	f8ca 4000 	str.w	r4, [sl]
 8005e82:	f8da 3000 	ldr.w	r3, [sl]
 8005e86:	4499      	add	r9, r3
 8005e88:	e7d3      	b.n	8005e32 <__cvt+0x6a>
 8005e8a:	1c59      	adds	r1, r3, #1
 8005e8c:	9103      	str	r1, [sp, #12]
 8005e8e:	701a      	strb	r2, [r3, #0]
 8005e90:	e7d9      	b.n	8005e46 <__cvt+0x7e>

08005e92 <__exponent>:
 8005e92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e94:	2900      	cmp	r1, #0
 8005e96:	bfba      	itte	lt
 8005e98:	4249      	neglt	r1, r1
 8005e9a:	232d      	movlt	r3, #45	@ 0x2d
 8005e9c:	232b      	movge	r3, #43	@ 0x2b
 8005e9e:	2909      	cmp	r1, #9
 8005ea0:	7002      	strb	r2, [r0, #0]
 8005ea2:	7043      	strb	r3, [r0, #1]
 8005ea4:	dd29      	ble.n	8005efa <__exponent+0x68>
 8005ea6:	f10d 0307 	add.w	r3, sp, #7
 8005eaa:	461d      	mov	r5, r3
 8005eac:	270a      	movs	r7, #10
 8005eae:	461a      	mov	r2, r3
 8005eb0:	fbb1 f6f7 	udiv	r6, r1, r7
 8005eb4:	fb07 1416 	mls	r4, r7, r6, r1
 8005eb8:	3430      	adds	r4, #48	@ 0x30
 8005eba:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005ebe:	460c      	mov	r4, r1
 8005ec0:	2c63      	cmp	r4, #99	@ 0x63
 8005ec2:	f103 33ff 	add.w	r3, r3, #4294967295
 8005ec6:	4631      	mov	r1, r6
 8005ec8:	dcf1      	bgt.n	8005eae <__exponent+0x1c>
 8005eca:	3130      	adds	r1, #48	@ 0x30
 8005ecc:	1e94      	subs	r4, r2, #2
 8005ece:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005ed2:	1c41      	adds	r1, r0, #1
 8005ed4:	4623      	mov	r3, r4
 8005ed6:	42ab      	cmp	r3, r5
 8005ed8:	d30a      	bcc.n	8005ef0 <__exponent+0x5e>
 8005eda:	f10d 0309 	add.w	r3, sp, #9
 8005ede:	1a9b      	subs	r3, r3, r2
 8005ee0:	42ac      	cmp	r4, r5
 8005ee2:	bf88      	it	hi
 8005ee4:	2300      	movhi	r3, #0
 8005ee6:	3302      	adds	r3, #2
 8005ee8:	4403      	add	r3, r0
 8005eea:	1a18      	subs	r0, r3, r0
 8005eec:	b003      	add	sp, #12
 8005eee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ef0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005ef4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005ef8:	e7ed      	b.n	8005ed6 <__exponent+0x44>
 8005efa:	2330      	movs	r3, #48	@ 0x30
 8005efc:	3130      	adds	r1, #48	@ 0x30
 8005efe:	7083      	strb	r3, [r0, #2]
 8005f00:	70c1      	strb	r1, [r0, #3]
 8005f02:	1d03      	adds	r3, r0, #4
 8005f04:	e7f1      	b.n	8005eea <__exponent+0x58>
	...

08005f08 <_printf_float>:
 8005f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f0c:	b08d      	sub	sp, #52	@ 0x34
 8005f0e:	460c      	mov	r4, r1
 8005f10:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005f14:	4616      	mov	r6, r2
 8005f16:	461f      	mov	r7, r3
 8005f18:	4605      	mov	r5, r0
 8005f1a:	f000 fcdb 	bl	80068d4 <_localeconv_r>
 8005f1e:	6803      	ldr	r3, [r0, #0]
 8005f20:	9304      	str	r3, [sp, #16]
 8005f22:	4618      	mov	r0, r3
 8005f24:	f7fa f9c4 	bl	80002b0 <strlen>
 8005f28:	2300      	movs	r3, #0
 8005f2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f2c:	f8d8 3000 	ldr.w	r3, [r8]
 8005f30:	9005      	str	r0, [sp, #20]
 8005f32:	3307      	adds	r3, #7
 8005f34:	f023 0307 	bic.w	r3, r3, #7
 8005f38:	f103 0208 	add.w	r2, r3, #8
 8005f3c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005f40:	f8d4 b000 	ldr.w	fp, [r4]
 8005f44:	f8c8 2000 	str.w	r2, [r8]
 8005f48:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f4c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005f50:	9307      	str	r3, [sp, #28]
 8005f52:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f56:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005f5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f5e:	4b9c      	ldr	r3, [pc, #624]	@ (80061d0 <_printf_float+0x2c8>)
 8005f60:	f04f 32ff 	mov.w	r2, #4294967295
 8005f64:	f7fa fe02 	bl	8000b6c <__aeabi_dcmpun>
 8005f68:	bb70      	cbnz	r0, 8005fc8 <_printf_float+0xc0>
 8005f6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f6e:	4b98      	ldr	r3, [pc, #608]	@ (80061d0 <_printf_float+0x2c8>)
 8005f70:	f04f 32ff 	mov.w	r2, #4294967295
 8005f74:	f7fa fddc 	bl	8000b30 <__aeabi_dcmple>
 8005f78:	bb30      	cbnz	r0, 8005fc8 <_printf_float+0xc0>
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	4640      	mov	r0, r8
 8005f80:	4649      	mov	r1, r9
 8005f82:	f7fa fdcb 	bl	8000b1c <__aeabi_dcmplt>
 8005f86:	b110      	cbz	r0, 8005f8e <_printf_float+0x86>
 8005f88:	232d      	movs	r3, #45	@ 0x2d
 8005f8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f8e:	4a91      	ldr	r2, [pc, #580]	@ (80061d4 <_printf_float+0x2cc>)
 8005f90:	4b91      	ldr	r3, [pc, #580]	@ (80061d8 <_printf_float+0x2d0>)
 8005f92:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005f96:	bf94      	ite	ls
 8005f98:	4690      	movls	r8, r2
 8005f9a:	4698      	movhi	r8, r3
 8005f9c:	2303      	movs	r3, #3
 8005f9e:	6123      	str	r3, [r4, #16]
 8005fa0:	f02b 0304 	bic.w	r3, fp, #4
 8005fa4:	6023      	str	r3, [r4, #0]
 8005fa6:	f04f 0900 	mov.w	r9, #0
 8005faa:	9700      	str	r7, [sp, #0]
 8005fac:	4633      	mov	r3, r6
 8005fae:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005fb0:	4621      	mov	r1, r4
 8005fb2:	4628      	mov	r0, r5
 8005fb4:	f000 f9d2 	bl	800635c <_printf_common>
 8005fb8:	3001      	adds	r0, #1
 8005fba:	f040 808d 	bne.w	80060d8 <_printf_float+0x1d0>
 8005fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8005fc2:	b00d      	add	sp, #52	@ 0x34
 8005fc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fc8:	4642      	mov	r2, r8
 8005fca:	464b      	mov	r3, r9
 8005fcc:	4640      	mov	r0, r8
 8005fce:	4649      	mov	r1, r9
 8005fd0:	f7fa fdcc 	bl	8000b6c <__aeabi_dcmpun>
 8005fd4:	b140      	cbz	r0, 8005fe8 <_printf_float+0xe0>
 8005fd6:	464b      	mov	r3, r9
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	bfbc      	itt	lt
 8005fdc:	232d      	movlt	r3, #45	@ 0x2d
 8005fde:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005fe2:	4a7e      	ldr	r2, [pc, #504]	@ (80061dc <_printf_float+0x2d4>)
 8005fe4:	4b7e      	ldr	r3, [pc, #504]	@ (80061e0 <_printf_float+0x2d8>)
 8005fe6:	e7d4      	b.n	8005f92 <_printf_float+0x8a>
 8005fe8:	6863      	ldr	r3, [r4, #4]
 8005fea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005fee:	9206      	str	r2, [sp, #24]
 8005ff0:	1c5a      	adds	r2, r3, #1
 8005ff2:	d13b      	bne.n	800606c <_printf_float+0x164>
 8005ff4:	2306      	movs	r3, #6
 8005ff6:	6063      	str	r3, [r4, #4]
 8005ff8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	6022      	str	r2, [r4, #0]
 8006000:	9303      	str	r3, [sp, #12]
 8006002:	ab0a      	add	r3, sp, #40	@ 0x28
 8006004:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006008:	ab09      	add	r3, sp, #36	@ 0x24
 800600a:	9300      	str	r3, [sp, #0]
 800600c:	6861      	ldr	r1, [r4, #4]
 800600e:	ec49 8b10 	vmov	d0, r8, r9
 8006012:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006016:	4628      	mov	r0, r5
 8006018:	f7ff fed6 	bl	8005dc8 <__cvt>
 800601c:	9b06      	ldr	r3, [sp, #24]
 800601e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006020:	2b47      	cmp	r3, #71	@ 0x47
 8006022:	4680      	mov	r8, r0
 8006024:	d129      	bne.n	800607a <_printf_float+0x172>
 8006026:	1cc8      	adds	r0, r1, #3
 8006028:	db02      	blt.n	8006030 <_printf_float+0x128>
 800602a:	6863      	ldr	r3, [r4, #4]
 800602c:	4299      	cmp	r1, r3
 800602e:	dd41      	ble.n	80060b4 <_printf_float+0x1ac>
 8006030:	f1aa 0a02 	sub.w	sl, sl, #2
 8006034:	fa5f fa8a 	uxtb.w	sl, sl
 8006038:	3901      	subs	r1, #1
 800603a:	4652      	mov	r2, sl
 800603c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006040:	9109      	str	r1, [sp, #36]	@ 0x24
 8006042:	f7ff ff26 	bl	8005e92 <__exponent>
 8006046:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006048:	1813      	adds	r3, r2, r0
 800604a:	2a01      	cmp	r2, #1
 800604c:	4681      	mov	r9, r0
 800604e:	6123      	str	r3, [r4, #16]
 8006050:	dc02      	bgt.n	8006058 <_printf_float+0x150>
 8006052:	6822      	ldr	r2, [r4, #0]
 8006054:	07d2      	lsls	r2, r2, #31
 8006056:	d501      	bpl.n	800605c <_printf_float+0x154>
 8006058:	3301      	adds	r3, #1
 800605a:	6123      	str	r3, [r4, #16]
 800605c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006060:	2b00      	cmp	r3, #0
 8006062:	d0a2      	beq.n	8005faa <_printf_float+0xa2>
 8006064:	232d      	movs	r3, #45	@ 0x2d
 8006066:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800606a:	e79e      	b.n	8005faa <_printf_float+0xa2>
 800606c:	9a06      	ldr	r2, [sp, #24]
 800606e:	2a47      	cmp	r2, #71	@ 0x47
 8006070:	d1c2      	bne.n	8005ff8 <_printf_float+0xf0>
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1c0      	bne.n	8005ff8 <_printf_float+0xf0>
 8006076:	2301      	movs	r3, #1
 8006078:	e7bd      	b.n	8005ff6 <_printf_float+0xee>
 800607a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800607e:	d9db      	bls.n	8006038 <_printf_float+0x130>
 8006080:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006084:	d118      	bne.n	80060b8 <_printf_float+0x1b0>
 8006086:	2900      	cmp	r1, #0
 8006088:	6863      	ldr	r3, [r4, #4]
 800608a:	dd0b      	ble.n	80060a4 <_printf_float+0x19c>
 800608c:	6121      	str	r1, [r4, #16]
 800608e:	b913      	cbnz	r3, 8006096 <_printf_float+0x18e>
 8006090:	6822      	ldr	r2, [r4, #0]
 8006092:	07d0      	lsls	r0, r2, #31
 8006094:	d502      	bpl.n	800609c <_printf_float+0x194>
 8006096:	3301      	adds	r3, #1
 8006098:	440b      	add	r3, r1
 800609a:	6123      	str	r3, [r4, #16]
 800609c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800609e:	f04f 0900 	mov.w	r9, #0
 80060a2:	e7db      	b.n	800605c <_printf_float+0x154>
 80060a4:	b913      	cbnz	r3, 80060ac <_printf_float+0x1a4>
 80060a6:	6822      	ldr	r2, [r4, #0]
 80060a8:	07d2      	lsls	r2, r2, #31
 80060aa:	d501      	bpl.n	80060b0 <_printf_float+0x1a8>
 80060ac:	3302      	adds	r3, #2
 80060ae:	e7f4      	b.n	800609a <_printf_float+0x192>
 80060b0:	2301      	movs	r3, #1
 80060b2:	e7f2      	b.n	800609a <_printf_float+0x192>
 80060b4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80060b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060ba:	4299      	cmp	r1, r3
 80060bc:	db05      	blt.n	80060ca <_printf_float+0x1c2>
 80060be:	6823      	ldr	r3, [r4, #0]
 80060c0:	6121      	str	r1, [r4, #16]
 80060c2:	07d8      	lsls	r0, r3, #31
 80060c4:	d5ea      	bpl.n	800609c <_printf_float+0x194>
 80060c6:	1c4b      	adds	r3, r1, #1
 80060c8:	e7e7      	b.n	800609a <_printf_float+0x192>
 80060ca:	2900      	cmp	r1, #0
 80060cc:	bfd4      	ite	le
 80060ce:	f1c1 0202 	rsble	r2, r1, #2
 80060d2:	2201      	movgt	r2, #1
 80060d4:	4413      	add	r3, r2
 80060d6:	e7e0      	b.n	800609a <_printf_float+0x192>
 80060d8:	6823      	ldr	r3, [r4, #0]
 80060da:	055a      	lsls	r2, r3, #21
 80060dc:	d407      	bmi.n	80060ee <_printf_float+0x1e6>
 80060de:	6923      	ldr	r3, [r4, #16]
 80060e0:	4642      	mov	r2, r8
 80060e2:	4631      	mov	r1, r6
 80060e4:	4628      	mov	r0, r5
 80060e6:	47b8      	blx	r7
 80060e8:	3001      	adds	r0, #1
 80060ea:	d12b      	bne.n	8006144 <_printf_float+0x23c>
 80060ec:	e767      	b.n	8005fbe <_printf_float+0xb6>
 80060ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80060f2:	f240 80dd 	bls.w	80062b0 <_printf_float+0x3a8>
 80060f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80060fa:	2200      	movs	r2, #0
 80060fc:	2300      	movs	r3, #0
 80060fe:	f7fa fd03 	bl	8000b08 <__aeabi_dcmpeq>
 8006102:	2800      	cmp	r0, #0
 8006104:	d033      	beq.n	800616e <_printf_float+0x266>
 8006106:	4a37      	ldr	r2, [pc, #220]	@ (80061e4 <_printf_float+0x2dc>)
 8006108:	2301      	movs	r3, #1
 800610a:	4631      	mov	r1, r6
 800610c:	4628      	mov	r0, r5
 800610e:	47b8      	blx	r7
 8006110:	3001      	adds	r0, #1
 8006112:	f43f af54 	beq.w	8005fbe <_printf_float+0xb6>
 8006116:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800611a:	4543      	cmp	r3, r8
 800611c:	db02      	blt.n	8006124 <_printf_float+0x21c>
 800611e:	6823      	ldr	r3, [r4, #0]
 8006120:	07d8      	lsls	r0, r3, #31
 8006122:	d50f      	bpl.n	8006144 <_printf_float+0x23c>
 8006124:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006128:	4631      	mov	r1, r6
 800612a:	4628      	mov	r0, r5
 800612c:	47b8      	blx	r7
 800612e:	3001      	adds	r0, #1
 8006130:	f43f af45 	beq.w	8005fbe <_printf_float+0xb6>
 8006134:	f04f 0900 	mov.w	r9, #0
 8006138:	f108 38ff 	add.w	r8, r8, #4294967295
 800613c:	f104 0a1a 	add.w	sl, r4, #26
 8006140:	45c8      	cmp	r8, r9
 8006142:	dc09      	bgt.n	8006158 <_printf_float+0x250>
 8006144:	6823      	ldr	r3, [r4, #0]
 8006146:	079b      	lsls	r3, r3, #30
 8006148:	f100 8103 	bmi.w	8006352 <_printf_float+0x44a>
 800614c:	68e0      	ldr	r0, [r4, #12]
 800614e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006150:	4298      	cmp	r0, r3
 8006152:	bfb8      	it	lt
 8006154:	4618      	movlt	r0, r3
 8006156:	e734      	b.n	8005fc2 <_printf_float+0xba>
 8006158:	2301      	movs	r3, #1
 800615a:	4652      	mov	r2, sl
 800615c:	4631      	mov	r1, r6
 800615e:	4628      	mov	r0, r5
 8006160:	47b8      	blx	r7
 8006162:	3001      	adds	r0, #1
 8006164:	f43f af2b 	beq.w	8005fbe <_printf_float+0xb6>
 8006168:	f109 0901 	add.w	r9, r9, #1
 800616c:	e7e8      	b.n	8006140 <_printf_float+0x238>
 800616e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006170:	2b00      	cmp	r3, #0
 8006172:	dc39      	bgt.n	80061e8 <_printf_float+0x2e0>
 8006174:	4a1b      	ldr	r2, [pc, #108]	@ (80061e4 <_printf_float+0x2dc>)
 8006176:	2301      	movs	r3, #1
 8006178:	4631      	mov	r1, r6
 800617a:	4628      	mov	r0, r5
 800617c:	47b8      	blx	r7
 800617e:	3001      	adds	r0, #1
 8006180:	f43f af1d 	beq.w	8005fbe <_printf_float+0xb6>
 8006184:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006188:	ea59 0303 	orrs.w	r3, r9, r3
 800618c:	d102      	bne.n	8006194 <_printf_float+0x28c>
 800618e:	6823      	ldr	r3, [r4, #0]
 8006190:	07d9      	lsls	r1, r3, #31
 8006192:	d5d7      	bpl.n	8006144 <_printf_float+0x23c>
 8006194:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006198:	4631      	mov	r1, r6
 800619a:	4628      	mov	r0, r5
 800619c:	47b8      	blx	r7
 800619e:	3001      	adds	r0, #1
 80061a0:	f43f af0d 	beq.w	8005fbe <_printf_float+0xb6>
 80061a4:	f04f 0a00 	mov.w	sl, #0
 80061a8:	f104 0b1a 	add.w	fp, r4, #26
 80061ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061ae:	425b      	negs	r3, r3
 80061b0:	4553      	cmp	r3, sl
 80061b2:	dc01      	bgt.n	80061b8 <_printf_float+0x2b0>
 80061b4:	464b      	mov	r3, r9
 80061b6:	e793      	b.n	80060e0 <_printf_float+0x1d8>
 80061b8:	2301      	movs	r3, #1
 80061ba:	465a      	mov	r2, fp
 80061bc:	4631      	mov	r1, r6
 80061be:	4628      	mov	r0, r5
 80061c0:	47b8      	blx	r7
 80061c2:	3001      	adds	r0, #1
 80061c4:	f43f aefb 	beq.w	8005fbe <_printf_float+0xb6>
 80061c8:	f10a 0a01 	add.w	sl, sl, #1
 80061cc:	e7ee      	b.n	80061ac <_printf_float+0x2a4>
 80061ce:	bf00      	nop
 80061d0:	7fefffff 	.word	0x7fefffff
 80061d4:	08008f54 	.word	0x08008f54
 80061d8:	08008f58 	.word	0x08008f58
 80061dc:	08008f5c 	.word	0x08008f5c
 80061e0:	08008f60 	.word	0x08008f60
 80061e4:	08008f64 	.word	0x08008f64
 80061e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80061ea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80061ee:	4553      	cmp	r3, sl
 80061f0:	bfa8      	it	ge
 80061f2:	4653      	movge	r3, sl
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	4699      	mov	r9, r3
 80061f8:	dc36      	bgt.n	8006268 <_printf_float+0x360>
 80061fa:	f04f 0b00 	mov.w	fp, #0
 80061fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006202:	f104 021a 	add.w	r2, r4, #26
 8006206:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006208:	9306      	str	r3, [sp, #24]
 800620a:	eba3 0309 	sub.w	r3, r3, r9
 800620e:	455b      	cmp	r3, fp
 8006210:	dc31      	bgt.n	8006276 <_printf_float+0x36e>
 8006212:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006214:	459a      	cmp	sl, r3
 8006216:	dc3a      	bgt.n	800628e <_printf_float+0x386>
 8006218:	6823      	ldr	r3, [r4, #0]
 800621a:	07da      	lsls	r2, r3, #31
 800621c:	d437      	bmi.n	800628e <_printf_float+0x386>
 800621e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006220:	ebaa 0903 	sub.w	r9, sl, r3
 8006224:	9b06      	ldr	r3, [sp, #24]
 8006226:	ebaa 0303 	sub.w	r3, sl, r3
 800622a:	4599      	cmp	r9, r3
 800622c:	bfa8      	it	ge
 800622e:	4699      	movge	r9, r3
 8006230:	f1b9 0f00 	cmp.w	r9, #0
 8006234:	dc33      	bgt.n	800629e <_printf_float+0x396>
 8006236:	f04f 0800 	mov.w	r8, #0
 800623a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800623e:	f104 0b1a 	add.w	fp, r4, #26
 8006242:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006244:	ebaa 0303 	sub.w	r3, sl, r3
 8006248:	eba3 0309 	sub.w	r3, r3, r9
 800624c:	4543      	cmp	r3, r8
 800624e:	f77f af79 	ble.w	8006144 <_printf_float+0x23c>
 8006252:	2301      	movs	r3, #1
 8006254:	465a      	mov	r2, fp
 8006256:	4631      	mov	r1, r6
 8006258:	4628      	mov	r0, r5
 800625a:	47b8      	blx	r7
 800625c:	3001      	adds	r0, #1
 800625e:	f43f aeae 	beq.w	8005fbe <_printf_float+0xb6>
 8006262:	f108 0801 	add.w	r8, r8, #1
 8006266:	e7ec      	b.n	8006242 <_printf_float+0x33a>
 8006268:	4642      	mov	r2, r8
 800626a:	4631      	mov	r1, r6
 800626c:	4628      	mov	r0, r5
 800626e:	47b8      	blx	r7
 8006270:	3001      	adds	r0, #1
 8006272:	d1c2      	bne.n	80061fa <_printf_float+0x2f2>
 8006274:	e6a3      	b.n	8005fbe <_printf_float+0xb6>
 8006276:	2301      	movs	r3, #1
 8006278:	4631      	mov	r1, r6
 800627a:	4628      	mov	r0, r5
 800627c:	9206      	str	r2, [sp, #24]
 800627e:	47b8      	blx	r7
 8006280:	3001      	adds	r0, #1
 8006282:	f43f ae9c 	beq.w	8005fbe <_printf_float+0xb6>
 8006286:	9a06      	ldr	r2, [sp, #24]
 8006288:	f10b 0b01 	add.w	fp, fp, #1
 800628c:	e7bb      	b.n	8006206 <_printf_float+0x2fe>
 800628e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006292:	4631      	mov	r1, r6
 8006294:	4628      	mov	r0, r5
 8006296:	47b8      	blx	r7
 8006298:	3001      	adds	r0, #1
 800629a:	d1c0      	bne.n	800621e <_printf_float+0x316>
 800629c:	e68f      	b.n	8005fbe <_printf_float+0xb6>
 800629e:	9a06      	ldr	r2, [sp, #24]
 80062a0:	464b      	mov	r3, r9
 80062a2:	4442      	add	r2, r8
 80062a4:	4631      	mov	r1, r6
 80062a6:	4628      	mov	r0, r5
 80062a8:	47b8      	blx	r7
 80062aa:	3001      	adds	r0, #1
 80062ac:	d1c3      	bne.n	8006236 <_printf_float+0x32e>
 80062ae:	e686      	b.n	8005fbe <_printf_float+0xb6>
 80062b0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80062b4:	f1ba 0f01 	cmp.w	sl, #1
 80062b8:	dc01      	bgt.n	80062be <_printf_float+0x3b6>
 80062ba:	07db      	lsls	r3, r3, #31
 80062bc:	d536      	bpl.n	800632c <_printf_float+0x424>
 80062be:	2301      	movs	r3, #1
 80062c0:	4642      	mov	r2, r8
 80062c2:	4631      	mov	r1, r6
 80062c4:	4628      	mov	r0, r5
 80062c6:	47b8      	blx	r7
 80062c8:	3001      	adds	r0, #1
 80062ca:	f43f ae78 	beq.w	8005fbe <_printf_float+0xb6>
 80062ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062d2:	4631      	mov	r1, r6
 80062d4:	4628      	mov	r0, r5
 80062d6:	47b8      	blx	r7
 80062d8:	3001      	adds	r0, #1
 80062da:	f43f ae70 	beq.w	8005fbe <_printf_float+0xb6>
 80062de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80062e2:	2200      	movs	r2, #0
 80062e4:	2300      	movs	r3, #0
 80062e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80062ea:	f7fa fc0d 	bl	8000b08 <__aeabi_dcmpeq>
 80062ee:	b9c0      	cbnz	r0, 8006322 <_printf_float+0x41a>
 80062f0:	4653      	mov	r3, sl
 80062f2:	f108 0201 	add.w	r2, r8, #1
 80062f6:	4631      	mov	r1, r6
 80062f8:	4628      	mov	r0, r5
 80062fa:	47b8      	blx	r7
 80062fc:	3001      	adds	r0, #1
 80062fe:	d10c      	bne.n	800631a <_printf_float+0x412>
 8006300:	e65d      	b.n	8005fbe <_printf_float+0xb6>
 8006302:	2301      	movs	r3, #1
 8006304:	465a      	mov	r2, fp
 8006306:	4631      	mov	r1, r6
 8006308:	4628      	mov	r0, r5
 800630a:	47b8      	blx	r7
 800630c:	3001      	adds	r0, #1
 800630e:	f43f ae56 	beq.w	8005fbe <_printf_float+0xb6>
 8006312:	f108 0801 	add.w	r8, r8, #1
 8006316:	45d0      	cmp	r8, sl
 8006318:	dbf3      	blt.n	8006302 <_printf_float+0x3fa>
 800631a:	464b      	mov	r3, r9
 800631c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006320:	e6df      	b.n	80060e2 <_printf_float+0x1da>
 8006322:	f04f 0800 	mov.w	r8, #0
 8006326:	f104 0b1a 	add.w	fp, r4, #26
 800632a:	e7f4      	b.n	8006316 <_printf_float+0x40e>
 800632c:	2301      	movs	r3, #1
 800632e:	4642      	mov	r2, r8
 8006330:	e7e1      	b.n	80062f6 <_printf_float+0x3ee>
 8006332:	2301      	movs	r3, #1
 8006334:	464a      	mov	r2, r9
 8006336:	4631      	mov	r1, r6
 8006338:	4628      	mov	r0, r5
 800633a:	47b8      	blx	r7
 800633c:	3001      	adds	r0, #1
 800633e:	f43f ae3e 	beq.w	8005fbe <_printf_float+0xb6>
 8006342:	f108 0801 	add.w	r8, r8, #1
 8006346:	68e3      	ldr	r3, [r4, #12]
 8006348:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800634a:	1a5b      	subs	r3, r3, r1
 800634c:	4543      	cmp	r3, r8
 800634e:	dcf0      	bgt.n	8006332 <_printf_float+0x42a>
 8006350:	e6fc      	b.n	800614c <_printf_float+0x244>
 8006352:	f04f 0800 	mov.w	r8, #0
 8006356:	f104 0919 	add.w	r9, r4, #25
 800635a:	e7f4      	b.n	8006346 <_printf_float+0x43e>

0800635c <_printf_common>:
 800635c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006360:	4616      	mov	r6, r2
 8006362:	4698      	mov	r8, r3
 8006364:	688a      	ldr	r2, [r1, #8]
 8006366:	690b      	ldr	r3, [r1, #16]
 8006368:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800636c:	4293      	cmp	r3, r2
 800636e:	bfb8      	it	lt
 8006370:	4613      	movlt	r3, r2
 8006372:	6033      	str	r3, [r6, #0]
 8006374:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006378:	4607      	mov	r7, r0
 800637a:	460c      	mov	r4, r1
 800637c:	b10a      	cbz	r2, 8006382 <_printf_common+0x26>
 800637e:	3301      	adds	r3, #1
 8006380:	6033      	str	r3, [r6, #0]
 8006382:	6823      	ldr	r3, [r4, #0]
 8006384:	0699      	lsls	r1, r3, #26
 8006386:	bf42      	ittt	mi
 8006388:	6833      	ldrmi	r3, [r6, #0]
 800638a:	3302      	addmi	r3, #2
 800638c:	6033      	strmi	r3, [r6, #0]
 800638e:	6825      	ldr	r5, [r4, #0]
 8006390:	f015 0506 	ands.w	r5, r5, #6
 8006394:	d106      	bne.n	80063a4 <_printf_common+0x48>
 8006396:	f104 0a19 	add.w	sl, r4, #25
 800639a:	68e3      	ldr	r3, [r4, #12]
 800639c:	6832      	ldr	r2, [r6, #0]
 800639e:	1a9b      	subs	r3, r3, r2
 80063a0:	42ab      	cmp	r3, r5
 80063a2:	dc26      	bgt.n	80063f2 <_printf_common+0x96>
 80063a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80063a8:	6822      	ldr	r2, [r4, #0]
 80063aa:	3b00      	subs	r3, #0
 80063ac:	bf18      	it	ne
 80063ae:	2301      	movne	r3, #1
 80063b0:	0692      	lsls	r2, r2, #26
 80063b2:	d42b      	bmi.n	800640c <_printf_common+0xb0>
 80063b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80063b8:	4641      	mov	r1, r8
 80063ba:	4638      	mov	r0, r7
 80063bc:	47c8      	blx	r9
 80063be:	3001      	adds	r0, #1
 80063c0:	d01e      	beq.n	8006400 <_printf_common+0xa4>
 80063c2:	6823      	ldr	r3, [r4, #0]
 80063c4:	6922      	ldr	r2, [r4, #16]
 80063c6:	f003 0306 	and.w	r3, r3, #6
 80063ca:	2b04      	cmp	r3, #4
 80063cc:	bf02      	ittt	eq
 80063ce:	68e5      	ldreq	r5, [r4, #12]
 80063d0:	6833      	ldreq	r3, [r6, #0]
 80063d2:	1aed      	subeq	r5, r5, r3
 80063d4:	68a3      	ldr	r3, [r4, #8]
 80063d6:	bf0c      	ite	eq
 80063d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063dc:	2500      	movne	r5, #0
 80063de:	4293      	cmp	r3, r2
 80063e0:	bfc4      	itt	gt
 80063e2:	1a9b      	subgt	r3, r3, r2
 80063e4:	18ed      	addgt	r5, r5, r3
 80063e6:	2600      	movs	r6, #0
 80063e8:	341a      	adds	r4, #26
 80063ea:	42b5      	cmp	r5, r6
 80063ec:	d11a      	bne.n	8006424 <_printf_common+0xc8>
 80063ee:	2000      	movs	r0, #0
 80063f0:	e008      	b.n	8006404 <_printf_common+0xa8>
 80063f2:	2301      	movs	r3, #1
 80063f4:	4652      	mov	r2, sl
 80063f6:	4641      	mov	r1, r8
 80063f8:	4638      	mov	r0, r7
 80063fa:	47c8      	blx	r9
 80063fc:	3001      	adds	r0, #1
 80063fe:	d103      	bne.n	8006408 <_printf_common+0xac>
 8006400:	f04f 30ff 	mov.w	r0, #4294967295
 8006404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006408:	3501      	adds	r5, #1
 800640a:	e7c6      	b.n	800639a <_printf_common+0x3e>
 800640c:	18e1      	adds	r1, r4, r3
 800640e:	1c5a      	adds	r2, r3, #1
 8006410:	2030      	movs	r0, #48	@ 0x30
 8006412:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006416:	4422      	add	r2, r4
 8006418:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800641c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006420:	3302      	adds	r3, #2
 8006422:	e7c7      	b.n	80063b4 <_printf_common+0x58>
 8006424:	2301      	movs	r3, #1
 8006426:	4622      	mov	r2, r4
 8006428:	4641      	mov	r1, r8
 800642a:	4638      	mov	r0, r7
 800642c:	47c8      	blx	r9
 800642e:	3001      	adds	r0, #1
 8006430:	d0e6      	beq.n	8006400 <_printf_common+0xa4>
 8006432:	3601      	adds	r6, #1
 8006434:	e7d9      	b.n	80063ea <_printf_common+0x8e>
	...

08006438 <_printf_i>:
 8006438:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800643c:	7e0f      	ldrb	r7, [r1, #24]
 800643e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006440:	2f78      	cmp	r7, #120	@ 0x78
 8006442:	4691      	mov	r9, r2
 8006444:	4680      	mov	r8, r0
 8006446:	460c      	mov	r4, r1
 8006448:	469a      	mov	sl, r3
 800644a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800644e:	d807      	bhi.n	8006460 <_printf_i+0x28>
 8006450:	2f62      	cmp	r7, #98	@ 0x62
 8006452:	d80a      	bhi.n	800646a <_printf_i+0x32>
 8006454:	2f00      	cmp	r7, #0
 8006456:	f000 80d2 	beq.w	80065fe <_printf_i+0x1c6>
 800645a:	2f58      	cmp	r7, #88	@ 0x58
 800645c:	f000 80b9 	beq.w	80065d2 <_printf_i+0x19a>
 8006460:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006464:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006468:	e03a      	b.n	80064e0 <_printf_i+0xa8>
 800646a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800646e:	2b15      	cmp	r3, #21
 8006470:	d8f6      	bhi.n	8006460 <_printf_i+0x28>
 8006472:	a101      	add	r1, pc, #4	@ (adr r1, 8006478 <_printf_i+0x40>)
 8006474:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006478:	080064d1 	.word	0x080064d1
 800647c:	080064e5 	.word	0x080064e5
 8006480:	08006461 	.word	0x08006461
 8006484:	08006461 	.word	0x08006461
 8006488:	08006461 	.word	0x08006461
 800648c:	08006461 	.word	0x08006461
 8006490:	080064e5 	.word	0x080064e5
 8006494:	08006461 	.word	0x08006461
 8006498:	08006461 	.word	0x08006461
 800649c:	08006461 	.word	0x08006461
 80064a0:	08006461 	.word	0x08006461
 80064a4:	080065e5 	.word	0x080065e5
 80064a8:	0800650f 	.word	0x0800650f
 80064ac:	0800659f 	.word	0x0800659f
 80064b0:	08006461 	.word	0x08006461
 80064b4:	08006461 	.word	0x08006461
 80064b8:	08006607 	.word	0x08006607
 80064bc:	08006461 	.word	0x08006461
 80064c0:	0800650f 	.word	0x0800650f
 80064c4:	08006461 	.word	0x08006461
 80064c8:	08006461 	.word	0x08006461
 80064cc:	080065a7 	.word	0x080065a7
 80064d0:	6833      	ldr	r3, [r6, #0]
 80064d2:	1d1a      	adds	r2, r3, #4
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	6032      	str	r2, [r6, #0]
 80064d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80064e0:	2301      	movs	r3, #1
 80064e2:	e09d      	b.n	8006620 <_printf_i+0x1e8>
 80064e4:	6833      	ldr	r3, [r6, #0]
 80064e6:	6820      	ldr	r0, [r4, #0]
 80064e8:	1d19      	adds	r1, r3, #4
 80064ea:	6031      	str	r1, [r6, #0]
 80064ec:	0606      	lsls	r6, r0, #24
 80064ee:	d501      	bpl.n	80064f4 <_printf_i+0xbc>
 80064f0:	681d      	ldr	r5, [r3, #0]
 80064f2:	e003      	b.n	80064fc <_printf_i+0xc4>
 80064f4:	0645      	lsls	r5, r0, #25
 80064f6:	d5fb      	bpl.n	80064f0 <_printf_i+0xb8>
 80064f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80064fc:	2d00      	cmp	r5, #0
 80064fe:	da03      	bge.n	8006508 <_printf_i+0xd0>
 8006500:	232d      	movs	r3, #45	@ 0x2d
 8006502:	426d      	negs	r5, r5
 8006504:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006508:	4859      	ldr	r0, [pc, #356]	@ (8006670 <_printf_i+0x238>)
 800650a:	230a      	movs	r3, #10
 800650c:	e011      	b.n	8006532 <_printf_i+0xfa>
 800650e:	6821      	ldr	r1, [r4, #0]
 8006510:	6833      	ldr	r3, [r6, #0]
 8006512:	0608      	lsls	r0, r1, #24
 8006514:	f853 5b04 	ldr.w	r5, [r3], #4
 8006518:	d402      	bmi.n	8006520 <_printf_i+0xe8>
 800651a:	0649      	lsls	r1, r1, #25
 800651c:	bf48      	it	mi
 800651e:	b2ad      	uxthmi	r5, r5
 8006520:	2f6f      	cmp	r7, #111	@ 0x6f
 8006522:	4853      	ldr	r0, [pc, #332]	@ (8006670 <_printf_i+0x238>)
 8006524:	6033      	str	r3, [r6, #0]
 8006526:	bf14      	ite	ne
 8006528:	230a      	movne	r3, #10
 800652a:	2308      	moveq	r3, #8
 800652c:	2100      	movs	r1, #0
 800652e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006532:	6866      	ldr	r6, [r4, #4]
 8006534:	60a6      	str	r6, [r4, #8]
 8006536:	2e00      	cmp	r6, #0
 8006538:	bfa2      	ittt	ge
 800653a:	6821      	ldrge	r1, [r4, #0]
 800653c:	f021 0104 	bicge.w	r1, r1, #4
 8006540:	6021      	strge	r1, [r4, #0]
 8006542:	b90d      	cbnz	r5, 8006548 <_printf_i+0x110>
 8006544:	2e00      	cmp	r6, #0
 8006546:	d04b      	beq.n	80065e0 <_printf_i+0x1a8>
 8006548:	4616      	mov	r6, r2
 800654a:	fbb5 f1f3 	udiv	r1, r5, r3
 800654e:	fb03 5711 	mls	r7, r3, r1, r5
 8006552:	5dc7      	ldrb	r7, [r0, r7]
 8006554:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006558:	462f      	mov	r7, r5
 800655a:	42bb      	cmp	r3, r7
 800655c:	460d      	mov	r5, r1
 800655e:	d9f4      	bls.n	800654a <_printf_i+0x112>
 8006560:	2b08      	cmp	r3, #8
 8006562:	d10b      	bne.n	800657c <_printf_i+0x144>
 8006564:	6823      	ldr	r3, [r4, #0]
 8006566:	07df      	lsls	r7, r3, #31
 8006568:	d508      	bpl.n	800657c <_printf_i+0x144>
 800656a:	6923      	ldr	r3, [r4, #16]
 800656c:	6861      	ldr	r1, [r4, #4]
 800656e:	4299      	cmp	r1, r3
 8006570:	bfde      	ittt	le
 8006572:	2330      	movle	r3, #48	@ 0x30
 8006574:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006578:	f106 36ff 	addle.w	r6, r6, #4294967295
 800657c:	1b92      	subs	r2, r2, r6
 800657e:	6122      	str	r2, [r4, #16]
 8006580:	f8cd a000 	str.w	sl, [sp]
 8006584:	464b      	mov	r3, r9
 8006586:	aa03      	add	r2, sp, #12
 8006588:	4621      	mov	r1, r4
 800658a:	4640      	mov	r0, r8
 800658c:	f7ff fee6 	bl	800635c <_printf_common>
 8006590:	3001      	adds	r0, #1
 8006592:	d14a      	bne.n	800662a <_printf_i+0x1f2>
 8006594:	f04f 30ff 	mov.w	r0, #4294967295
 8006598:	b004      	add	sp, #16
 800659a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800659e:	6823      	ldr	r3, [r4, #0]
 80065a0:	f043 0320 	orr.w	r3, r3, #32
 80065a4:	6023      	str	r3, [r4, #0]
 80065a6:	4833      	ldr	r0, [pc, #204]	@ (8006674 <_printf_i+0x23c>)
 80065a8:	2778      	movs	r7, #120	@ 0x78
 80065aa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80065ae:	6823      	ldr	r3, [r4, #0]
 80065b0:	6831      	ldr	r1, [r6, #0]
 80065b2:	061f      	lsls	r7, r3, #24
 80065b4:	f851 5b04 	ldr.w	r5, [r1], #4
 80065b8:	d402      	bmi.n	80065c0 <_printf_i+0x188>
 80065ba:	065f      	lsls	r7, r3, #25
 80065bc:	bf48      	it	mi
 80065be:	b2ad      	uxthmi	r5, r5
 80065c0:	6031      	str	r1, [r6, #0]
 80065c2:	07d9      	lsls	r1, r3, #31
 80065c4:	bf44      	itt	mi
 80065c6:	f043 0320 	orrmi.w	r3, r3, #32
 80065ca:	6023      	strmi	r3, [r4, #0]
 80065cc:	b11d      	cbz	r5, 80065d6 <_printf_i+0x19e>
 80065ce:	2310      	movs	r3, #16
 80065d0:	e7ac      	b.n	800652c <_printf_i+0xf4>
 80065d2:	4827      	ldr	r0, [pc, #156]	@ (8006670 <_printf_i+0x238>)
 80065d4:	e7e9      	b.n	80065aa <_printf_i+0x172>
 80065d6:	6823      	ldr	r3, [r4, #0]
 80065d8:	f023 0320 	bic.w	r3, r3, #32
 80065dc:	6023      	str	r3, [r4, #0]
 80065de:	e7f6      	b.n	80065ce <_printf_i+0x196>
 80065e0:	4616      	mov	r6, r2
 80065e2:	e7bd      	b.n	8006560 <_printf_i+0x128>
 80065e4:	6833      	ldr	r3, [r6, #0]
 80065e6:	6825      	ldr	r5, [r4, #0]
 80065e8:	6961      	ldr	r1, [r4, #20]
 80065ea:	1d18      	adds	r0, r3, #4
 80065ec:	6030      	str	r0, [r6, #0]
 80065ee:	062e      	lsls	r6, r5, #24
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	d501      	bpl.n	80065f8 <_printf_i+0x1c0>
 80065f4:	6019      	str	r1, [r3, #0]
 80065f6:	e002      	b.n	80065fe <_printf_i+0x1c6>
 80065f8:	0668      	lsls	r0, r5, #25
 80065fa:	d5fb      	bpl.n	80065f4 <_printf_i+0x1bc>
 80065fc:	8019      	strh	r1, [r3, #0]
 80065fe:	2300      	movs	r3, #0
 8006600:	6123      	str	r3, [r4, #16]
 8006602:	4616      	mov	r6, r2
 8006604:	e7bc      	b.n	8006580 <_printf_i+0x148>
 8006606:	6833      	ldr	r3, [r6, #0]
 8006608:	1d1a      	adds	r2, r3, #4
 800660a:	6032      	str	r2, [r6, #0]
 800660c:	681e      	ldr	r6, [r3, #0]
 800660e:	6862      	ldr	r2, [r4, #4]
 8006610:	2100      	movs	r1, #0
 8006612:	4630      	mov	r0, r6
 8006614:	f7f9 fdfc 	bl	8000210 <memchr>
 8006618:	b108      	cbz	r0, 800661e <_printf_i+0x1e6>
 800661a:	1b80      	subs	r0, r0, r6
 800661c:	6060      	str	r0, [r4, #4]
 800661e:	6863      	ldr	r3, [r4, #4]
 8006620:	6123      	str	r3, [r4, #16]
 8006622:	2300      	movs	r3, #0
 8006624:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006628:	e7aa      	b.n	8006580 <_printf_i+0x148>
 800662a:	6923      	ldr	r3, [r4, #16]
 800662c:	4632      	mov	r2, r6
 800662e:	4649      	mov	r1, r9
 8006630:	4640      	mov	r0, r8
 8006632:	47d0      	blx	sl
 8006634:	3001      	adds	r0, #1
 8006636:	d0ad      	beq.n	8006594 <_printf_i+0x15c>
 8006638:	6823      	ldr	r3, [r4, #0]
 800663a:	079b      	lsls	r3, r3, #30
 800663c:	d413      	bmi.n	8006666 <_printf_i+0x22e>
 800663e:	68e0      	ldr	r0, [r4, #12]
 8006640:	9b03      	ldr	r3, [sp, #12]
 8006642:	4298      	cmp	r0, r3
 8006644:	bfb8      	it	lt
 8006646:	4618      	movlt	r0, r3
 8006648:	e7a6      	b.n	8006598 <_printf_i+0x160>
 800664a:	2301      	movs	r3, #1
 800664c:	4632      	mov	r2, r6
 800664e:	4649      	mov	r1, r9
 8006650:	4640      	mov	r0, r8
 8006652:	47d0      	blx	sl
 8006654:	3001      	adds	r0, #1
 8006656:	d09d      	beq.n	8006594 <_printf_i+0x15c>
 8006658:	3501      	adds	r5, #1
 800665a:	68e3      	ldr	r3, [r4, #12]
 800665c:	9903      	ldr	r1, [sp, #12]
 800665e:	1a5b      	subs	r3, r3, r1
 8006660:	42ab      	cmp	r3, r5
 8006662:	dcf2      	bgt.n	800664a <_printf_i+0x212>
 8006664:	e7eb      	b.n	800663e <_printf_i+0x206>
 8006666:	2500      	movs	r5, #0
 8006668:	f104 0619 	add.w	r6, r4, #25
 800666c:	e7f5      	b.n	800665a <_printf_i+0x222>
 800666e:	bf00      	nop
 8006670:	08008f66 	.word	0x08008f66
 8006674:	08008f77 	.word	0x08008f77

08006678 <std>:
 8006678:	2300      	movs	r3, #0
 800667a:	b510      	push	{r4, lr}
 800667c:	4604      	mov	r4, r0
 800667e:	e9c0 3300 	strd	r3, r3, [r0]
 8006682:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006686:	6083      	str	r3, [r0, #8]
 8006688:	8181      	strh	r1, [r0, #12]
 800668a:	6643      	str	r3, [r0, #100]	@ 0x64
 800668c:	81c2      	strh	r2, [r0, #14]
 800668e:	6183      	str	r3, [r0, #24]
 8006690:	4619      	mov	r1, r3
 8006692:	2208      	movs	r2, #8
 8006694:	305c      	adds	r0, #92	@ 0x5c
 8006696:	f000 f914 	bl	80068c2 <memset>
 800669a:	4b0d      	ldr	r3, [pc, #52]	@ (80066d0 <std+0x58>)
 800669c:	6263      	str	r3, [r4, #36]	@ 0x24
 800669e:	4b0d      	ldr	r3, [pc, #52]	@ (80066d4 <std+0x5c>)
 80066a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80066a2:	4b0d      	ldr	r3, [pc, #52]	@ (80066d8 <std+0x60>)
 80066a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80066a6:	4b0d      	ldr	r3, [pc, #52]	@ (80066dc <std+0x64>)
 80066a8:	6323      	str	r3, [r4, #48]	@ 0x30
 80066aa:	4b0d      	ldr	r3, [pc, #52]	@ (80066e0 <std+0x68>)
 80066ac:	6224      	str	r4, [r4, #32]
 80066ae:	429c      	cmp	r4, r3
 80066b0:	d006      	beq.n	80066c0 <std+0x48>
 80066b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80066b6:	4294      	cmp	r4, r2
 80066b8:	d002      	beq.n	80066c0 <std+0x48>
 80066ba:	33d0      	adds	r3, #208	@ 0xd0
 80066bc:	429c      	cmp	r4, r3
 80066be:	d105      	bne.n	80066cc <std+0x54>
 80066c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80066c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066c8:	f000 b982 	b.w	80069d0 <__retarget_lock_init_recursive>
 80066cc:	bd10      	pop	{r4, pc}
 80066ce:	bf00      	nop
 80066d0:	0800683d 	.word	0x0800683d
 80066d4:	0800685f 	.word	0x0800685f
 80066d8:	08006897 	.word	0x08006897
 80066dc:	080068bb 	.word	0x080068bb
 80066e0:	200005e8 	.word	0x200005e8

080066e4 <stdio_exit_handler>:
 80066e4:	4a02      	ldr	r2, [pc, #8]	@ (80066f0 <stdio_exit_handler+0xc>)
 80066e6:	4903      	ldr	r1, [pc, #12]	@ (80066f4 <stdio_exit_handler+0x10>)
 80066e8:	4803      	ldr	r0, [pc, #12]	@ (80066f8 <stdio_exit_handler+0x14>)
 80066ea:	f000 b869 	b.w	80067c0 <_fwalk_sglue>
 80066ee:	bf00      	nop
 80066f0:	20000018 	.word	0x20000018
 80066f4:	080081e1 	.word	0x080081e1
 80066f8:	20000028 	.word	0x20000028

080066fc <cleanup_stdio>:
 80066fc:	6841      	ldr	r1, [r0, #4]
 80066fe:	4b0c      	ldr	r3, [pc, #48]	@ (8006730 <cleanup_stdio+0x34>)
 8006700:	4299      	cmp	r1, r3
 8006702:	b510      	push	{r4, lr}
 8006704:	4604      	mov	r4, r0
 8006706:	d001      	beq.n	800670c <cleanup_stdio+0x10>
 8006708:	f001 fd6a 	bl	80081e0 <_fflush_r>
 800670c:	68a1      	ldr	r1, [r4, #8]
 800670e:	4b09      	ldr	r3, [pc, #36]	@ (8006734 <cleanup_stdio+0x38>)
 8006710:	4299      	cmp	r1, r3
 8006712:	d002      	beq.n	800671a <cleanup_stdio+0x1e>
 8006714:	4620      	mov	r0, r4
 8006716:	f001 fd63 	bl	80081e0 <_fflush_r>
 800671a:	68e1      	ldr	r1, [r4, #12]
 800671c:	4b06      	ldr	r3, [pc, #24]	@ (8006738 <cleanup_stdio+0x3c>)
 800671e:	4299      	cmp	r1, r3
 8006720:	d004      	beq.n	800672c <cleanup_stdio+0x30>
 8006722:	4620      	mov	r0, r4
 8006724:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006728:	f001 bd5a 	b.w	80081e0 <_fflush_r>
 800672c:	bd10      	pop	{r4, pc}
 800672e:	bf00      	nop
 8006730:	200005e8 	.word	0x200005e8
 8006734:	20000650 	.word	0x20000650
 8006738:	200006b8 	.word	0x200006b8

0800673c <global_stdio_init.part.0>:
 800673c:	b510      	push	{r4, lr}
 800673e:	4b0b      	ldr	r3, [pc, #44]	@ (800676c <global_stdio_init.part.0+0x30>)
 8006740:	4c0b      	ldr	r4, [pc, #44]	@ (8006770 <global_stdio_init.part.0+0x34>)
 8006742:	4a0c      	ldr	r2, [pc, #48]	@ (8006774 <global_stdio_init.part.0+0x38>)
 8006744:	601a      	str	r2, [r3, #0]
 8006746:	4620      	mov	r0, r4
 8006748:	2200      	movs	r2, #0
 800674a:	2104      	movs	r1, #4
 800674c:	f7ff ff94 	bl	8006678 <std>
 8006750:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006754:	2201      	movs	r2, #1
 8006756:	2109      	movs	r1, #9
 8006758:	f7ff ff8e 	bl	8006678 <std>
 800675c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006760:	2202      	movs	r2, #2
 8006762:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006766:	2112      	movs	r1, #18
 8006768:	f7ff bf86 	b.w	8006678 <std>
 800676c:	20000720 	.word	0x20000720
 8006770:	200005e8 	.word	0x200005e8
 8006774:	080066e5 	.word	0x080066e5

08006778 <__sfp_lock_acquire>:
 8006778:	4801      	ldr	r0, [pc, #4]	@ (8006780 <__sfp_lock_acquire+0x8>)
 800677a:	f000 b92a 	b.w	80069d2 <__retarget_lock_acquire_recursive>
 800677e:	bf00      	nop
 8006780:	20000729 	.word	0x20000729

08006784 <__sfp_lock_release>:
 8006784:	4801      	ldr	r0, [pc, #4]	@ (800678c <__sfp_lock_release+0x8>)
 8006786:	f000 b925 	b.w	80069d4 <__retarget_lock_release_recursive>
 800678a:	bf00      	nop
 800678c:	20000729 	.word	0x20000729

08006790 <__sinit>:
 8006790:	b510      	push	{r4, lr}
 8006792:	4604      	mov	r4, r0
 8006794:	f7ff fff0 	bl	8006778 <__sfp_lock_acquire>
 8006798:	6a23      	ldr	r3, [r4, #32]
 800679a:	b11b      	cbz	r3, 80067a4 <__sinit+0x14>
 800679c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067a0:	f7ff bff0 	b.w	8006784 <__sfp_lock_release>
 80067a4:	4b04      	ldr	r3, [pc, #16]	@ (80067b8 <__sinit+0x28>)
 80067a6:	6223      	str	r3, [r4, #32]
 80067a8:	4b04      	ldr	r3, [pc, #16]	@ (80067bc <__sinit+0x2c>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d1f5      	bne.n	800679c <__sinit+0xc>
 80067b0:	f7ff ffc4 	bl	800673c <global_stdio_init.part.0>
 80067b4:	e7f2      	b.n	800679c <__sinit+0xc>
 80067b6:	bf00      	nop
 80067b8:	080066fd 	.word	0x080066fd
 80067bc:	20000720 	.word	0x20000720

080067c0 <_fwalk_sglue>:
 80067c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067c4:	4607      	mov	r7, r0
 80067c6:	4688      	mov	r8, r1
 80067c8:	4614      	mov	r4, r2
 80067ca:	2600      	movs	r6, #0
 80067cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80067d0:	f1b9 0901 	subs.w	r9, r9, #1
 80067d4:	d505      	bpl.n	80067e2 <_fwalk_sglue+0x22>
 80067d6:	6824      	ldr	r4, [r4, #0]
 80067d8:	2c00      	cmp	r4, #0
 80067da:	d1f7      	bne.n	80067cc <_fwalk_sglue+0xc>
 80067dc:	4630      	mov	r0, r6
 80067de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067e2:	89ab      	ldrh	r3, [r5, #12]
 80067e4:	2b01      	cmp	r3, #1
 80067e6:	d907      	bls.n	80067f8 <_fwalk_sglue+0x38>
 80067e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80067ec:	3301      	adds	r3, #1
 80067ee:	d003      	beq.n	80067f8 <_fwalk_sglue+0x38>
 80067f0:	4629      	mov	r1, r5
 80067f2:	4638      	mov	r0, r7
 80067f4:	47c0      	blx	r8
 80067f6:	4306      	orrs	r6, r0
 80067f8:	3568      	adds	r5, #104	@ 0x68
 80067fa:	e7e9      	b.n	80067d0 <_fwalk_sglue+0x10>

080067fc <siprintf>:
 80067fc:	b40e      	push	{r1, r2, r3}
 80067fe:	b500      	push	{lr}
 8006800:	b09c      	sub	sp, #112	@ 0x70
 8006802:	ab1d      	add	r3, sp, #116	@ 0x74
 8006804:	9002      	str	r0, [sp, #8]
 8006806:	9006      	str	r0, [sp, #24]
 8006808:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800680c:	4809      	ldr	r0, [pc, #36]	@ (8006834 <siprintf+0x38>)
 800680e:	9107      	str	r1, [sp, #28]
 8006810:	9104      	str	r1, [sp, #16]
 8006812:	4909      	ldr	r1, [pc, #36]	@ (8006838 <siprintf+0x3c>)
 8006814:	f853 2b04 	ldr.w	r2, [r3], #4
 8006818:	9105      	str	r1, [sp, #20]
 800681a:	6800      	ldr	r0, [r0, #0]
 800681c:	9301      	str	r3, [sp, #4]
 800681e:	a902      	add	r1, sp, #8
 8006820:	f001 fb5e 	bl	8007ee0 <_svfiprintf_r>
 8006824:	9b02      	ldr	r3, [sp, #8]
 8006826:	2200      	movs	r2, #0
 8006828:	701a      	strb	r2, [r3, #0]
 800682a:	b01c      	add	sp, #112	@ 0x70
 800682c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006830:	b003      	add	sp, #12
 8006832:	4770      	bx	lr
 8006834:	20000024 	.word	0x20000024
 8006838:	ffff0208 	.word	0xffff0208

0800683c <__sread>:
 800683c:	b510      	push	{r4, lr}
 800683e:	460c      	mov	r4, r1
 8006840:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006844:	f000 f86c 	bl	8006920 <_read_r>
 8006848:	2800      	cmp	r0, #0
 800684a:	bfab      	itete	ge
 800684c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800684e:	89a3      	ldrhlt	r3, [r4, #12]
 8006850:	181b      	addge	r3, r3, r0
 8006852:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006856:	bfac      	ite	ge
 8006858:	6563      	strge	r3, [r4, #84]	@ 0x54
 800685a:	81a3      	strhlt	r3, [r4, #12]
 800685c:	bd10      	pop	{r4, pc}

0800685e <__swrite>:
 800685e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006862:	461f      	mov	r7, r3
 8006864:	898b      	ldrh	r3, [r1, #12]
 8006866:	05db      	lsls	r3, r3, #23
 8006868:	4605      	mov	r5, r0
 800686a:	460c      	mov	r4, r1
 800686c:	4616      	mov	r6, r2
 800686e:	d505      	bpl.n	800687c <__swrite+0x1e>
 8006870:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006874:	2302      	movs	r3, #2
 8006876:	2200      	movs	r2, #0
 8006878:	f000 f840 	bl	80068fc <_lseek_r>
 800687c:	89a3      	ldrh	r3, [r4, #12]
 800687e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006882:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006886:	81a3      	strh	r3, [r4, #12]
 8006888:	4632      	mov	r2, r6
 800688a:	463b      	mov	r3, r7
 800688c:	4628      	mov	r0, r5
 800688e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006892:	f000 b867 	b.w	8006964 <_write_r>

08006896 <__sseek>:
 8006896:	b510      	push	{r4, lr}
 8006898:	460c      	mov	r4, r1
 800689a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800689e:	f000 f82d 	bl	80068fc <_lseek_r>
 80068a2:	1c43      	adds	r3, r0, #1
 80068a4:	89a3      	ldrh	r3, [r4, #12]
 80068a6:	bf15      	itete	ne
 80068a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80068aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80068ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80068b2:	81a3      	strheq	r3, [r4, #12]
 80068b4:	bf18      	it	ne
 80068b6:	81a3      	strhne	r3, [r4, #12]
 80068b8:	bd10      	pop	{r4, pc}

080068ba <__sclose>:
 80068ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068be:	f000 b80d 	b.w	80068dc <_close_r>

080068c2 <memset>:
 80068c2:	4402      	add	r2, r0
 80068c4:	4603      	mov	r3, r0
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d100      	bne.n	80068cc <memset+0xa>
 80068ca:	4770      	bx	lr
 80068cc:	f803 1b01 	strb.w	r1, [r3], #1
 80068d0:	e7f9      	b.n	80068c6 <memset+0x4>
	...

080068d4 <_localeconv_r>:
 80068d4:	4800      	ldr	r0, [pc, #0]	@ (80068d8 <_localeconv_r+0x4>)
 80068d6:	4770      	bx	lr
 80068d8:	20000164 	.word	0x20000164

080068dc <_close_r>:
 80068dc:	b538      	push	{r3, r4, r5, lr}
 80068de:	4d06      	ldr	r5, [pc, #24]	@ (80068f8 <_close_r+0x1c>)
 80068e0:	2300      	movs	r3, #0
 80068e2:	4604      	mov	r4, r0
 80068e4:	4608      	mov	r0, r1
 80068e6:	602b      	str	r3, [r5, #0]
 80068e8:	f001 fffa 	bl	80088e0 <_close>
 80068ec:	1c43      	adds	r3, r0, #1
 80068ee:	d102      	bne.n	80068f6 <_close_r+0x1a>
 80068f0:	682b      	ldr	r3, [r5, #0]
 80068f2:	b103      	cbz	r3, 80068f6 <_close_r+0x1a>
 80068f4:	6023      	str	r3, [r4, #0]
 80068f6:	bd38      	pop	{r3, r4, r5, pc}
 80068f8:	20000724 	.word	0x20000724

080068fc <_lseek_r>:
 80068fc:	b538      	push	{r3, r4, r5, lr}
 80068fe:	4d07      	ldr	r5, [pc, #28]	@ (800691c <_lseek_r+0x20>)
 8006900:	4604      	mov	r4, r0
 8006902:	4608      	mov	r0, r1
 8006904:	4611      	mov	r1, r2
 8006906:	2200      	movs	r2, #0
 8006908:	602a      	str	r2, [r5, #0]
 800690a:	461a      	mov	r2, r3
 800690c:	f002 f810 	bl	8008930 <_lseek>
 8006910:	1c43      	adds	r3, r0, #1
 8006912:	d102      	bne.n	800691a <_lseek_r+0x1e>
 8006914:	682b      	ldr	r3, [r5, #0]
 8006916:	b103      	cbz	r3, 800691a <_lseek_r+0x1e>
 8006918:	6023      	str	r3, [r4, #0]
 800691a:	bd38      	pop	{r3, r4, r5, pc}
 800691c:	20000724 	.word	0x20000724

08006920 <_read_r>:
 8006920:	b538      	push	{r3, r4, r5, lr}
 8006922:	4d07      	ldr	r5, [pc, #28]	@ (8006940 <_read_r+0x20>)
 8006924:	4604      	mov	r4, r0
 8006926:	4608      	mov	r0, r1
 8006928:	4611      	mov	r1, r2
 800692a:	2200      	movs	r2, #0
 800692c:	602a      	str	r2, [r5, #0]
 800692e:	461a      	mov	r2, r3
 8006930:	f002 f806 	bl	8008940 <_read>
 8006934:	1c43      	adds	r3, r0, #1
 8006936:	d102      	bne.n	800693e <_read_r+0x1e>
 8006938:	682b      	ldr	r3, [r5, #0]
 800693a:	b103      	cbz	r3, 800693e <_read_r+0x1e>
 800693c:	6023      	str	r3, [r4, #0]
 800693e:	bd38      	pop	{r3, r4, r5, pc}
 8006940:	20000724 	.word	0x20000724

08006944 <_sbrk_r>:
 8006944:	b538      	push	{r3, r4, r5, lr}
 8006946:	4d06      	ldr	r5, [pc, #24]	@ (8006960 <_sbrk_r+0x1c>)
 8006948:	2300      	movs	r3, #0
 800694a:	4604      	mov	r4, r0
 800694c:	4608      	mov	r0, r1
 800694e:	602b      	str	r3, [r5, #0]
 8006950:	f001 fffe 	bl	8008950 <_sbrk>
 8006954:	1c43      	adds	r3, r0, #1
 8006956:	d102      	bne.n	800695e <_sbrk_r+0x1a>
 8006958:	682b      	ldr	r3, [r5, #0]
 800695a:	b103      	cbz	r3, 800695e <_sbrk_r+0x1a>
 800695c:	6023      	str	r3, [r4, #0]
 800695e:	bd38      	pop	{r3, r4, r5, pc}
 8006960:	20000724 	.word	0x20000724

08006964 <_write_r>:
 8006964:	b538      	push	{r3, r4, r5, lr}
 8006966:	4d07      	ldr	r5, [pc, #28]	@ (8006984 <_write_r+0x20>)
 8006968:	4604      	mov	r4, r0
 800696a:	4608      	mov	r0, r1
 800696c:	4611      	mov	r1, r2
 800696e:	2200      	movs	r2, #0
 8006970:	602a      	str	r2, [r5, #0]
 8006972:	461a      	mov	r2, r3
 8006974:	f001 fffa 	bl	800896c <_write>
 8006978:	1c43      	adds	r3, r0, #1
 800697a:	d102      	bne.n	8006982 <_write_r+0x1e>
 800697c:	682b      	ldr	r3, [r5, #0]
 800697e:	b103      	cbz	r3, 8006982 <_write_r+0x1e>
 8006980:	6023      	str	r3, [r4, #0]
 8006982:	bd38      	pop	{r3, r4, r5, pc}
 8006984:	20000724 	.word	0x20000724

08006988 <__libc_init_array>:
 8006988:	b570      	push	{r4, r5, r6, lr}
 800698a:	4d0d      	ldr	r5, [pc, #52]	@ (80069c0 <__libc_init_array+0x38>)
 800698c:	4c0d      	ldr	r4, [pc, #52]	@ (80069c4 <__libc_init_array+0x3c>)
 800698e:	1b64      	subs	r4, r4, r5
 8006990:	10a4      	asrs	r4, r4, #2
 8006992:	2600      	movs	r6, #0
 8006994:	42a6      	cmp	r6, r4
 8006996:	d109      	bne.n	80069ac <__libc_init_array+0x24>
 8006998:	4d0b      	ldr	r5, [pc, #44]	@ (80069c8 <__libc_init_array+0x40>)
 800699a:	4c0c      	ldr	r4, [pc, #48]	@ (80069cc <__libc_init_array+0x44>)
 800699c:	f001 fff0 	bl	8008980 <_init>
 80069a0:	1b64      	subs	r4, r4, r5
 80069a2:	10a4      	asrs	r4, r4, #2
 80069a4:	2600      	movs	r6, #0
 80069a6:	42a6      	cmp	r6, r4
 80069a8:	d105      	bne.n	80069b6 <__libc_init_array+0x2e>
 80069aa:	bd70      	pop	{r4, r5, r6, pc}
 80069ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80069b0:	4798      	blx	r3
 80069b2:	3601      	adds	r6, #1
 80069b4:	e7ee      	b.n	8006994 <__libc_init_array+0xc>
 80069b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80069ba:	4798      	blx	r3
 80069bc:	3601      	adds	r6, #1
 80069be:	e7f2      	b.n	80069a6 <__libc_init_array+0x1e>
 80069c0:	080092d0 	.word	0x080092d0
 80069c4:	080092d0 	.word	0x080092d0
 80069c8:	080092d0 	.word	0x080092d0
 80069cc:	080092d4 	.word	0x080092d4

080069d0 <__retarget_lock_init_recursive>:
 80069d0:	4770      	bx	lr

080069d2 <__retarget_lock_acquire_recursive>:
 80069d2:	4770      	bx	lr

080069d4 <__retarget_lock_release_recursive>:
 80069d4:	4770      	bx	lr

080069d6 <memcpy>:
 80069d6:	440a      	add	r2, r1
 80069d8:	4291      	cmp	r1, r2
 80069da:	f100 33ff 	add.w	r3, r0, #4294967295
 80069de:	d100      	bne.n	80069e2 <memcpy+0xc>
 80069e0:	4770      	bx	lr
 80069e2:	b510      	push	{r4, lr}
 80069e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069ec:	4291      	cmp	r1, r2
 80069ee:	d1f9      	bne.n	80069e4 <memcpy+0xe>
 80069f0:	bd10      	pop	{r4, pc}

080069f2 <quorem>:
 80069f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069f6:	6903      	ldr	r3, [r0, #16]
 80069f8:	690c      	ldr	r4, [r1, #16]
 80069fa:	42a3      	cmp	r3, r4
 80069fc:	4607      	mov	r7, r0
 80069fe:	db7e      	blt.n	8006afe <quorem+0x10c>
 8006a00:	3c01      	subs	r4, #1
 8006a02:	f101 0814 	add.w	r8, r1, #20
 8006a06:	00a3      	lsls	r3, r4, #2
 8006a08:	f100 0514 	add.w	r5, r0, #20
 8006a0c:	9300      	str	r3, [sp, #0]
 8006a0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a12:	9301      	str	r3, [sp, #4]
 8006a14:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006a18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a1c:	3301      	adds	r3, #1
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006a24:	fbb2 f6f3 	udiv	r6, r2, r3
 8006a28:	d32e      	bcc.n	8006a88 <quorem+0x96>
 8006a2a:	f04f 0a00 	mov.w	sl, #0
 8006a2e:	46c4      	mov	ip, r8
 8006a30:	46ae      	mov	lr, r5
 8006a32:	46d3      	mov	fp, sl
 8006a34:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006a38:	b298      	uxth	r0, r3
 8006a3a:	fb06 a000 	mla	r0, r6, r0, sl
 8006a3e:	0c02      	lsrs	r2, r0, #16
 8006a40:	0c1b      	lsrs	r3, r3, #16
 8006a42:	fb06 2303 	mla	r3, r6, r3, r2
 8006a46:	f8de 2000 	ldr.w	r2, [lr]
 8006a4a:	b280      	uxth	r0, r0
 8006a4c:	b292      	uxth	r2, r2
 8006a4e:	1a12      	subs	r2, r2, r0
 8006a50:	445a      	add	r2, fp
 8006a52:	f8de 0000 	ldr.w	r0, [lr]
 8006a56:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006a60:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006a64:	b292      	uxth	r2, r2
 8006a66:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006a6a:	45e1      	cmp	r9, ip
 8006a6c:	f84e 2b04 	str.w	r2, [lr], #4
 8006a70:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006a74:	d2de      	bcs.n	8006a34 <quorem+0x42>
 8006a76:	9b00      	ldr	r3, [sp, #0]
 8006a78:	58eb      	ldr	r3, [r5, r3]
 8006a7a:	b92b      	cbnz	r3, 8006a88 <quorem+0x96>
 8006a7c:	9b01      	ldr	r3, [sp, #4]
 8006a7e:	3b04      	subs	r3, #4
 8006a80:	429d      	cmp	r5, r3
 8006a82:	461a      	mov	r2, r3
 8006a84:	d32f      	bcc.n	8006ae6 <quorem+0xf4>
 8006a86:	613c      	str	r4, [r7, #16]
 8006a88:	4638      	mov	r0, r7
 8006a8a:	f001 f8c5 	bl	8007c18 <__mcmp>
 8006a8e:	2800      	cmp	r0, #0
 8006a90:	db25      	blt.n	8006ade <quorem+0xec>
 8006a92:	4629      	mov	r1, r5
 8006a94:	2000      	movs	r0, #0
 8006a96:	f858 2b04 	ldr.w	r2, [r8], #4
 8006a9a:	f8d1 c000 	ldr.w	ip, [r1]
 8006a9e:	fa1f fe82 	uxth.w	lr, r2
 8006aa2:	fa1f f38c 	uxth.w	r3, ip
 8006aa6:	eba3 030e 	sub.w	r3, r3, lr
 8006aaa:	4403      	add	r3, r0
 8006aac:	0c12      	lsrs	r2, r2, #16
 8006aae:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006ab2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006abc:	45c1      	cmp	r9, r8
 8006abe:	f841 3b04 	str.w	r3, [r1], #4
 8006ac2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006ac6:	d2e6      	bcs.n	8006a96 <quorem+0xa4>
 8006ac8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006acc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ad0:	b922      	cbnz	r2, 8006adc <quorem+0xea>
 8006ad2:	3b04      	subs	r3, #4
 8006ad4:	429d      	cmp	r5, r3
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	d30b      	bcc.n	8006af2 <quorem+0x100>
 8006ada:	613c      	str	r4, [r7, #16]
 8006adc:	3601      	adds	r6, #1
 8006ade:	4630      	mov	r0, r6
 8006ae0:	b003      	add	sp, #12
 8006ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ae6:	6812      	ldr	r2, [r2, #0]
 8006ae8:	3b04      	subs	r3, #4
 8006aea:	2a00      	cmp	r2, #0
 8006aec:	d1cb      	bne.n	8006a86 <quorem+0x94>
 8006aee:	3c01      	subs	r4, #1
 8006af0:	e7c6      	b.n	8006a80 <quorem+0x8e>
 8006af2:	6812      	ldr	r2, [r2, #0]
 8006af4:	3b04      	subs	r3, #4
 8006af6:	2a00      	cmp	r2, #0
 8006af8:	d1ef      	bne.n	8006ada <quorem+0xe8>
 8006afa:	3c01      	subs	r4, #1
 8006afc:	e7ea      	b.n	8006ad4 <quorem+0xe2>
 8006afe:	2000      	movs	r0, #0
 8006b00:	e7ee      	b.n	8006ae0 <quorem+0xee>
 8006b02:	0000      	movs	r0, r0
 8006b04:	0000      	movs	r0, r0
	...

08006b08 <_dtoa_r>:
 8006b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b0c:	69c7      	ldr	r7, [r0, #28]
 8006b0e:	b099      	sub	sp, #100	@ 0x64
 8006b10:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006b14:	ec55 4b10 	vmov	r4, r5, d0
 8006b18:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006b1a:	9109      	str	r1, [sp, #36]	@ 0x24
 8006b1c:	4683      	mov	fp, r0
 8006b1e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006b20:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006b22:	b97f      	cbnz	r7, 8006b44 <_dtoa_r+0x3c>
 8006b24:	2010      	movs	r0, #16
 8006b26:	f7ff f891 	bl	8005c4c <malloc>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006b30:	b920      	cbnz	r0, 8006b3c <_dtoa_r+0x34>
 8006b32:	4ba7      	ldr	r3, [pc, #668]	@ (8006dd0 <_dtoa_r+0x2c8>)
 8006b34:	21ef      	movs	r1, #239	@ 0xef
 8006b36:	48a7      	ldr	r0, [pc, #668]	@ (8006dd4 <_dtoa_r+0x2cc>)
 8006b38:	f001 fb94 	bl	8008264 <__assert_func>
 8006b3c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006b40:	6007      	str	r7, [r0, #0]
 8006b42:	60c7      	str	r7, [r0, #12]
 8006b44:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006b48:	6819      	ldr	r1, [r3, #0]
 8006b4a:	b159      	cbz	r1, 8006b64 <_dtoa_r+0x5c>
 8006b4c:	685a      	ldr	r2, [r3, #4]
 8006b4e:	604a      	str	r2, [r1, #4]
 8006b50:	2301      	movs	r3, #1
 8006b52:	4093      	lsls	r3, r2
 8006b54:	608b      	str	r3, [r1, #8]
 8006b56:	4658      	mov	r0, fp
 8006b58:	f000 fe24 	bl	80077a4 <_Bfree>
 8006b5c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006b60:	2200      	movs	r2, #0
 8006b62:	601a      	str	r2, [r3, #0]
 8006b64:	1e2b      	subs	r3, r5, #0
 8006b66:	bfb9      	ittee	lt
 8006b68:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006b6c:	9303      	strlt	r3, [sp, #12]
 8006b6e:	2300      	movge	r3, #0
 8006b70:	6033      	strge	r3, [r6, #0]
 8006b72:	9f03      	ldr	r7, [sp, #12]
 8006b74:	4b98      	ldr	r3, [pc, #608]	@ (8006dd8 <_dtoa_r+0x2d0>)
 8006b76:	bfbc      	itt	lt
 8006b78:	2201      	movlt	r2, #1
 8006b7a:	6032      	strlt	r2, [r6, #0]
 8006b7c:	43bb      	bics	r3, r7
 8006b7e:	d112      	bne.n	8006ba6 <_dtoa_r+0x9e>
 8006b80:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006b82:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006b86:	6013      	str	r3, [r2, #0]
 8006b88:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006b8c:	4323      	orrs	r3, r4
 8006b8e:	f000 854d 	beq.w	800762c <_dtoa_r+0xb24>
 8006b92:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b94:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006dec <_dtoa_r+0x2e4>
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	f000 854f 	beq.w	800763c <_dtoa_r+0xb34>
 8006b9e:	f10a 0303 	add.w	r3, sl, #3
 8006ba2:	f000 bd49 	b.w	8007638 <_dtoa_r+0xb30>
 8006ba6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006baa:	2200      	movs	r2, #0
 8006bac:	ec51 0b17 	vmov	r0, r1, d7
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006bb6:	f7f9 ffa7 	bl	8000b08 <__aeabi_dcmpeq>
 8006bba:	4680      	mov	r8, r0
 8006bbc:	b158      	cbz	r0, 8006bd6 <_dtoa_r+0xce>
 8006bbe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	6013      	str	r3, [r2, #0]
 8006bc4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006bc6:	b113      	cbz	r3, 8006bce <_dtoa_r+0xc6>
 8006bc8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006bca:	4b84      	ldr	r3, [pc, #528]	@ (8006ddc <_dtoa_r+0x2d4>)
 8006bcc:	6013      	str	r3, [r2, #0]
 8006bce:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006df0 <_dtoa_r+0x2e8>
 8006bd2:	f000 bd33 	b.w	800763c <_dtoa_r+0xb34>
 8006bd6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006bda:	aa16      	add	r2, sp, #88	@ 0x58
 8006bdc:	a917      	add	r1, sp, #92	@ 0x5c
 8006bde:	4658      	mov	r0, fp
 8006be0:	f001 f8ca 	bl	8007d78 <__d2b>
 8006be4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006be8:	4681      	mov	r9, r0
 8006bea:	2e00      	cmp	r6, #0
 8006bec:	d077      	beq.n	8006cde <_dtoa_r+0x1d6>
 8006bee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006bf0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006bf4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bf8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006bfc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006c00:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006c04:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006c08:	4619      	mov	r1, r3
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	4b74      	ldr	r3, [pc, #464]	@ (8006de0 <_dtoa_r+0x2d8>)
 8006c0e:	f7f9 fb5b 	bl	80002c8 <__aeabi_dsub>
 8006c12:	a369      	add	r3, pc, #420	@ (adr r3, 8006db8 <_dtoa_r+0x2b0>)
 8006c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c18:	f7f9 fd0e 	bl	8000638 <__aeabi_dmul>
 8006c1c:	a368      	add	r3, pc, #416	@ (adr r3, 8006dc0 <_dtoa_r+0x2b8>)
 8006c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c22:	f7f9 fb53 	bl	80002cc <__adddf3>
 8006c26:	4604      	mov	r4, r0
 8006c28:	4630      	mov	r0, r6
 8006c2a:	460d      	mov	r5, r1
 8006c2c:	f7f9 fc9a 	bl	8000564 <__aeabi_i2d>
 8006c30:	a365      	add	r3, pc, #404	@ (adr r3, 8006dc8 <_dtoa_r+0x2c0>)
 8006c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c36:	f7f9 fcff 	bl	8000638 <__aeabi_dmul>
 8006c3a:	4602      	mov	r2, r0
 8006c3c:	460b      	mov	r3, r1
 8006c3e:	4620      	mov	r0, r4
 8006c40:	4629      	mov	r1, r5
 8006c42:	f7f9 fb43 	bl	80002cc <__adddf3>
 8006c46:	4604      	mov	r4, r0
 8006c48:	460d      	mov	r5, r1
 8006c4a:	f7f9 ffa5 	bl	8000b98 <__aeabi_d2iz>
 8006c4e:	2200      	movs	r2, #0
 8006c50:	4607      	mov	r7, r0
 8006c52:	2300      	movs	r3, #0
 8006c54:	4620      	mov	r0, r4
 8006c56:	4629      	mov	r1, r5
 8006c58:	f7f9 ff60 	bl	8000b1c <__aeabi_dcmplt>
 8006c5c:	b140      	cbz	r0, 8006c70 <_dtoa_r+0x168>
 8006c5e:	4638      	mov	r0, r7
 8006c60:	f7f9 fc80 	bl	8000564 <__aeabi_i2d>
 8006c64:	4622      	mov	r2, r4
 8006c66:	462b      	mov	r3, r5
 8006c68:	f7f9 ff4e 	bl	8000b08 <__aeabi_dcmpeq>
 8006c6c:	b900      	cbnz	r0, 8006c70 <_dtoa_r+0x168>
 8006c6e:	3f01      	subs	r7, #1
 8006c70:	2f16      	cmp	r7, #22
 8006c72:	d851      	bhi.n	8006d18 <_dtoa_r+0x210>
 8006c74:	4b5b      	ldr	r3, [pc, #364]	@ (8006de4 <_dtoa_r+0x2dc>)
 8006c76:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c82:	f7f9 ff4b 	bl	8000b1c <__aeabi_dcmplt>
 8006c86:	2800      	cmp	r0, #0
 8006c88:	d048      	beq.n	8006d1c <_dtoa_r+0x214>
 8006c8a:	3f01      	subs	r7, #1
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006c90:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006c92:	1b9b      	subs	r3, r3, r6
 8006c94:	1e5a      	subs	r2, r3, #1
 8006c96:	bf44      	itt	mi
 8006c98:	f1c3 0801 	rsbmi	r8, r3, #1
 8006c9c:	2300      	movmi	r3, #0
 8006c9e:	9208      	str	r2, [sp, #32]
 8006ca0:	bf54      	ite	pl
 8006ca2:	f04f 0800 	movpl.w	r8, #0
 8006ca6:	9308      	strmi	r3, [sp, #32]
 8006ca8:	2f00      	cmp	r7, #0
 8006caa:	db39      	blt.n	8006d20 <_dtoa_r+0x218>
 8006cac:	9b08      	ldr	r3, [sp, #32]
 8006cae:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006cb0:	443b      	add	r3, r7
 8006cb2:	9308      	str	r3, [sp, #32]
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006cb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cba:	2b09      	cmp	r3, #9
 8006cbc:	d864      	bhi.n	8006d88 <_dtoa_r+0x280>
 8006cbe:	2b05      	cmp	r3, #5
 8006cc0:	bfc4      	itt	gt
 8006cc2:	3b04      	subgt	r3, #4
 8006cc4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006cc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cc8:	f1a3 0302 	sub.w	r3, r3, #2
 8006ccc:	bfcc      	ite	gt
 8006cce:	2400      	movgt	r4, #0
 8006cd0:	2401      	movle	r4, #1
 8006cd2:	2b03      	cmp	r3, #3
 8006cd4:	d863      	bhi.n	8006d9e <_dtoa_r+0x296>
 8006cd6:	e8df f003 	tbb	[pc, r3]
 8006cda:	372a      	.short	0x372a
 8006cdc:	5535      	.short	0x5535
 8006cde:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006ce2:	441e      	add	r6, r3
 8006ce4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006ce8:	2b20      	cmp	r3, #32
 8006cea:	bfc1      	itttt	gt
 8006cec:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006cf0:	409f      	lslgt	r7, r3
 8006cf2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006cf6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006cfa:	bfd6      	itet	le
 8006cfc:	f1c3 0320 	rsble	r3, r3, #32
 8006d00:	ea47 0003 	orrgt.w	r0, r7, r3
 8006d04:	fa04 f003 	lslle.w	r0, r4, r3
 8006d08:	f7f9 fc1c 	bl	8000544 <__aeabi_ui2d>
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006d12:	3e01      	subs	r6, #1
 8006d14:	9214      	str	r2, [sp, #80]	@ 0x50
 8006d16:	e777      	b.n	8006c08 <_dtoa_r+0x100>
 8006d18:	2301      	movs	r3, #1
 8006d1a:	e7b8      	b.n	8006c8e <_dtoa_r+0x186>
 8006d1c:	9012      	str	r0, [sp, #72]	@ 0x48
 8006d1e:	e7b7      	b.n	8006c90 <_dtoa_r+0x188>
 8006d20:	427b      	negs	r3, r7
 8006d22:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d24:	2300      	movs	r3, #0
 8006d26:	eba8 0807 	sub.w	r8, r8, r7
 8006d2a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006d2c:	e7c4      	b.n	8006cb8 <_dtoa_r+0x1b0>
 8006d2e:	2300      	movs	r3, #0
 8006d30:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	dc35      	bgt.n	8006da4 <_dtoa_r+0x29c>
 8006d38:	2301      	movs	r3, #1
 8006d3a:	9300      	str	r3, [sp, #0]
 8006d3c:	9307      	str	r3, [sp, #28]
 8006d3e:	461a      	mov	r2, r3
 8006d40:	920e      	str	r2, [sp, #56]	@ 0x38
 8006d42:	e00b      	b.n	8006d5c <_dtoa_r+0x254>
 8006d44:	2301      	movs	r3, #1
 8006d46:	e7f3      	b.n	8006d30 <_dtoa_r+0x228>
 8006d48:	2300      	movs	r3, #0
 8006d4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d4e:	18fb      	adds	r3, r7, r3
 8006d50:	9300      	str	r3, [sp, #0]
 8006d52:	3301      	adds	r3, #1
 8006d54:	2b01      	cmp	r3, #1
 8006d56:	9307      	str	r3, [sp, #28]
 8006d58:	bfb8      	it	lt
 8006d5a:	2301      	movlt	r3, #1
 8006d5c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006d60:	2100      	movs	r1, #0
 8006d62:	2204      	movs	r2, #4
 8006d64:	f102 0514 	add.w	r5, r2, #20
 8006d68:	429d      	cmp	r5, r3
 8006d6a:	d91f      	bls.n	8006dac <_dtoa_r+0x2a4>
 8006d6c:	6041      	str	r1, [r0, #4]
 8006d6e:	4658      	mov	r0, fp
 8006d70:	f000 fcd8 	bl	8007724 <_Balloc>
 8006d74:	4682      	mov	sl, r0
 8006d76:	2800      	cmp	r0, #0
 8006d78:	d13c      	bne.n	8006df4 <_dtoa_r+0x2ec>
 8006d7a:	4b1b      	ldr	r3, [pc, #108]	@ (8006de8 <_dtoa_r+0x2e0>)
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006d82:	e6d8      	b.n	8006b36 <_dtoa_r+0x2e>
 8006d84:	2301      	movs	r3, #1
 8006d86:	e7e0      	b.n	8006d4a <_dtoa_r+0x242>
 8006d88:	2401      	movs	r4, #1
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d8e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006d90:	f04f 33ff 	mov.w	r3, #4294967295
 8006d94:	9300      	str	r3, [sp, #0]
 8006d96:	9307      	str	r3, [sp, #28]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	2312      	movs	r3, #18
 8006d9c:	e7d0      	b.n	8006d40 <_dtoa_r+0x238>
 8006d9e:	2301      	movs	r3, #1
 8006da0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006da2:	e7f5      	b.n	8006d90 <_dtoa_r+0x288>
 8006da4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006da6:	9300      	str	r3, [sp, #0]
 8006da8:	9307      	str	r3, [sp, #28]
 8006daa:	e7d7      	b.n	8006d5c <_dtoa_r+0x254>
 8006dac:	3101      	adds	r1, #1
 8006dae:	0052      	lsls	r2, r2, #1
 8006db0:	e7d8      	b.n	8006d64 <_dtoa_r+0x25c>
 8006db2:	bf00      	nop
 8006db4:	f3af 8000 	nop.w
 8006db8:	636f4361 	.word	0x636f4361
 8006dbc:	3fd287a7 	.word	0x3fd287a7
 8006dc0:	8b60c8b3 	.word	0x8b60c8b3
 8006dc4:	3fc68a28 	.word	0x3fc68a28
 8006dc8:	509f79fb 	.word	0x509f79fb
 8006dcc:	3fd34413 	.word	0x3fd34413
 8006dd0:	08008f95 	.word	0x08008f95
 8006dd4:	08008fac 	.word	0x08008fac
 8006dd8:	7ff00000 	.word	0x7ff00000
 8006ddc:	08008f65 	.word	0x08008f65
 8006de0:	3ff80000 	.word	0x3ff80000
 8006de4:	080090a8 	.word	0x080090a8
 8006de8:	08009004 	.word	0x08009004
 8006dec:	08008f91 	.word	0x08008f91
 8006df0:	08008f64 	.word	0x08008f64
 8006df4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006df8:	6018      	str	r0, [r3, #0]
 8006dfa:	9b07      	ldr	r3, [sp, #28]
 8006dfc:	2b0e      	cmp	r3, #14
 8006dfe:	f200 80a4 	bhi.w	8006f4a <_dtoa_r+0x442>
 8006e02:	2c00      	cmp	r4, #0
 8006e04:	f000 80a1 	beq.w	8006f4a <_dtoa_r+0x442>
 8006e08:	2f00      	cmp	r7, #0
 8006e0a:	dd33      	ble.n	8006e74 <_dtoa_r+0x36c>
 8006e0c:	4bad      	ldr	r3, [pc, #692]	@ (80070c4 <_dtoa_r+0x5bc>)
 8006e0e:	f007 020f 	and.w	r2, r7, #15
 8006e12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e16:	ed93 7b00 	vldr	d7, [r3]
 8006e1a:	05f8      	lsls	r0, r7, #23
 8006e1c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006e20:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006e24:	d516      	bpl.n	8006e54 <_dtoa_r+0x34c>
 8006e26:	4ba8      	ldr	r3, [pc, #672]	@ (80070c8 <_dtoa_r+0x5c0>)
 8006e28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006e30:	f7f9 fd2c 	bl	800088c <__aeabi_ddiv>
 8006e34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e38:	f004 040f 	and.w	r4, r4, #15
 8006e3c:	2603      	movs	r6, #3
 8006e3e:	4da2      	ldr	r5, [pc, #648]	@ (80070c8 <_dtoa_r+0x5c0>)
 8006e40:	b954      	cbnz	r4, 8006e58 <_dtoa_r+0x350>
 8006e42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e4a:	f7f9 fd1f 	bl	800088c <__aeabi_ddiv>
 8006e4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e52:	e028      	b.n	8006ea6 <_dtoa_r+0x39e>
 8006e54:	2602      	movs	r6, #2
 8006e56:	e7f2      	b.n	8006e3e <_dtoa_r+0x336>
 8006e58:	07e1      	lsls	r1, r4, #31
 8006e5a:	d508      	bpl.n	8006e6e <_dtoa_r+0x366>
 8006e5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e60:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e64:	f7f9 fbe8 	bl	8000638 <__aeabi_dmul>
 8006e68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e6c:	3601      	adds	r6, #1
 8006e6e:	1064      	asrs	r4, r4, #1
 8006e70:	3508      	adds	r5, #8
 8006e72:	e7e5      	b.n	8006e40 <_dtoa_r+0x338>
 8006e74:	f000 80d2 	beq.w	800701c <_dtoa_r+0x514>
 8006e78:	427c      	negs	r4, r7
 8006e7a:	4b92      	ldr	r3, [pc, #584]	@ (80070c4 <_dtoa_r+0x5bc>)
 8006e7c:	4d92      	ldr	r5, [pc, #584]	@ (80070c8 <_dtoa_r+0x5c0>)
 8006e7e:	f004 020f 	and.w	r2, r4, #15
 8006e82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e8e:	f7f9 fbd3 	bl	8000638 <__aeabi_dmul>
 8006e92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e96:	1124      	asrs	r4, r4, #4
 8006e98:	2300      	movs	r3, #0
 8006e9a:	2602      	movs	r6, #2
 8006e9c:	2c00      	cmp	r4, #0
 8006e9e:	f040 80b2 	bne.w	8007006 <_dtoa_r+0x4fe>
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d1d3      	bne.n	8006e4e <_dtoa_r+0x346>
 8006ea6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006ea8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	f000 80b7 	beq.w	8007020 <_dtoa_r+0x518>
 8006eb2:	4b86      	ldr	r3, [pc, #536]	@ (80070cc <_dtoa_r+0x5c4>)
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	4620      	mov	r0, r4
 8006eb8:	4629      	mov	r1, r5
 8006eba:	f7f9 fe2f 	bl	8000b1c <__aeabi_dcmplt>
 8006ebe:	2800      	cmp	r0, #0
 8006ec0:	f000 80ae 	beq.w	8007020 <_dtoa_r+0x518>
 8006ec4:	9b07      	ldr	r3, [sp, #28]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	f000 80aa 	beq.w	8007020 <_dtoa_r+0x518>
 8006ecc:	9b00      	ldr	r3, [sp, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	dd37      	ble.n	8006f42 <_dtoa_r+0x43a>
 8006ed2:	1e7b      	subs	r3, r7, #1
 8006ed4:	9304      	str	r3, [sp, #16]
 8006ed6:	4620      	mov	r0, r4
 8006ed8:	4b7d      	ldr	r3, [pc, #500]	@ (80070d0 <_dtoa_r+0x5c8>)
 8006eda:	2200      	movs	r2, #0
 8006edc:	4629      	mov	r1, r5
 8006ede:	f7f9 fbab 	bl	8000638 <__aeabi_dmul>
 8006ee2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ee6:	9c00      	ldr	r4, [sp, #0]
 8006ee8:	3601      	adds	r6, #1
 8006eea:	4630      	mov	r0, r6
 8006eec:	f7f9 fb3a 	bl	8000564 <__aeabi_i2d>
 8006ef0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ef4:	f7f9 fba0 	bl	8000638 <__aeabi_dmul>
 8006ef8:	4b76      	ldr	r3, [pc, #472]	@ (80070d4 <_dtoa_r+0x5cc>)
 8006efa:	2200      	movs	r2, #0
 8006efc:	f7f9 f9e6 	bl	80002cc <__adddf3>
 8006f00:	4605      	mov	r5, r0
 8006f02:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006f06:	2c00      	cmp	r4, #0
 8006f08:	f040 808d 	bne.w	8007026 <_dtoa_r+0x51e>
 8006f0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f10:	4b71      	ldr	r3, [pc, #452]	@ (80070d8 <_dtoa_r+0x5d0>)
 8006f12:	2200      	movs	r2, #0
 8006f14:	f7f9 f9d8 	bl	80002c8 <__aeabi_dsub>
 8006f18:	4602      	mov	r2, r0
 8006f1a:	460b      	mov	r3, r1
 8006f1c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006f20:	462a      	mov	r2, r5
 8006f22:	4633      	mov	r3, r6
 8006f24:	f7f9 fe18 	bl	8000b58 <__aeabi_dcmpgt>
 8006f28:	2800      	cmp	r0, #0
 8006f2a:	f040 828b 	bne.w	8007444 <_dtoa_r+0x93c>
 8006f2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f32:	462a      	mov	r2, r5
 8006f34:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006f38:	f7f9 fdf0 	bl	8000b1c <__aeabi_dcmplt>
 8006f3c:	2800      	cmp	r0, #0
 8006f3e:	f040 8128 	bne.w	8007192 <_dtoa_r+0x68a>
 8006f42:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006f46:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006f4a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	f2c0 815a 	blt.w	8007206 <_dtoa_r+0x6fe>
 8006f52:	2f0e      	cmp	r7, #14
 8006f54:	f300 8157 	bgt.w	8007206 <_dtoa_r+0x6fe>
 8006f58:	4b5a      	ldr	r3, [pc, #360]	@ (80070c4 <_dtoa_r+0x5bc>)
 8006f5a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006f5e:	ed93 7b00 	vldr	d7, [r3]
 8006f62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	ed8d 7b00 	vstr	d7, [sp]
 8006f6a:	da03      	bge.n	8006f74 <_dtoa_r+0x46c>
 8006f6c:	9b07      	ldr	r3, [sp, #28]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	f340 8101 	ble.w	8007176 <_dtoa_r+0x66e>
 8006f74:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006f78:	4656      	mov	r6, sl
 8006f7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f7e:	4620      	mov	r0, r4
 8006f80:	4629      	mov	r1, r5
 8006f82:	f7f9 fc83 	bl	800088c <__aeabi_ddiv>
 8006f86:	f7f9 fe07 	bl	8000b98 <__aeabi_d2iz>
 8006f8a:	4680      	mov	r8, r0
 8006f8c:	f7f9 faea 	bl	8000564 <__aeabi_i2d>
 8006f90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f94:	f7f9 fb50 	bl	8000638 <__aeabi_dmul>
 8006f98:	4602      	mov	r2, r0
 8006f9a:	460b      	mov	r3, r1
 8006f9c:	4620      	mov	r0, r4
 8006f9e:	4629      	mov	r1, r5
 8006fa0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006fa4:	f7f9 f990 	bl	80002c8 <__aeabi_dsub>
 8006fa8:	f806 4b01 	strb.w	r4, [r6], #1
 8006fac:	9d07      	ldr	r5, [sp, #28]
 8006fae:	eba6 040a 	sub.w	r4, r6, sl
 8006fb2:	42a5      	cmp	r5, r4
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	460b      	mov	r3, r1
 8006fb8:	f040 8117 	bne.w	80071ea <_dtoa_r+0x6e2>
 8006fbc:	f7f9 f986 	bl	80002cc <__adddf3>
 8006fc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fc4:	4604      	mov	r4, r0
 8006fc6:	460d      	mov	r5, r1
 8006fc8:	f7f9 fdc6 	bl	8000b58 <__aeabi_dcmpgt>
 8006fcc:	2800      	cmp	r0, #0
 8006fce:	f040 80f9 	bne.w	80071c4 <_dtoa_r+0x6bc>
 8006fd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fd6:	4620      	mov	r0, r4
 8006fd8:	4629      	mov	r1, r5
 8006fda:	f7f9 fd95 	bl	8000b08 <__aeabi_dcmpeq>
 8006fde:	b118      	cbz	r0, 8006fe8 <_dtoa_r+0x4e0>
 8006fe0:	f018 0f01 	tst.w	r8, #1
 8006fe4:	f040 80ee 	bne.w	80071c4 <_dtoa_r+0x6bc>
 8006fe8:	4649      	mov	r1, r9
 8006fea:	4658      	mov	r0, fp
 8006fec:	f000 fbda 	bl	80077a4 <_Bfree>
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	7033      	strb	r3, [r6, #0]
 8006ff4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006ff6:	3701      	adds	r7, #1
 8006ff8:	601f      	str	r7, [r3, #0]
 8006ffa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	f000 831d 	beq.w	800763c <_dtoa_r+0xb34>
 8007002:	601e      	str	r6, [r3, #0]
 8007004:	e31a      	b.n	800763c <_dtoa_r+0xb34>
 8007006:	07e2      	lsls	r2, r4, #31
 8007008:	d505      	bpl.n	8007016 <_dtoa_r+0x50e>
 800700a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800700e:	f7f9 fb13 	bl	8000638 <__aeabi_dmul>
 8007012:	3601      	adds	r6, #1
 8007014:	2301      	movs	r3, #1
 8007016:	1064      	asrs	r4, r4, #1
 8007018:	3508      	adds	r5, #8
 800701a:	e73f      	b.n	8006e9c <_dtoa_r+0x394>
 800701c:	2602      	movs	r6, #2
 800701e:	e742      	b.n	8006ea6 <_dtoa_r+0x39e>
 8007020:	9c07      	ldr	r4, [sp, #28]
 8007022:	9704      	str	r7, [sp, #16]
 8007024:	e761      	b.n	8006eea <_dtoa_r+0x3e2>
 8007026:	4b27      	ldr	r3, [pc, #156]	@ (80070c4 <_dtoa_r+0x5bc>)
 8007028:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800702a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800702e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007032:	4454      	add	r4, sl
 8007034:	2900      	cmp	r1, #0
 8007036:	d053      	beq.n	80070e0 <_dtoa_r+0x5d8>
 8007038:	4928      	ldr	r1, [pc, #160]	@ (80070dc <_dtoa_r+0x5d4>)
 800703a:	2000      	movs	r0, #0
 800703c:	f7f9 fc26 	bl	800088c <__aeabi_ddiv>
 8007040:	4633      	mov	r3, r6
 8007042:	462a      	mov	r2, r5
 8007044:	f7f9 f940 	bl	80002c8 <__aeabi_dsub>
 8007048:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800704c:	4656      	mov	r6, sl
 800704e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007052:	f7f9 fda1 	bl	8000b98 <__aeabi_d2iz>
 8007056:	4605      	mov	r5, r0
 8007058:	f7f9 fa84 	bl	8000564 <__aeabi_i2d>
 800705c:	4602      	mov	r2, r0
 800705e:	460b      	mov	r3, r1
 8007060:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007064:	f7f9 f930 	bl	80002c8 <__aeabi_dsub>
 8007068:	3530      	adds	r5, #48	@ 0x30
 800706a:	4602      	mov	r2, r0
 800706c:	460b      	mov	r3, r1
 800706e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007072:	f806 5b01 	strb.w	r5, [r6], #1
 8007076:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800707a:	f7f9 fd4f 	bl	8000b1c <__aeabi_dcmplt>
 800707e:	2800      	cmp	r0, #0
 8007080:	d171      	bne.n	8007166 <_dtoa_r+0x65e>
 8007082:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007086:	4911      	ldr	r1, [pc, #68]	@ (80070cc <_dtoa_r+0x5c4>)
 8007088:	2000      	movs	r0, #0
 800708a:	f7f9 f91d 	bl	80002c8 <__aeabi_dsub>
 800708e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007092:	f7f9 fd43 	bl	8000b1c <__aeabi_dcmplt>
 8007096:	2800      	cmp	r0, #0
 8007098:	f040 8095 	bne.w	80071c6 <_dtoa_r+0x6be>
 800709c:	42a6      	cmp	r6, r4
 800709e:	f43f af50 	beq.w	8006f42 <_dtoa_r+0x43a>
 80070a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80070a6:	4b0a      	ldr	r3, [pc, #40]	@ (80070d0 <_dtoa_r+0x5c8>)
 80070a8:	2200      	movs	r2, #0
 80070aa:	f7f9 fac5 	bl	8000638 <__aeabi_dmul>
 80070ae:	4b08      	ldr	r3, [pc, #32]	@ (80070d0 <_dtoa_r+0x5c8>)
 80070b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80070b4:	2200      	movs	r2, #0
 80070b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070ba:	f7f9 fabd 	bl	8000638 <__aeabi_dmul>
 80070be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070c2:	e7c4      	b.n	800704e <_dtoa_r+0x546>
 80070c4:	080090a8 	.word	0x080090a8
 80070c8:	08009080 	.word	0x08009080
 80070cc:	3ff00000 	.word	0x3ff00000
 80070d0:	40240000 	.word	0x40240000
 80070d4:	401c0000 	.word	0x401c0000
 80070d8:	40140000 	.word	0x40140000
 80070dc:	3fe00000 	.word	0x3fe00000
 80070e0:	4631      	mov	r1, r6
 80070e2:	4628      	mov	r0, r5
 80070e4:	f7f9 faa8 	bl	8000638 <__aeabi_dmul>
 80070e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80070ec:	9415      	str	r4, [sp, #84]	@ 0x54
 80070ee:	4656      	mov	r6, sl
 80070f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070f4:	f7f9 fd50 	bl	8000b98 <__aeabi_d2iz>
 80070f8:	4605      	mov	r5, r0
 80070fa:	f7f9 fa33 	bl	8000564 <__aeabi_i2d>
 80070fe:	4602      	mov	r2, r0
 8007100:	460b      	mov	r3, r1
 8007102:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007106:	f7f9 f8df 	bl	80002c8 <__aeabi_dsub>
 800710a:	3530      	adds	r5, #48	@ 0x30
 800710c:	f806 5b01 	strb.w	r5, [r6], #1
 8007110:	4602      	mov	r2, r0
 8007112:	460b      	mov	r3, r1
 8007114:	42a6      	cmp	r6, r4
 8007116:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800711a:	f04f 0200 	mov.w	r2, #0
 800711e:	d124      	bne.n	800716a <_dtoa_r+0x662>
 8007120:	4bac      	ldr	r3, [pc, #688]	@ (80073d4 <_dtoa_r+0x8cc>)
 8007122:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007126:	f7f9 f8d1 	bl	80002cc <__adddf3>
 800712a:	4602      	mov	r2, r0
 800712c:	460b      	mov	r3, r1
 800712e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007132:	f7f9 fd11 	bl	8000b58 <__aeabi_dcmpgt>
 8007136:	2800      	cmp	r0, #0
 8007138:	d145      	bne.n	80071c6 <_dtoa_r+0x6be>
 800713a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800713e:	49a5      	ldr	r1, [pc, #660]	@ (80073d4 <_dtoa_r+0x8cc>)
 8007140:	2000      	movs	r0, #0
 8007142:	f7f9 f8c1 	bl	80002c8 <__aeabi_dsub>
 8007146:	4602      	mov	r2, r0
 8007148:	460b      	mov	r3, r1
 800714a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800714e:	f7f9 fce5 	bl	8000b1c <__aeabi_dcmplt>
 8007152:	2800      	cmp	r0, #0
 8007154:	f43f aef5 	beq.w	8006f42 <_dtoa_r+0x43a>
 8007158:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800715a:	1e73      	subs	r3, r6, #1
 800715c:	9315      	str	r3, [sp, #84]	@ 0x54
 800715e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007162:	2b30      	cmp	r3, #48	@ 0x30
 8007164:	d0f8      	beq.n	8007158 <_dtoa_r+0x650>
 8007166:	9f04      	ldr	r7, [sp, #16]
 8007168:	e73e      	b.n	8006fe8 <_dtoa_r+0x4e0>
 800716a:	4b9b      	ldr	r3, [pc, #620]	@ (80073d8 <_dtoa_r+0x8d0>)
 800716c:	f7f9 fa64 	bl	8000638 <__aeabi_dmul>
 8007170:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007174:	e7bc      	b.n	80070f0 <_dtoa_r+0x5e8>
 8007176:	d10c      	bne.n	8007192 <_dtoa_r+0x68a>
 8007178:	4b98      	ldr	r3, [pc, #608]	@ (80073dc <_dtoa_r+0x8d4>)
 800717a:	2200      	movs	r2, #0
 800717c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007180:	f7f9 fa5a 	bl	8000638 <__aeabi_dmul>
 8007184:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007188:	f7f9 fcdc 	bl	8000b44 <__aeabi_dcmpge>
 800718c:	2800      	cmp	r0, #0
 800718e:	f000 8157 	beq.w	8007440 <_dtoa_r+0x938>
 8007192:	2400      	movs	r4, #0
 8007194:	4625      	mov	r5, r4
 8007196:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007198:	43db      	mvns	r3, r3
 800719a:	9304      	str	r3, [sp, #16]
 800719c:	4656      	mov	r6, sl
 800719e:	2700      	movs	r7, #0
 80071a0:	4621      	mov	r1, r4
 80071a2:	4658      	mov	r0, fp
 80071a4:	f000 fafe 	bl	80077a4 <_Bfree>
 80071a8:	2d00      	cmp	r5, #0
 80071aa:	d0dc      	beq.n	8007166 <_dtoa_r+0x65e>
 80071ac:	b12f      	cbz	r7, 80071ba <_dtoa_r+0x6b2>
 80071ae:	42af      	cmp	r7, r5
 80071b0:	d003      	beq.n	80071ba <_dtoa_r+0x6b2>
 80071b2:	4639      	mov	r1, r7
 80071b4:	4658      	mov	r0, fp
 80071b6:	f000 faf5 	bl	80077a4 <_Bfree>
 80071ba:	4629      	mov	r1, r5
 80071bc:	4658      	mov	r0, fp
 80071be:	f000 faf1 	bl	80077a4 <_Bfree>
 80071c2:	e7d0      	b.n	8007166 <_dtoa_r+0x65e>
 80071c4:	9704      	str	r7, [sp, #16]
 80071c6:	4633      	mov	r3, r6
 80071c8:	461e      	mov	r6, r3
 80071ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071ce:	2a39      	cmp	r2, #57	@ 0x39
 80071d0:	d107      	bne.n	80071e2 <_dtoa_r+0x6da>
 80071d2:	459a      	cmp	sl, r3
 80071d4:	d1f8      	bne.n	80071c8 <_dtoa_r+0x6c0>
 80071d6:	9a04      	ldr	r2, [sp, #16]
 80071d8:	3201      	adds	r2, #1
 80071da:	9204      	str	r2, [sp, #16]
 80071dc:	2230      	movs	r2, #48	@ 0x30
 80071de:	f88a 2000 	strb.w	r2, [sl]
 80071e2:	781a      	ldrb	r2, [r3, #0]
 80071e4:	3201      	adds	r2, #1
 80071e6:	701a      	strb	r2, [r3, #0]
 80071e8:	e7bd      	b.n	8007166 <_dtoa_r+0x65e>
 80071ea:	4b7b      	ldr	r3, [pc, #492]	@ (80073d8 <_dtoa_r+0x8d0>)
 80071ec:	2200      	movs	r2, #0
 80071ee:	f7f9 fa23 	bl	8000638 <__aeabi_dmul>
 80071f2:	2200      	movs	r2, #0
 80071f4:	2300      	movs	r3, #0
 80071f6:	4604      	mov	r4, r0
 80071f8:	460d      	mov	r5, r1
 80071fa:	f7f9 fc85 	bl	8000b08 <__aeabi_dcmpeq>
 80071fe:	2800      	cmp	r0, #0
 8007200:	f43f aebb 	beq.w	8006f7a <_dtoa_r+0x472>
 8007204:	e6f0      	b.n	8006fe8 <_dtoa_r+0x4e0>
 8007206:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007208:	2a00      	cmp	r2, #0
 800720a:	f000 80db 	beq.w	80073c4 <_dtoa_r+0x8bc>
 800720e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007210:	2a01      	cmp	r2, #1
 8007212:	f300 80bf 	bgt.w	8007394 <_dtoa_r+0x88c>
 8007216:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007218:	2a00      	cmp	r2, #0
 800721a:	f000 80b7 	beq.w	800738c <_dtoa_r+0x884>
 800721e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007222:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007224:	4646      	mov	r6, r8
 8007226:	9a08      	ldr	r2, [sp, #32]
 8007228:	2101      	movs	r1, #1
 800722a:	441a      	add	r2, r3
 800722c:	4658      	mov	r0, fp
 800722e:	4498      	add	r8, r3
 8007230:	9208      	str	r2, [sp, #32]
 8007232:	f000 fb6b 	bl	800790c <__i2b>
 8007236:	4605      	mov	r5, r0
 8007238:	b15e      	cbz	r6, 8007252 <_dtoa_r+0x74a>
 800723a:	9b08      	ldr	r3, [sp, #32]
 800723c:	2b00      	cmp	r3, #0
 800723e:	dd08      	ble.n	8007252 <_dtoa_r+0x74a>
 8007240:	42b3      	cmp	r3, r6
 8007242:	9a08      	ldr	r2, [sp, #32]
 8007244:	bfa8      	it	ge
 8007246:	4633      	movge	r3, r6
 8007248:	eba8 0803 	sub.w	r8, r8, r3
 800724c:	1af6      	subs	r6, r6, r3
 800724e:	1ad3      	subs	r3, r2, r3
 8007250:	9308      	str	r3, [sp, #32]
 8007252:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007254:	b1f3      	cbz	r3, 8007294 <_dtoa_r+0x78c>
 8007256:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007258:	2b00      	cmp	r3, #0
 800725a:	f000 80b7 	beq.w	80073cc <_dtoa_r+0x8c4>
 800725e:	b18c      	cbz	r4, 8007284 <_dtoa_r+0x77c>
 8007260:	4629      	mov	r1, r5
 8007262:	4622      	mov	r2, r4
 8007264:	4658      	mov	r0, fp
 8007266:	f000 fc11 	bl	8007a8c <__pow5mult>
 800726a:	464a      	mov	r2, r9
 800726c:	4601      	mov	r1, r0
 800726e:	4605      	mov	r5, r0
 8007270:	4658      	mov	r0, fp
 8007272:	f000 fb61 	bl	8007938 <__multiply>
 8007276:	4649      	mov	r1, r9
 8007278:	9004      	str	r0, [sp, #16]
 800727a:	4658      	mov	r0, fp
 800727c:	f000 fa92 	bl	80077a4 <_Bfree>
 8007280:	9b04      	ldr	r3, [sp, #16]
 8007282:	4699      	mov	r9, r3
 8007284:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007286:	1b1a      	subs	r2, r3, r4
 8007288:	d004      	beq.n	8007294 <_dtoa_r+0x78c>
 800728a:	4649      	mov	r1, r9
 800728c:	4658      	mov	r0, fp
 800728e:	f000 fbfd 	bl	8007a8c <__pow5mult>
 8007292:	4681      	mov	r9, r0
 8007294:	2101      	movs	r1, #1
 8007296:	4658      	mov	r0, fp
 8007298:	f000 fb38 	bl	800790c <__i2b>
 800729c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800729e:	4604      	mov	r4, r0
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	f000 81cf 	beq.w	8007644 <_dtoa_r+0xb3c>
 80072a6:	461a      	mov	r2, r3
 80072a8:	4601      	mov	r1, r0
 80072aa:	4658      	mov	r0, fp
 80072ac:	f000 fbee 	bl	8007a8c <__pow5mult>
 80072b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	4604      	mov	r4, r0
 80072b6:	f300 8095 	bgt.w	80073e4 <_dtoa_r+0x8dc>
 80072ba:	9b02      	ldr	r3, [sp, #8]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	f040 8087 	bne.w	80073d0 <_dtoa_r+0x8c8>
 80072c2:	9b03      	ldr	r3, [sp, #12]
 80072c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	f040 8089 	bne.w	80073e0 <_dtoa_r+0x8d8>
 80072ce:	9b03      	ldr	r3, [sp, #12]
 80072d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80072d4:	0d1b      	lsrs	r3, r3, #20
 80072d6:	051b      	lsls	r3, r3, #20
 80072d8:	b12b      	cbz	r3, 80072e6 <_dtoa_r+0x7de>
 80072da:	9b08      	ldr	r3, [sp, #32]
 80072dc:	3301      	adds	r3, #1
 80072de:	9308      	str	r3, [sp, #32]
 80072e0:	f108 0801 	add.w	r8, r8, #1
 80072e4:	2301      	movs	r3, #1
 80072e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80072e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	f000 81b0 	beq.w	8007650 <_dtoa_r+0xb48>
 80072f0:	6923      	ldr	r3, [r4, #16]
 80072f2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80072f6:	6918      	ldr	r0, [r3, #16]
 80072f8:	f000 fabc 	bl	8007874 <__hi0bits>
 80072fc:	f1c0 0020 	rsb	r0, r0, #32
 8007300:	9b08      	ldr	r3, [sp, #32]
 8007302:	4418      	add	r0, r3
 8007304:	f010 001f 	ands.w	r0, r0, #31
 8007308:	d077      	beq.n	80073fa <_dtoa_r+0x8f2>
 800730a:	f1c0 0320 	rsb	r3, r0, #32
 800730e:	2b04      	cmp	r3, #4
 8007310:	dd6b      	ble.n	80073ea <_dtoa_r+0x8e2>
 8007312:	9b08      	ldr	r3, [sp, #32]
 8007314:	f1c0 001c 	rsb	r0, r0, #28
 8007318:	4403      	add	r3, r0
 800731a:	4480      	add	r8, r0
 800731c:	4406      	add	r6, r0
 800731e:	9308      	str	r3, [sp, #32]
 8007320:	f1b8 0f00 	cmp.w	r8, #0
 8007324:	dd05      	ble.n	8007332 <_dtoa_r+0x82a>
 8007326:	4649      	mov	r1, r9
 8007328:	4642      	mov	r2, r8
 800732a:	4658      	mov	r0, fp
 800732c:	f000 fc08 	bl	8007b40 <__lshift>
 8007330:	4681      	mov	r9, r0
 8007332:	9b08      	ldr	r3, [sp, #32]
 8007334:	2b00      	cmp	r3, #0
 8007336:	dd05      	ble.n	8007344 <_dtoa_r+0x83c>
 8007338:	4621      	mov	r1, r4
 800733a:	461a      	mov	r2, r3
 800733c:	4658      	mov	r0, fp
 800733e:	f000 fbff 	bl	8007b40 <__lshift>
 8007342:	4604      	mov	r4, r0
 8007344:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007346:	2b00      	cmp	r3, #0
 8007348:	d059      	beq.n	80073fe <_dtoa_r+0x8f6>
 800734a:	4621      	mov	r1, r4
 800734c:	4648      	mov	r0, r9
 800734e:	f000 fc63 	bl	8007c18 <__mcmp>
 8007352:	2800      	cmp	r0, #0
 8007354:	da53      	bge.n	80073fe <_dtoa_r+0x8f6>
 8007356:	1e7b      	subs	r3, r7, #1
 8007358:	9304      	str	r3, [sp, #16]
 800735a:	4649      	mov	r1, r9
 800735c:	2300      	movs	r3, #0
 800735e:	220a      	movs	r2, #10
 8007360:	4658      	mov	r0, fp
 8007362:	f000 fa41 	bl	80077e8 <__multadd>
 8007366:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007368:	4681      	mov	r9, r0
 800736a:	2b00      	cmp	r3, #0
 800736c:	f000 8172 	beq.w	8007654 <_dtoa_r+0xb4c>
 8007370:	2300      	movs	r3, #0
 8007372:	4629      	mov	r1, r5
 8007374:	220a      	movs	r2, #10
 8007376:	4658      	mov	r0, fp
 8007378:	f000 fa36 	bl	80077e8 <__multadd>
 800737c:	9b00      	ldr	r3, [sp, #0]
 800737e:	2b00      	cmp	r3, #0
 8007380:	4605      	mov	r5, r0
 8007382:	dc67      	bgt.n	8007454 <_dtoa_r+0x94c>
 8007384:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007386:	2b02      	cmp	r3, #2
 8007388:	dc41      	bgt.n	800740e <_dtoa_r+0x906>
 800738a:	e063      	b.n	8007454 <_dtoa_r+0x94c>
 800738c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800738e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007392:	e746      	b.n	8007222 <_dtoa_r+0x71a>
 8007394:	9b07      	ldr	r3, [sp, #28]
 8007396:	1e5c      	subs	r4, r3, #1
 8007398:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800739a:	42a3      	cmp	r3, r4
 800739c:	bfbf      	itttt	lt
 800739e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80073a0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80073a2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80073a4:	1ae3      	sublt	r3, r4, r3
 80073a6:	bfb4      	ite	lt
 80073a8:	18d2      	addlt	r2, r2, r3
 80073aa:	1b1c      	subge	r4, r3, r4
 80073ac:	9b07      	ldr	r3, [sp, #28]
 80073ae:	bfbc      	itt	lt
 80073b0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80073b2:	2400      	movlt	r4, #0
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	bfb5      	itete	lt
 80073b8:	eba8 0603 	sublt.w	r6, r8, r3
 80073bc:	9b07      	ldrge	r3, [sp, #28]
 80073be:	2300      	movlt	r3, #0
 80073c0:	4646      	movge	r6, r8
 80073c2:	e730      	b.n	8007226 <_dtoa_r+0x71e>
 80073c4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80073c6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80073c8:	4646      	mov	r6, r8
 80073ca:	e735      	b.n	8007238 <_dtoa_r+0x730>
 80073cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80073ce:	e75c      	b.n	800728a <_dtoa_r+0x782>
 80073d0:	2300      	movs	r3, #0
 80073d2:	e788      	b.n	80072e6 <_dtoa_r+0x7de>
 80073d4:	3fe00000 	.word	0x3fe00000
 80073d8:	40240000 	.word	0x40240000
 80073dc:	40140000 	.word	0x40140000
 80073e0:	9b02      	ldr	r3, [sp, #8]
 80073e2:	e780      	b.n	80072e6 <_dtoa_r+0x7de>
 80073e4:	2300      	movs	r3, #0
 80073e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80073e8:	e782      	b.n	80072f0 <_dtoa_r+0x7e8>
 80073ea:	d099      	beq.n	8007320 <_dtoa_r+0x818>
 80073ec:	9a08      	ldr	r2, [sp, #32]
 80073ee:	331c      	adds	r3, #28
 80073f0:	441a      	add	r2, r3
 80073f2:	4498      	add	r8, r3
 80073f4:	441e      	add	r6, r3
 80073f6:	9208      	str	r2, [sp, #32]
 80073f8:	e792      	b.n	8007320 <_dtoa_r+0x818>
 80073fa:	4603      	mov	r3, r0
 80073fc:	e7f6      	b.n	80073ec <_dtoa_r+0x8e4>
 80073fe:	9b07      	ldr	r3, [sp, #28]
 8007400:	9704      	str	r7, [sp, #16]
 8007402:	2b00      	cmp	r3, #0
 8007404:	dc20      	bgt.n	8007448 <_dtoa_r+0x940>
 8007406:	9300      	str	r3, [sp, #0]
 8007408:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800740a:	2b02      	cmp	r3, #2
 800740c:	dd1e      	ble.n	800744c <_dtoa_r+0x944>
 800740e:	9b00      	ldr	r3, [sp, #0]
 8007410:	2b00      	cmp	r3, #0
 8007412:	f47f aec0 	bne.w	8007196 <_dtoa_r+0x68e>
 8007416:	4621      	mov	r1, r4
 8007418:	2205      	movs	r2, #5
 800741a:	4658      	mov	r0, fp
 800741c:	f000 f9e4 	bl	80077e8 <__multadd>
 8007420:	4601      	mov	r1, r0
 8007422:	4604      	mov	r4, r0
 8007424:	4648      	mov	r0, r9
 8007426:	f000 fbf7 	bl	8007c18 <__mcmp>
 800742a:	2800      	cmp	r0, #0
 800742c:	f77f aeb3 	ble.w	8007196 <_dtoa_r+0x68e>
 8007430:	4656      	mov	r6, sl
 8007432:	2331      	movs	r3, #49	@ 0x31
 8007434:	f806 3b01 	strb.w	r3, [r6], #1
 8007438:	9b04      	ldr	r3, [sp, #16]
 800743a:	3301      	adds	r3, #1
 800743c:	9304      	str	r3, [sp, #16]
 800743e:	e6ae      	b.n	800719e <_dtoa_r+0x696>
 8007440:	9c07      	ldr	r4, [sp, #28]
 8007442:	9704      	str	r7, [sp, #16]
 8007444:	4625      	mov	r5, r4
 8007446:	e7f3      	b.n	8007430 <_dtoa_r+0x928>
 8007448:	9b07      	ldr	r3, [sp, #28]
 800744a:	9300      	str	r3, [sp, #0]
 800744c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800744e:	2b00      	cmp	r3, #0
 8007450:	f000 8104 	beq.w	800765c <_dtoa_r+0xb54>
 8007454:	2e00      	cmp	r6, #0
 8007456:	dd05      	ble.n	8007464 <_dtoa_r+0x95c>
 8007458:	4629      	mov	r1, r5
 800745a:	4632      	mov	r2, r6
 800745c:	4658      	mov	r0, fp
 800745e:	f000 fb6f 	bl	8007b40 <__lshift>
 8007462:	4605      	mov	r5, r0
 8007464:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007466:	2b00      	cmp	r3, #0
 8007468:	d05a      	beq.n	8007520 <_dtoa_r+0xa18>
 800746a:	6869      	ldr	r1, [r5, #4]
 800746c:	4658      	mov	r0, fp
 800746e:	f000 f959 	bl	8007724 <_Balloc>
 8007472:	4606      	mov	r6, r0
 8007474:	b928      	cbnz	r0, 8007482 <_dtoa_r+0x97a>
 8007476:	4b84      	ldr	r3, [pc, #528]	@ (8007688 <_dtoa_r+0xb80>)
 8007478:	4602      	mov	r2, r0
 800747a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800747e:	f7ff bb5a 	b.w	8006b36 <_dtoa_r+0x2e>
 8007482:	692a      	ldr	r2, [r5, #16]
 8007484:	3202      	adds	r2, #2
 8007486:	0092      	lsls	r2, r2, #2
 8007488:	f105 010c 	add.w	r1, r5, #12
 800748c:	300c      	adds	r0, #12
 800748e:	f7ff faa2 	bl	80069d6 <memcpy>
 8007492:	2201      	movs	r2, #1
 8007494:	4631      	mov	r1, r6
 8007496:	4658      	mov	r0, fp
 8007498:	f000 fb52 	bl	8007b40 <__lshift>
 800749c:	f10a 0301 	add.w	r3, sl, #1
 80074a0:	9307      	str	r3, [sp, #28]
 80074a2:	9b00      	ldr	r3, [sp, #0]
 80074a4:	4453      	add	r3, sl
 80074a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80074a8:	9b02      	ldr	r3, [sp, #8]
 80074aa:	f003 0301 	and.w	r3, r3, #1
 80074ae:	462f      	mov	r7, r5
 80074b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80074b2:	4605      	mov	r5, r0
 80074b4:	9b07      	ldr	r3, [sp, #28]
 80074b6:	4621      	mov	r1, r4
 80074b8:	3b01      	subs	r3, #1
 80074ba:	4648      	mov	r0, r9
 80074bc:	9300      	str	r3, [sp, #0]
 80074be:	f7ff fa98 	bl	80069f2 <quorem>
 80074c2:	4639      	mov	r1, r7
 80074c4:	9002      	str	r0, [sp, #8]
 80074c6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80074ca:	4648      	mov	r0, r9
 80074cc:	f000 fba4 	bl	8007c18 <__mcmp>
 80074d0:	462a      	mov	r2, r5
 80074d2:	9008      	str	r0, [sp, #32]
 80074d4:	4621      	mov	r1, r4
 80074d6:	4658      	mov	r0, fp
 80074d8:	f000 fbba 	bl	8007c50 <__mdiff>
 80074dc:	68c2      	ldr	r2, [r0, #12]
 80074de:	4606      	mov	r6, r0
 80074e0:	bb02      	cbnz	r2, 8007524 <_dtoa_r+0xa1c>
 80074e2:	4601      	mov	r1, r0
 80074e4:	4648      	mov	r0, r9
 80074e6:	f000 fb97 	bl	8007c18 <__mcmp>
 80074ea:	4602      	mov	r2, r0
 80074ec:	4631      	mov	r1, r6
 80074ee:	4658      	mov	r0, fp
 80074f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80074f2:	f000 f957 	bl	80077a4 <_Bfree>
 80074f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074f8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80074fa:	9e07      	ldr	r6, [sp, #28]
 80074fc:	ea43 0102 	orr.w	r1, r3, r2
 8007500:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007502:	4319      	orrs	r1, r3
 8007504:	d110      	bne.n	8007528 <_dtoa_r+0xa20>
 8007506:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800750a:	d029      	beq.n	8007560 <_dtoa_r+0xa58>
 800750c:	9b08      	ldr	r3, [sp, #32]
 800750e:	2b00      	cmp	r3, #0
 8007510:	dd02      	ble.n	8007518 <_dtoa_r+0xa10>
 8007512:	9b02      	ldr	r3, [sp, #8]
 8007514:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007518:	9b00      	ldr	r3, [sp, #0]
 800751a:	f883 8000 	strb.w	r8, [r3]
 800751e:	e63f      	b.n	80071a0 <_dtoa_r+0x698>
 8007520:	4628      	mov	r0, r5
 8007522:	e7bb      	b.n	800749c <_dtoa_r+0x994>
 8007524:	2201      	movs	r2, #1
 8007526:	e7e1      	b.n	80074ec <_dtoa_r+0x9e4>
 8007528:	9b08      	ldr	r3, [sp, #32]
 800752a:	2b00      	cmp	r3, #0
 800752c:	db04      	blt.n	8007538 <_dtoa_r+0xa30>
 800752e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007530:	430b      	orrs	r3, r1
 8007532:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007534:	430b      	orrs	r3, r1
 8007536:	d120      	bne.n	800757a <_dtoa_r+0xa72>
 8007538:	2a00      	cmp	r2, #0
 800753a:	dded      	ble.n	8007518 <_dtoa_r+0xa10>
 800753c:	4649      	mov	r1, r9
 800753e:	2201      	movs	r2, #1
 8007540:	4658      	mov	r0, fp
 8007542:	f000 fafd 	bl	8007b40 <__lshift>
 8007546:	4621      	mov	r1, r4
 8007548:	4681      	mov	r9, r0
 800754a:	f000 fb65 	bl	8007c18 <__mcmp>
 800754e:	2800      	cmp	r0, #0
 8007550:	dc03      	bgt.n	800755a <_dtoa_r+0xa52>
 8007552:	d1e1      	bne.n	8007518 <_dtoa_r+0xa10>
 8007554:	f018 0f01 	tst.w	r8, #1
 8007558:	d0de      	beq.n	8007518 <_dtoa_r+0xa10>
 800755a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800755e:	d1d8      	bne.n	8007512 <_dtoa_r+0xa0a>
 8007560:	9a00      	ldr	r2, [sp, #0]
 8007562:	2339      	movs	r3, #57	@ 0x39
 8007564:	7013      	strb	r3, [r2, #0]
 8007566:	4633      	mov	r3, r6
 8007568:	461e      	mov	r6, r3
 800756a:	3b01      	subs	r3, #1
 800756c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007570:	2a39      	cmp	r2, #57	@ 0x39
 8007572:	d052      	beq.n	800761a <_dtoa_r+0xb12>
 8007574:	3201      	adds	r2, #1
 8007576:	701a      	strb	r2, [r3, #0]
 8007578:	e612      	b.n	80071a0 <_dtoa_r+0x698>
 800757a:	2a00      	cmp	r2, #0
 800757c:	dd07      	ble.n	800758e <_dtoa_r+0xa86>
 800757e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007582:	d0ed      	beq.n	8007560 <_dtoa_r+0xa58>
 8007584:	9a00      	ldr	r2, [sp, #0]
 8007586:	f108 0301 	add.w	r3, r8, #1
 800758a:	7013      	strb	r3, [r2, #0]
 800758c:	e608      	b.n	80071a0 <_dtoa_r+0x698>
 800758e:	9b07      	ldr	r3, [sp, #28]
 8007590:	9a07      	ldr	r2, [sp, #28]
 8007592:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007596:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007598:	4293      	cmp	r3, r2
 800759a:	d028      	beq.n	80075ee <_dtoa_r+0xae6>
 800759c:	4649      	mov	r1, r9
 800759e:	2300      	movs	r3, #0
 80075a0:	220a      	movs	r2, #10
 80075a2:	4658      	mov	r0, fp
 80075a4:	f000 f920 	bl	80077e8 <__multadd>
 80075a8:	42af      	cmp	r7, r5
 80075aa:	4681      	mov	r9, r0
 80075ac:	f04f 0300 	mov.w	r3, #0
 80075b0:	f04f 020a 	mov.w	r2, #10
 80075b4:	4639      	mov	r1, r7
 80075b6:	4658      	mov	r0, fp
 80075b8:	d107      	bne.n	80075ca <_dtoa_r+0xac2>
 80075ba:	f000 f915 	bl	80077e8 <__multadd>
 80075be:	4607      	mov	r7, r0
 80075c0:	4605      	mov	r5, r0
 80075c2:	9b07      	ldr	r3, [sp, #28]
 80075c4:	3301      	adds	r3, #1
 80075c6:	9307      	str	r3, [sp, #28]
 80075c8:	e774      	b.n	80074b4 <_dtoa_r+0x9ac>
 80075ca:	f000 f90d 	bl	80077e8 <__multadd>
 80075ce:	4629      	mov	r1, r5
 80075d0:	4607      	mov	r7, r0
 80075d2:	2300      	movs	r3, #0
 80075d4:	220a      	movs	r2, #10
 80075d6:	4658      	mov	r0, fp
 80075d8:	f000 f906 	bl	80077e8 <__multadd>
 80075dc:	4605      	mov	r5, r0
 80075de:	e7f0      	b.n	80075c2 <_dtoa_r+0xaba>
 80075e0:	9b00      	ldr	r3, [sp, #0]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	bfcc      	ite	gt
 80075e6:	461e      	movgt	r6, r3
 80075e8:	2601      	movle	r6, #1
 80075ea:	4456      	add	r6, sl
 80075ec:	2700      	movs	r7, #0
 80075ee:	4649      	mov	r1, r9
 80075f0:	2201      	movs	r2, #1
 80075f2:	4658      	mov	r0, fp
 80075f4:	f000 faa4 	bl	8007b40 <__lshift>
 80075f8:	4621      	mov	r1, r4
 80075fa:	4681      	mov	r9, r0
 80075fc:	f000 fb0c 	bl	8007c18 <__mcmp>
 8007600:	2800      	cmp	r0, #0
 8007602:	dcb0      	bgt.n	8007566 <_dtoa_r+0xa5e>
 8007604:	d102      	bne.n	800760c <_dtoa_r+0xb04>
 8007606:	f018 0f01 	tst.w	r8, #1
 800760a:	d1ac      	bne.n	8007566 <_dtoa_r+0xa5e>
 800760c:	4633      	mov	r3, r6
 800760e:	461e      	mov	r6, r3
 8007610:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007614:	2a30      	cmp	r2, #48	@ 0x30
 8007616:	d0fa      	beq.n	800760e <_dtoa_r+0xb06>
 8007618:	e5c2      	b.n	80071a0 <_dtoa_r+0x698>
 800761a:	459a      	cmp	sl, r3
 800761c:	d1a4      	bne.n	8007568 <_dtoa_r+0xa60>
 800761e:	9b04      	ldr	r3, [sp, #16]
 8007620:	3301      	adds	r3, #1
 8007622:	9304      	str	r3, [sp, #16]
 8007624:	2331      	movs	r3, #49	@ 0x31
 8007626:	f88a 3000 	strb.w	r3, [sl]
 800762a:	e5b9      	b.n	80071a0 <_dtoa_r+0x698>
 800762c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800762e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800768c <_dtoa_r+0xb84>
 8007632:	b11b      	cbz	r3, 800763c <_dtoa_r+0xb34>
 8007634:	f10a 0308 	add.w	r3, sl, #8
 8007638:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800763a:	6013      	str	r3, [r2, #0]
 800763c:	4650      	mov	r0, sl
 800763e:	b019      	add	sp, #100	@ 0x64
 8007640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007644:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007646:	2b01      	cmp	r3, #1
 8007648:	f77f ae37 	ble.w	80072ba <_dtoa_r+0x7b2>
 800764c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800764e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007650:	2001      	movs	r0, #1
 8007652:	e655      	b.n	8007300 <_dtoa_r+0x7f8>
 8007654:	9b00      	ldr	r3, [sp, #0]
 8007656:	2b00      	cmp	r3, #0
 8007658:	f77f aed6 	ble.w	8007408 <_dtoa_r+0x900>
 800765c:	4656      	mov	r6, sl
 800765e:	4621      	mov	r1, r4
 8007660:	4648      	mov	r0, r9
 8007662:	f7ff f9c6 	bl	80069f2 <quorem>
 8007666:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800766a:	f806 8b01 	strb.w	r8, [r6], #1
 800766e:	9b00      	ldr	r3, [sp, #0]
 8007670:	eba6 020a 	sub.w	r2, r6, sl
 8007674:	4293      	cmp	r3, r2
 8007676:	ddb3      	ble.n	80075e0 <_dtoa_r+0xad8>
 8007678:	4649      	mov	r1, r9
 800767a:	2300      	movs	r3, #0
 800767c:	220a      	movs	r2, #10
 800767e:	4658      	mov	r0, fp
 8007680:	f000 f8b2 	bl	80077e8 <__multadd>
 8007684:	4681      	mov	r9, r0
 8007686:	e7ea      	b.n	800765e <_dtoa_r+0xb56>
 8007688:	08009004 	.word	0x08009004
 800768c:	08008f88 	.word	0x08008f88

08007690 <_free_r>:
 8007690:	b538      	push	{r3, r4, r5, lr}
 8007692:	4605      	mov	r5, r0
 8007694:	2900      	cmp	r1, #0
 8007696:	d041      	beq.n	800771c <_free_r+0x8c>
 8007698:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800769c:	1f0c      	subs	r4, r1, #4
 800769e:	2b00      	cmp	r3, #0
 80076a0:	bfb8      	it	lt
 80076a2:	18e4      	addlt	r4, r4, r3
 80076a4:	f7fe fb84 	bl	8005db0 <__malloc_lock>
 80076a8:	4a1d      	ldr	r2, [pc, #116]	@ (8007720 <_free_r+0x90>)
 80076aa:	6813      	ldr	r3, [r2, #0]
 80076ac:	b933      	cbnz	r3, 80076bc <_free_r+0x2c>
 80076ae:	6063      	str	r3, [r4, #4]
 80076b0:	6014      	str	r4, [r2, #0]
 80076b2:	4628      	mov	r0, r5
 80076b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076b8:	f7fe bb80 	b.w	8005dbc <__malloc_unlock>
 80076bc:	42a3      	cmp	r3, r4
 80076be:	d908      	bls.n	80076d2 <_free_r+0x42>
 80076c0:	6820      	ldr	r0, [r4, #0]
 80076c2:	1821      	adds	r1, r4, r0
 80076c4:	428b      	cmp	r3, r1
 80076c6:	bf01      	itttt	eq
 80076c8:	6819      	ldreq	r1, [r3, #0]
 80076ca:	685b      	ldreq	r3, [r3, #4]
 80076cc:	1809      	addeq	r1, r1, r0
 80076ce:	6021      	streq	r1, [r4, #0]
 80076d0:	e7ed      	b.n	80076ae <_free_r+0x1e>
 80076d2:	461a      	mov	r2, r3
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	b10b      	cbz	r3, 80076dc <_free_r+0x4c>
 80076d8:	42a3      	cmp	r3, r4
 80076da:	d9fa      	bls.n	80076d2 <_free_r+0x42>
 80076dc:	6811      	ldr	r1, [r2, #0]
 80076de:	1850      	adds	r0, r2, r1
 80076e0:	42a0      	cmp	r0, r4
 80076e2:	d10b      	bne.n	80076fc <_free_r+0x6c>
 80076e4:	6820      	ldr	r0, [r4, #0]
 80076e6:	4401      	add	r1, r0
 80076e8:	1850      	adds	r0, r2, r1
 80076ea:	4283      	cmp	r3, r0
 80076ec:	6011      	str	r1, [r2, #0]
 80076ee:	d1e0      	bne.n	80076b2 <_free_r+0x22>
 80076f0:	6818      	ldr	r0, [r3, #0]
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	6053      	str	r3, [r2, #4]
 80076f6:	4408      	add	r0, r1
 80076f8:	6010      	str	r0, [r2, #0]
 80076fa:	e7da      	b.n	80076b2 <_free_r+0x22>
 80076fc:	d902      	bls.n	8007704 <_free_r+0x74>
 80076fe:	230c      	movs	r3, #12
 8007700:	602b      	str	r3, [r5, #0]
 8007702:	e7d6      	b.n	80076b2 <_free_r+0x22>
 8007704:	6820      	ldr	r0, [r4, #0]
 8007706:	1821      	adds	r1, r4, r0
 8007708:	428b      	cmp	r3, r1
 800770a:	bf04      	itt	eq
 800770c:	6819      	ldreq	r1, [r3, #0]
 800770e:	685b      	ldreq	r3, [r3, #4]
 8007710:	6063      	str	r3, [r4, #4]
 8007712:	bf04      	itt	eq
 8007714:	1809      	addeq	r1, r1, r0
 8007716:	6021      	streq	r1, [r4, #0]
 8007718:	6054      	str	r4, [r2, #4]
 800771a:	e7ca      	b.n	80076b2 <_free_r+0x22>
 800771c:	bd38      	pop	{r3, r4, r5, pc}
 800771e:	bf00      	nop
 8007720:	200005e4 	.word	0x200005e4

08007724 <_Balloc>:
 8007724:	b570      	push	{r4, r5, r6, lr}
 8007726:	69c6      	ldr	r6, [r0, #28]
 8007728:	4604      	mov	r4, r0
 800772a:	460d      	mov	r5, r1
 800772c:	b976      	cbnz	r6, 800774c <_Balloc+0x28>
 800772e:	2010      	movs	r0, #16
 8007730:	f7fe fa8c 	bl	8005c4c <malloc>
 8007734:	4602      	mov	r2, r0
 8007736:	61e0      	str	r0, [r4, #28]
 8007738:	b920      	cbnz	r0, 8007744 <_Balloc+0x20>
 800773a:	4b18      	ldr	r3, [pc, #96]	@ (800779c <_Balloc+0x78>)
 800773c:	4818      	ldr	r0, [pc, #96]	@ (80077a0 <_Balloc+0x7c>)
 800773e:	216b      	movs	r1, #107	@ 0x6b
 8007740:	f000 fd90 	bl	8008264 <__assert_func>
 8007744:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007748:	6006      	str	r6, [r0, #0]
 800774a:	60c6      	str	r6, [r0, #12]
 800774c:	69e6      	ldr	r6, [r4, #28]
 800774e:	68f3      	ldr	r3, [r6, #12]
 8007750:	b183      	cbz	r3, 8007774 <_Balloc+0x50>
 8007752:	69e3      	ldr	r3, [r4, #28]
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800775a:	b9b8      	cbnz	r0, 800778c <_Balloc+0x68>
 800775c:	2101      	movs	r1, #1
 800775e:	fa01 f605 	lsl.w	r6, r1, r5
 8007762:	1d72      	adds	r2, r6, #5
 8007764:	0092      	lsls	r2, r2, #2
 8007766:	4620      	mov	r0, r4
 8007768:	f000 fd9a 	bl	80082a0 <_calloc_r>
 800776c:	b160      	cbz	r0, 8007788 <_Balloc+0x64>
 800776e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007772:	e00e      	b.n	8007792 <_Balloc+0x6e>
 8007774:	2221      	movs	r2, #33	@ 0x21
 8007776:	2104      	movs	r1, #4
 8007778:	4620      	mov	r0, r4
 800777a:	f000 fd91 	bl	80082a0 <_calloc_r>
 800777e:	69e3      	ldr	r3, [r4, #28]
 8007780:	60f0      	str	r0, [r6, #12]
 8007782:	68db      	ldr	r3, [r3, #12]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d1e4      	bne.n	8007752 <_Balloc+0x2e>
 8007788:	2000      	movs	r0, #0
 800778a:	bd70      	pop	{r4, r5, r6, pc}
 800778c:	6802      	ldr	r2, [r0, #0]
 800778e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007792:	2300      	movs	r3, #0
 8007794:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007798:	e7f7      	b.n	800778a <_Balloc+0x66>
 800779a:	bf00      	nop
 800779c:	08008f95 	.word	0x08008f95
 80077a0:	08009015 	.word	0x08009015

080077a4 <_Bfree>:
 80077a4:	b570      	push	{r4, r5, r6, lr}
 80077a6:	69c6      	ldr	r6, [r0, #28]
 80077a8:	4605      	mov	r5, r0
 80077aa:	460c      	mov	r4, r1
 80077ac:	b976      	cbnz	r6, 80077cc <_Bfree+0x28>
 80077ae:	2010      	movs	r0, #16
 80077b0:	f7fe fa4c 	bl	8005c4c <malloc>
 80077b4:	4602      	mov	r2, r0
 80077b6:	61e8      	str	r0, [r5, #28]
 80077b8:	b920      	cbnz	r0, 80077c4 <_Bfree+0x20>
 80077ba:	4b09      	ldr	r3, [pc, #36]	@ (80077e0 <_Bfree+0x3c>)
 80077bc:	4809      	ldr	r0, [pc, #36]	@ (80077e4 <_Bfree+0x40>)
 80077be:	218f      	movs	r1, #143	@ 0x8f
 80077c0:	f000 fd50 	bl	8008264 <__assert_func>
 80077c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077c8:	6006      	str	r6, [r0, #0]
 80077ca:	60c6      	str	r6, [r0, #12]
 80077cc:	b13c      	cbz	r4, 80077de <_Bfree+0x3a>
 80077ce:	69eb      	ldr	r3, [r5, #28]
 80077d0:	6862      	ldr	r2, [r4, #4]
 80077d2:	68db      	ldr	r3, [r3, #12]
 80077d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077d8:	6021      	str	r1, [r4, #0]
 80077da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80077de:	bd70      	pop	{r4, r5, r6, pc}
 80077e0:	08008f95 	.word	0x08008f95
 80077e4:	08009015 	.word	0x08009015

080077e8 <__multadd>:
 80077e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077ec:	690d      	ldr	r5, [r1, #16]
 80077ee:	4607      	mov	r7, r0
 80077f0:	460c      	mov	r4, r1
 80077f2:	461e      	mov	r6, r3
 80077f4:	f101 0c14 	add.w	ip, r1, #20
 80077f8:	2000      	movs	r0, #0
 80077fa:	f8dc 3000 	ldr.w	r3, [ip]
 80077fe:	b299      	uxth	r1, r3
 8007800:	fb02 6101 	mla	r1, r2, r1, r6
 8007804:	0c1e      	lsrs	r6, r3, #16
 8007806:	0c0b      	lsrs	r3, r1, #16
 8007808:	fb02 3306 	mla	r3, r2, r6, r3
 800780c:	b289      	uxth	r1, r1
 800780e:	3001      	adds	r0, #1
 8007810:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007814:	4285      	cmp	r5, r0
 8007816:	f84c 1b04 	str.w	r1, [ip], #4
 800781a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800781e:	dcec      	bgt.n	80077fa <__multadd+0x12>
 8007820:	b30e      	cbz	r6, 8007866 <__multadd+0x7e>
 8007822:	68a3      	ldr	r3, [r4, #8]
 8007824:	42ab      	cmp	r3, r5
 8007826:	dc19      	bgt.n	800785c <__multadd+0x74>
 8007828:	6861      	ldr	r1, [r4, #4]
 800782a:	4638      	mov	r0, r7
 800782c:	3101      	adds	r1, #1
 800782e:	f7ff ff79 	bl	8007724 <_Balloc>
 8007832:	4680      	mov	r8, r0
 8007834:	b928      	cbnz	r0, 8007842 <__multadd+0x5a>
 8007836:	4602      	mov	r2, r0
 8007838:	4b0c      	ldr	r3, [pc, #48]	@ (800786c <__multadd+0x84>)
 800783a:	480d      	ldr	r0, [pc, #52]	@ (8007870 <__multadd+0x88>)
 800783c:	21ba      	movs	r1, #186	@ 0xba
 800783e:	f000 fd11 	bl	8008264 <__assert_func>
 8007842:	6922      	ldr	r2, [r4, #16]
 8007844:	3202      	adds	r2, #2
 8007846:	f104 010c 	add.w	r1, r4, #12
 800784a:	0092      	lsls	r2, r2, #2
 800784c:	300c      	adds	r0, #12
 800784e:	f7ff f8c2 	bl	80069d6 <memcpy>
 8007852:	4621      	mov	r1, r4
 8007854:	4638      	mov	r0, r7
 8007856:	f7ff ffa5 	bl	80077a4 <_Bfree>
 800785a:	4644      	mov	r4, r8
 800785c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007860:	3501      	adds	r5, #1
 8007862:	615e      	str	r6, [r3, #20]
 8007864:	6125      	str	r5, [r4, #16]
 8007866:	4620      	mov	r0, r4
 8007868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800786c:	08009004 	.word	0x08009004
 8007870:	08009015 	.word	0x08009015

08007874 <__hi0bits>:
 8007874:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007878:	4603      	mov	r3, r0
 800787a:	bf36      	itet	cc
 800787c:	0403      	lslcc	r3, r0, #16
 800787e:	2000      	movcs	r0, #0
 8007880:	2010      	movcc	r0, #16
 8007882:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007886:	bf3c      	itt	cc
 8007888:	021b      	lslcc	r3, r3, #8
 800788a:	3008      	addcc	r0, #8
 800788c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007890:	bf3c      	itt	cc
 8007892:	011b      	lslcc	r3, r3, #4
 8007894:	3004      	addcc	r0, #4
 8007896:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800789a:	bf3c      	itt	cc
 800789c:	009b      	lslcc	r3, r3, #2
 800789e:	3002      	addcc	r0, #2
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	db05      	blt.n	80078b0 <__hi0bits+0x3c>
 80078a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80078a8:	f100 0001 	add.w	r0, r0, #1
 80078ac:	bf08      	it	eq
 80078ae:	2020      	moveq	r0, #32
 80078b0:	4770      	bx	lr

080078b2 <__lo0bits>:
 80078b2:	6803      	ldr	r3, [r0, #0]
 80078b4:	4602      	mov	r2, r0
 80078b6:	f013 0007 	ands.w	r0, r3, #7
 80078ba:	d00b      	beq.n	80078d4 <__lo0bits+0x22>
 80078bc:	07d9      	lsls	r1, r3, #31
 80078be:	d421      	bmi.n	8007904 <__lo0bits+0x52>
 80078c0:	0798      	lsls	r0, r3, #30
 80078c2:	bf49      	itett	mi
 80078c4:	085b      	lsrmi	r3, r3, #1
 80078c6:	089b      	lsrpl	r3, r3, #2
 80078c8:	2001      	movmi	r0, #1
 80078ca:	6013      	strmi	r3, [r2, #0]
 80078cc:	bf5c      	itt	pl
 80078ce:	6013      	strpl	r3, [r2, #0]
 80078d0:	2002      	movpl	r0, #2
 80078d2:	4770      	bx	lr
 80078d4:	b299      	uxth	r1, r3
 80078d6:	b909      	cbnz	r1, 80078dc <__lo0bits+0x2a>
 80078d8:	0c1b      	lsrs	r3, r3, #16
 80078da:	2010      	movs	r0, #16
 80078dc:	b2d9      	uxtb	r1, r3
 80078de:	b909      	cbnz	r1, 80078e4 <__lo0bits+0x32>
 80078e0:	3008      	adds	r0, #8
 80078e2:	0a1b      	lsrs	r3, r3, #8
 80078e4:	0719      	lsls	r1, r3, #28
 80078e6:	bf04      	itt	eq
 80078e8:	091b      	lsreq	r3, r3, #4
 80078ea:	3004      	addeq	r0, #4
 80078ec:	0799      	lsls	r1, r3, #30
 80078ee:	bf04      	itt	eq
 80078f0:	089b      	lsreq	r3, r3, #2
 80078f2:	3002      	addeq	r0, #2
 80078f4:	07d9      	lsls	r1, r3, #31
 80078f6:	d403      	bmi.n	8007900 <__lo0bits+0x4e>
 80078f8:	085b      	lsrs	r3, r3, #1
 80078fa:	f100 0001 	add.w	r0, r0, #1
 80078fe:	d003      	beq.n	8007908 <__lo0bits+0x56>
 8007900:	6013      	str	r3, [r2, #0]
 8007902:	4770      	bx	lr
 8007904:	2000      	movs	r0, #0
 8007906:	4770      	bx	lr
 8007908:	2020      	movs	r0, #32
 800790a:	4770      	bx	lr

0800790c <__i2b>:
 800790c:	b510      	push	{r4, lr}
 800790e:	460c      	mov	r4, r1
 8007910:	2101      	movs	r1, #1
 8007912:	f7ff ff07 	bl	8007724 <_Balloc>
 8007916:	4602      	mov	r2, r0
 8007918:	b928      	cbnz	r0, 8007926 <__i2b+0x1a>
 800791a:	4b05      	ldr	r3, [pc, #20]	@ (8007930 <__i2b+0x24>)
 800791c:	4805      	ldr	r0, [pc, #20]	@ (8007934 <__i2b+0x28>)
 800791e:	f240 1145 	movw	r1, #325	@ 0x145
 8007922:	f000 fc9f 	bl	8008264 <__assert_func>
 8007926:	2301      	movs	r3, #1
 8007928:	6144      	str	r4, [r0, #20]
 800792a:	6103      	str	r3, [r0, #16]
 800792c:	bd10      	pop	{r4, pc}
 800792e:	bf00      	nop
 8007930:	08009004 	.word	0x08009004
 8007934:	08009015 	.word	0x08009015

08007938 <__multiply>:
 8007938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800793c:	4614      	mov	r4, r2
 800793e:	690a      	ldr	r2, [r1, #16]
 8007940:	6923      	ldr	r3, [r4, #16]
 8007942:	429a      	cmp	r2, r3
 8007944:	bfa8      	it	ge
 8007946:	4623      	movge	r3, r4
 8007948:	460f      	mov	r7, r1
 800794a:	bfa4      	itt	ge
 800794c:	460c      	movge	r4, r1
 800794e:	461f      	movge	r7, r3
 8007950:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007954:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007958:	68a3      	ldr	r3, [r4, #8]
 800795a:	6861      	ldr	r1, [r4, #4]
 800795c:	eb0a 0609 	add.w	r6, sl, r9
 8007960:	42b3      	cmp	r3, r6
 8007962:	b085      	sub	sp, #20
 8007964:	bfb8      	it	lt
 8007966:	3101      	addlt	r1, #1
 8007968:	f7ff fedc 	bl	8007724 <_Balloc>
 800796c:	b930      	cbnz	r0, 800797c <__multiply+0x44>
 800796e:	4602      	mov	r2, r0
 8007970:	4b44      	ldr	r3, [pc, #272]	@ (8007a84 <__multiply+0x14c>)
 8007972:	4845      	ldr	r0, [pc, #276]	@ (8007a88 <__multiply+0x150>)
 8007974:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007978:	f000 fc74 	bl	8008264 <__assert_func>
 800797c:	f100 0514 	add.w	r5, r0, #20
 8007980:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007984:	462b      	mov	r3, r5
 8007986:	2200      	movs	r2, #0
 8007988:	4543      	cmp	r3, r8
 800798a:	d321      	bcc.n	80079d0 <__multiply+0x98>
 800798c:	f107 0114 	add.w	r1, r7, #20
 8007990:	f104 0214 	add.w	r2, r4, #20
 8007994:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007998:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800799c:	9302      	str	r3, [sp, #8]
 800799e:	1b13      	subs	r3, r2, r4
 80079a0:	3b15      	subs	r3, #21
 80079a2:	f023 0303 	bic.w	r3, r3, #3
 80079a6:	3304      	adds	r3, #4
 80079a8:	f104 0715 	add.w	r7, r4, #21
 80079ac:	42ba      	cmp	r2, r7
 80079ae:	bf38      	it	cc
 80079b0:	2304      	movcc	r3, #4
 80079b2:	9301      	str	r3, [sp, #4]
 80079b4:	9b02      	ldr	r3, [sp, #8]
 80079b6:	9103      	str	r1, [sp, #12]
 80079b8:	428b      	cmp	r3, r1
 80079ba:	d80c      	bhi.n	80079d6 <__multiply+0x9e>
 80079bc:	2e00      	cmp	r6, #0
 80079be:	dd03      	ble.n	80079c8 <__multiply+0x90>
 80079c0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d05b      	beq.n	8007a80 <__multiply+0x148>
 80079c8:	6106      	str	r6, [r0, #16]
 80079ca:	b005      	add	sp, #20
 80079cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079d0:	f843 2b04 	str.w	r2, [r3], #4
 80079d4:	e7d8      	b.n	8007988 <__multiply+0x50>
 80079d6:	f8b1 a000 	ldrh.w	sl, [r1]
 80079da:	f1ba 0f00 	cmp.w	sl, #0
 80079de:	d024      	beq.n	8007a2a <__multiply+0xf2>
 80079e0:	f104 0e14 	add.w	lr, r4, #20
 80079e4:	46a9      	mov	r9, r5
 80079e6:	f04f 0c00 	mov.w	ip, #0
 80079ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 80079ee:	f8d9 3000 	ldr.w	r3, [r9]
 80079f2:	fa1f fb87 	uxth.w	fp, r7
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	fb0a 330b 	mla	r3, sl, fp, r3
 80079fc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007a00:	f8d9 7000 	ldr.w	r7, [r9]
 8007a04:	4463      	add	r3, ip
 8007a06:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007a0a:	fb0a c70b 	mla	r7, sl, fp, ip
 8007a0e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007a18:	4572      	cmp	r2, lr
 8007a1a:	f849 3b04 	str.w	r3, [r9], #4
 8007a1e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007a22:	d8e2      	bhi.n	80079ea <__multiply+0xb2>
 8007a24:	9b01      	ldr	r3, [sp, #4]
 8007a26:	f845 c003 	str.w	ip, [r5, r3]
 8007a2a:	9b03      	ldr	r3, [sp, #12]
 8007a2c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007a30:	3104      	adds	r1, #4
 8007a32:	f1b9 0f00 	cmp.w	r9, #0
 8007a36:	d021      	beq.n	8007a7c <__multiply+0x144>
 8007a38:	682b      	ldr	r3, [r5, #0]
 8007a3a:	f104 0c14 	add.w	ip, r4, #20
 8007a3e:	46ae      	mov	lr, r5
 8007a40:	f04f 0a00 	mov.w	sl, #0
 8007a44:	f8bc b000 	ldrh.w	fp, [ip]
 8007a48:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007a4c:	fb09 770b 	mla	r7, r9, fp, r7
 8007a50:	4457      	add	r7, sl
 8007a52:	b29b      	uxth	r3, r3
 8007a54:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007a58:	f84e 3b04 	str.w	r3, [lr], #4
 8007a5c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007a60:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a64:	f8be 3000 	ldrh.w	r3, [lr]
 8007a68:	fb09 330a 	mla	r3, r9, sl, r3
 8007a6c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007a70:	4562      	cmp	r2, ip
 8007a72:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a76:	d8e5      	bhi.n	8007a44 <__multiply+0x10c>
 8007a78:	9f01      	ldr	r7, [sp, #4]
 8007a7a:	51eb      	str	r3, [r5, r7]
 8007a7c:	3504      	adds	r5, #4
 8007a7e:	e799      	b.n	80079b4 <__multiply+0x7c>
 8007a80:	3e01      	subs	r6, #1
 8007a82:	e79b      	b.n	80079bc <__multiply+0x84>
 8007a84:	08009004 	.word	0x08009004
 8007a88:	08009015 	.word	0x08009015

08007a8c <__pow5mult>:
 8007a8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a90:	4615      	mov	r5, r2
 8007a92:	f012 0203 	ands.w	r2, r2, #3
 8007a96:	4607      	mov	r7, r0
 8007a98:	460e      	mov	r6, r1
 8007a9a:	d007      	beq.n	8007aac <__pow5mult+0x20>
 8007a9c:	4c25      	ldr	r4, [pc, #148]	@ (8007b34 <__pow5mult+0xa8>)
 8007a9e:	3a01      	subs	r2, #1
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007aa6:	f7ff fe9f 	bl	80077e8 <__multadd>
 8007aaa:	4606      	mov	r6, r0
 8007aac:	10ad      	asrs	r5, r5, #2
 8007aae:	d03d      	beq.n	8007b2c <__pow5mult+0xa0>
 8007ab0:	69fc      	ldr	r4, [r7, #28]
 8007ab2:	b97c      	cbnz	r4, 8007ad4 <__pow5mult+0x48>
 8007ab4:	2010      	movs	r0, #16
 8007ab6:	f7fe f8c9 	bl	8005c4c <malloc>
 8007aba:	4602      	mov	r2, r0
 8007abc:	61f8      	str	r0, [r7, #28]
 8007abe:	b928      	cbnz	r0, 8007acc <__pow5mult+0x40>
 8007ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8007b38 <__pow5mult+0xac>)
 8007ac2:	481e      	ldr	r0, [pc, #120]	@ (8007b3c <__pow5mult+0xb0>)
 8007ac4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007ac8:	f000 fbcc 	bl	8008264 <__assert_func>
 8007acc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007ad0:	6004      	str	r4, [r0, #0]
 8007ad2:	60c4      	str	r4, [r0, #12]
 8007ad4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007ad8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007adc:	b94c      	cbnz	r4, 8007af2 <__pow5mult+0x66>
 8007ade:	f240 2171 	movw	r1, #625	@ 0x271
 8007ae2:	4638      	mov	r0, r7
 8007ae4:	f7ff ff12 	bl	800790c <__i2b>
 8007ae8:	2300      	movs	r3, #0
 8007aea:	f8c8 0008 	str.w	r0, [r8, #8]
 8007aee:	4604      	mov	r4, r0
 8007af0:	6003      	str	r3, [r0, #0]
 8007af2:	f04f 0900 	mov.w	r9, #0
 8007af6:	07eb      	lsls	r3, r5, #31
 8007af8:	d50a      	bpl.n	8007b10 <__pow5mult+0x84>
 8007afa:	4631      	mov	r1, r6
 8007afc:	4622      	mov	r2, r4
 8007afe:	4638      	mov	r0, r7
 8007b00:	f7ff ff1a 	bl	8007938 <__multiply>
 8007b04:	4631      	mov	r1, r6
 8007b06:	4680      	mov	r8, r0
 8007b08:	4638      	mov	r0, r7
 8007b0a:	f7ff fe4b 	bl	80077a4 <_Bfree>
 8007b0e:	4646      	mov	r6, r8
 8007b10:	106d      	asrs	r5, r5, #1
 8007b12:	d00b      	beq.n	8007b2c <__pow5mult+0xa0>
 8007b14:	6820      	ldr	r0, [r4, #0]
 8007b16:	b938      	cbnz	r0, 8007b28 <__pow5mult+0x9c>
 8007b18:	4622      	mov	r2, r4
 8007b1a:	4621      	mov	r1, r4
 8007b1c:	4638      	mov	r0, r7
 8007b1e:	f7ff ff0b 	bl	8007938 <__multiply>
 8007b22:	6020      	str	r0, [r4, #0]
 8007b24:	f8c0 9000 	str.w	r9, [r0]
 8007b28:	4604      	mov	r4, r0
 8007b2a:	e7e4      	b.n	8007af6 <__pow5mult+0x6a>
 8007b2c:	4630      	mov	r0, r6
 8007b2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b32:	bf00      	nop
 8007b34:	08009070 	.word	0x08009070
 8007b38:	08008f95 	.word	0x08008f95
 8007b3c:	08009015 	.word	0x08009015

08007b40 <__lshift>:
 8007b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b44:	460c      	mov	r4, r1
 8007b46:	6849      	ldr	r1, [r1, #4]
 8007b48:	6923      	ldr	r3, [r4, #16]
 8007b4a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b4e:	68a3      	ldr	r3, [r4, #8]
 8007b50:	4607      	mov	r7, r0
 8007b52:	4691      	mov	r9, r2
 8007b54:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b58:	f108 0601 	add.w	r6, r8, #1
 8007b5c:	42b3      	cmp	r3, r6
 8007b5e:	db0b      	blt.n	8007b78 <__lshift+0x38>
 8007b60:	4638      	mov	r0, r7
 8007b62:	f7ff fddf 	bl	8007724 <_Balloc>
 8007b66:	4605      	mov	r5, r0
 8007b68:	b948      	cbnz	r0, 8007b7e <__lshift+0x3e>
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	4b28      	ldr	r3, [pc, #160]	@ (8007c10 <__lshift+0xd0>)
 8007b6e:	4829      	ldr	r0, [pc, #164]	@ (8007c14 <__lshift+0xd4>)
 8007b70:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007b74:	f000 fb76 	bl	8008264 <__assert_func>
 8007b78:	3101      	adds	r1, #1
 8007b7a:	005b      	lsls	r3, r3, #1
 8007b7c:	e7ee      	b.n	8007b5c <__lshift+0x1c>
 8007b7e:	2300      	movs	r3, #0
 8007b80:	f100 0114 	add.w	r1, r0, #20
 8007b84:	f100 0210 	add.w	r2, r0, #16
 8007b88:	4618      	mov	r0, r3
 8007b8a:	4553      	cmp	r3, sl
 8007b8c:	db33      	blt.n	8007bf6 <__lshift+0xb6>
 8007b8e:	6920      	ldr	r0, [r4, #16]
 8007b90:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007b94:	f104 0314 	add.w	r3, r4, #20
 8007b98:	f019 091f 	ands.w	r9, r9, #31
 8007b9c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007ba0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ba4:	d02b      	beq.n	8007bfe <__lshift+0xbe>
 8007ba6:	f1c9 0e20 	rsb	lr, r9, #32
 8007baa:	468a      	mov	sl, r1
 8007bac:	2200      	movs	r2, #0
 8007bae:	6818      	ldr	r0, [r3, #0]
 8007bb0:	fa00 f009 	lsl.w	r0, r0, r9
 8007bb4:	4310      	orrs	r0, r2
 8007bb6:	f84a 0b04 	str.w	r0, [sl], #4
 8007bba:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bbe:	459c      	cmp	ip, r3
 8007bc0:	fa22 f20e 	lsr.w	r2, r2, lr
 8007bc4:	d8f3      	bhi.n	8007bae <__lshift+0x6e>
 8007bc6:	ebac 0304 	sub.w	r3, ip, r4
 8007bca:	3b15      	subs	r3, #21
 8007bcc:	f023 0303 	bic.w	r3, r3, #3
 8007bd0:	3304      	adds	r3, #4
 8007bd2:	f104 0015 	add.w	r0, r4, #21
 8007bd6:	4584      	cmp	ip, r0
 8007bd8:	bf38      	it	cc
 8007bda:	2304      	movcc	r3, #4
 8007bdc:	50ca      	str	r2, [r1, r3]
 8007bde:	b10a      	cbz	r2, 8007be4 <__lshift+0xa4>
 8007be0:	f108 0602 	add.w	r6, r8, #2
 8007be4:	3e01      	subs	r6, #1
 8007be6:	4638      	mov	r0, r7
 8007be8:	612e      	str	r6, [r5, #16]
 8007bea:	4621      	mov	r1, r4
 8007bec:	f7ff fdda 	bl	80077a4 <_Bfree>
 8007bf0:	4628      	mov	r0, r5
 8007bf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bf6:	f842 0f04 	str.w	r0, [r2, #4]!
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	e7c5      	b.n	8007b8a <__lshift+0x4a>
 8007bfe:	3904      	subs	r1, #4
 8007c00:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c04:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c08:	459c      	cmp	ip, r3
 8007c0a:	d8f9      	bhi.n	8007c00 <__lshift+0xc0>
 8007c0c:	e7ea      	b.n	8007be4 <__lshift+0xa4>
 8007c0e:	bf00      	nop
 8007c10:	08009004 	.word	0x08009004
 8007c14:	08009015 	.word	0x08009015

08007c18 <__mcmp>:
 8007c18:	690a      	ldr	r2, [r1, #16]
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	6900      	ldr	r0, [r0, #16]
 8007c1e:	1a80      	subs	r0, r0, r2
 8007c20:	b530      	push	{r4, r5, lr}
 8007c22:	d10e      	bne.n	8007c42 <__mcmp+0x2a>
 8007c24:	3314      	adds	r3, #20
 8007c26:	3114      	adds	r1, #20
 8007c28:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007c2c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007c30:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007c34:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007c38:	4295      	cmp	r5, r2
 8007c3a:	d003      	beq.n	8007c44 <__mcmp+0x2c>
 8007c3c:	d205      	bcs.n	8007c4a <__mcmp+0x32>
 8007c3e:	f04f 30ff 	mov.w	r0, #4294967295
 8007c42:	bd30      	pop	{r4, r5, pc}
 8007c44:	42a3      	cmp	r3, r4
 8007c46:	d3f3      	bcc.n	8007c30 <__mcmp+0x18>
 8007c48:	e7fb      	b.n	8007c42 <__mcmp+0x2a>
 8007c4a:	2001      	movs	r0, #1
 8007c4c:	e7f9      	b.n	8007c42 <__mcmp+0x2a>
	...

08007c50 <__mdiff>:
 8007c50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c54:	4689      	mov	r9, r1
 8007c56:	4606      	mov	r6, r0
 8007c58:	4611      	mov	r1, r2
 8007c5a:	4648      	mov	r0, r9
 8007c5c:	4614      	mov	r4, r2
 8007c5e:	f7ff ffdb 	bl	8007c18 <__mcmp>
 8007c62:	1e05      	subs	r5, r0, #0
 8007c64:	d112      	bne.n	8007c8c <__mdiff+0x3c>
 8007c66:	4629      	mov	r1, r5
 8007c68:	4630      	mov	r0, r6
 8007c6a:	f7ff fd5b 	bl	8007724 <_Balloc>
 8007c6e:	4602      	mov	r2, r0
 8007c70:	b928      	cbnz	r0, 8007c7e <__mdiff+0x2e>
 8007c72:	4b3f      	ldr	r3, [pc, #252]	@ (8007d70 <__mdiff+0x120>)
 8007c74:	f240 2137 	movw	r1, #567	@ 0x237
 8007c78:	483e      	ldr	r0, [pc, #248]	@ (8007d74 <__mdiff+0x124>)
 8007c7a:	f000 faf3 	bl	8008264 <__assert_func>
 8007c7e:	2301      	movs	r3, #1
 8007c80:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007c84:	4610      	mov	r0, r2
 8007c86:	b003      	add	sp, #12
 8007c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c8c:	bfbc      	itt	lt
 8007c8e:	464b      	movlt	r3, r9
 8007c90:	46a1      	movlt	r9, r4
 8007c92:	4630      	mov	r0, r6
 8007c94:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007c98:	bfba      	itte	lt
 8007c9a:	461c      	movlt	r4, r3
 8007c9c:	2501      	movlt	r5, #1
 8007c9e:	2500      	movge	r5, #0
 8007ca0:	f7ff fd40 	bl	8007724 <_Balloc>
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	b918      	cbnz	r0, 8007cb0 <__mdiff+0x60>
 8007ca8:	4b31      	ldr	r3, [pc, #196]	@ (8007d70 <__mdiff+0x120>)
 8007caa:	f240 2145 	movw	r1, #581	@ 0x245
 8007cae:	e7e3      	b.n	8007c78 <__mdiff+0x28>
 8007cb0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007cb4:	6926      	ldr	r6, [r4, #16]
 8007cb6:	60c5      	str	r5, [r0, #12]
 8007cb8:	f109 0310 	add.w	r3, r9, #16
 8007cbc:	f109 0514 	add.w	r5, r9, #20
 8007cc0:	f104 0e14 	add.w	lr, r4, #20
 8007cc4:	f100 0b14 	add.w	fp, r0, #20
 8007cc8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007ccc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007cd0:	9301      	str	r3, [sp, #4]
 8007cd2:	46d9      	mov	r9, fp
 8007cd4:	f04f 0c00 	mov.w	ip, #0
 8007cd8:	9b01      	ldr	r3, [sp, #4]
 8007cda:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007cde:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007ce2:	9301      	str	r3, [sp, #4]
 8007ce4:	fa1f f38a 	uxth.w	r3, sl
 8007ce8:	4619      	mov	r1, r3
 8007cea:	b283      	uxth	r3, r0
 8007cec:	1acb      	subs	r3, r1, r3
 8007cee:	0c00      	lsrs	r0, r0, #16
 8007cf0:	4463      	add	r3, ip
 8007cf2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007cf6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007cfa:	b29b      	uxth	r3, r3
 8007cfc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007d00:	4576      	cmp	r6, lr
 8007d02:	f849 3b04 	str.w	r3, [r9], #4
 8007d06:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d0a:	d8e5      	bhi.n	8007cd8 <__mdiff+0x88>
 8007d0c:	1b33      	subs	r3, r6, r4
 8007d0e:	3b15      	subs	r3, #21
 8007d10:	f023 0303 	bic.w	r3, r3, #3
 8007d14:	3415      	adds	r4, #21
 8007d16:	3304      	adds	r3, #4
 8007d18:	42a6      	cmp	r6, r4
 8007d1a:	bf38      	it	cc
 8007d1c:	2304      	movcc	r3, #4
 8007d1e:	441d      	add	r5, r3
 8007d20:	445b      	add	r3, fp
 8007d22:	461e      	mov	r6, r3
 8007d24:	462c      	mov	r4, r5
 8007d26:	4544      	cmp	r4, r8
 8007d28:	d30e      	bcc.n	8007d48 <__mdiff+0xf8>
 8007d2a:	f108 0103 	add.w	r1, r8, #3
 8007d2e:	1b49      	subs	r1, r1, r5
 8007d30:	f021 0103 	bic.w	r1, r1, #3
 8007d34:	3d03      	subs	r5, #3
 8007d36:	45a8      	cmp	r8, r5
 8007d38:	bf38      	it	cc
 8007d3a:	2100      	movcc	r1, #0
 8007d3c:	440b      	add	r3, r1
 8007d3e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d42:	b191      	cbz	r1, 8007d6a <__mdiff+0x11a>
 8007d44:	6117      	str	r7, [r2, #16]
 8007d46:	e79d      	b.n	8007c84 <__mdiff+0x34>
 8007d48:	f854 1b04 	ldr.w	r1, [r4], #4
 8007d4c:	46e6      	mov	lr, ip
 8007d4e:	0c08      	lsrs	r0, r1, #16
 8007d50:	fa1c fc81 	uxtah	ip, ip, r1
 8007d54:	4471      	add	r1, lr
 8007d56:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007d5a:	b289      	uxth	r1, r1
 8007d5c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007d60:	f846 1b04 	str.w	r1, [r6], #4
 8007d64:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d68:	e7dd      	b.n	8007d26 <__mdiff+0xd6>
 8007d6a:	3f01      	subs	r7, #1
 8007d6c:	e7e7      	b.n	8007d3e <__mdiff+0xee>
 8007d6e:	bf00      	nop
 8007d70:	08009004 	.word	0x08009004
 8007d74:	08009015 	.word	0x08009015

08007d78 <__d2b>:
 8007d78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007d7c:	460f      	mov	r7, r1
 8007d7e:	2101      	movs	r1, #1
 8007d80:	ec59 8b10 	vmov	r8, r9, d0
 8007d84:	4616      	mov	r6, r2
 8007d86:	f7ff fccd 	bl	8007724 <_Balloc>
 8007d8a:	4604      	mov	r4, r0
 8007d8c:	b930      	cbnz	r0, 8007d9c <__d2b+0x24>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	4b23      	ldr	r3, [pc, #140]	@ (8007e20 <__d2b+0xa8>)
 8007d92:	4824      	ldr	r0, [pc, #144]	@ (8007e24 <__d2b+0xac>)
 8007d94:	f240 310f 	movw	r1, #783	@ 0x30f
 8007d98:	f000 fa64 	bl	8008264 <__assert_func>
 8007d9c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007da0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007da4:	b10d      	cbz	r5, 8007daa <__d2b+0x32>
 8007da6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007daa:	9301      	str	r3, [sp, #4]
 8007dac:	f1b8 0300 	subs.w	r3, r8, #0
 8007db0:	d023      	beq.n	8007dfa <__d2b+0x82>
 8007db2:	4668      	mov	r0, sp
 8007db4:	9300      	str	r3, [sp, #0]
 8007db6:	f7ff fd7c 	bl	80078b2 <__lo0bits>
 8007dba:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007dbe:	b1d0      	cbz	r0, 8007df6 <__d2b+0x7e>
 8007dc0:	f1c0 0320 	rsb	r3, r0, #32
 8007dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8007dc8:	430b      	orrs	r3, r1
 8007dca:	40c2      	lsrs	r2, r0
 8007dcc:	6163      	str	r3, [r4, #20]
 8007dce:	9201      	str	r2, [sp, #4]
 8007dd0:	9b01      	ldr	r3, [sp, #4]
 8007dd2:	61a3      	str	r3, [r4, #24]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	bf0c      	ite	eq
 8007dd8:	2201      	moveq	r2, #1
 8007dda:	2202      	movne	r2, #2
 8007ddc:	6122      	str	r2, [r4, #16]
 8007dde:	b1a5      	cbz	r5, 8007e0a <__d2b+0x92>
 8007de0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007de4:	4405      	add	r5, r0
 8007de6:	603d      	str	r5, [r7, #0]
 8007de8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007dec:	6030      	str	r0, [r6, #0]
 8007dee:	4620      	mov	r0, r4
 8007df0:	b003      	add	sp, #12
 8007df2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007df6:	6161      	str	r1, [r4, #20]
 8007df8:	e7ea      	b.n	8007dd0 <__d2b+0x58>
 8007dfa:	a801      	add	r0, sp, #4
 8007dfc:	f7ff fd59 	bl	80078b2 <__lo0bits>
 8007e00:	9b01      	ldr	r3, [sp, #4]
 8007e02:	6163      	str	r3, [r4, #20]
 8007e04:	3020      	adds	r0, #32
 8007e06:	2201      	movs	r2, #1
 8007e08:	e7e8      	b.n	8007ddc <__d2b+0x64>
 8007e0a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007e0e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007e12:	6038      	str	r0, [r7, #0]
 8007e14:	6918      	ldr	r0, [r3, #16]
 8007e16:	f7ff fd2d 	bl	8007874 <__hi0bits>
 8007e1a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007e1e:	e7e5      	b.n	8007dec <__d2b+0x74>
 8007e20:	08009004 	.word	0x08009004
 8007e24:	08009015 	.word	0x08009015

08007e28 <__ssputs_r>:
 8007e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e2c:	688e      	ldr	r6, [r1, #8]
 8007e2e:	461f      	mov	r7, r3
 8007e30:	42be      	cmp	r6, r7
 8007e32:	680b      	ldr	r3, [r1, #0]
 8007e34:	4682      	mov	sl, r0
 8007e36:	460c      	mov	r4, r1
 8007e38:	4690      	mov	r8, r2
 8007e3a:	d82d      	bhi.n	8007e98 <__ssputs_r+0x70>
 8007e3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e40:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007e44:	d026      	beq.n	8007e94 <__ssputs_r+0x6c>
 8007e46:	6965      	ldr	r5, [r4, #20]
 8007e48:	6909      	ldr	r1, [r1, #16]
 8007e4a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e4e:	eba3 0901 	sub.w	r9, r3, r1
 8007e52:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e56:	1c7b      	adds	r3, r7, #1
 8007e58:	444b      	add	r3, r9
 8007e5a:	106d      	asrs	r5, r5, #1
 8007e5c:	429d      	cmp	r5, r3
 8007e5e:	bf38      	it	cc
 8007e60:	461d      	movcc	r5, r3
 8007e62:	0553      	lsls	r3, r2, #21
 8007e64:	d527      	bpl.n	8007eb6 <__ssputs_r+0x8e>
 8007e66:	4629      	mov	r1, r5
 8007e68:	f7fd ff22 	bl	8005cb0 <_malloc_r>
 8007e6c:	4606      	mov	r6, r0
 8007e6e:	b360      	cbz	r0, 8007eca <__ssputs_r+0xa2>
 8007e70:	6921      	ldr	r1, [r4, #16]
 8007e72:	464a      	mov	r2, r9
 8007e74:	f7fe fdaf 	bl	80069d6 <memcpy>
 8007e78:	89a3      	ldrh	r3, [r4, #12]
 8007e7a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007e7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e82:	81a3      	strh	r3, [r4, #12]
 8007e84:	6126      	str	r6, [r4, #16]
 8007e86:	6165      	str	r5, [r4, #20]
 8007e88:	444e      	add	r6, r9
 8007e8a:	eba5 0509 	sub.w	r5, r5, r9
 8007e8e:	6026      	str	r6, [r4, #0]
 8007e90:	60a5      	str	r5, [r4, #8]
 8007e92:	463e      	mov	r6, r7
 8007e94:	42be      	cmp	r6, r7
 8007e96:	d900      	bls.n	8007e9a <__ssputs_r+0x72>
 8007e98:	463e      	mov	r6, r7
 8007e9a:	6820      	ldr	r0, [r4, #0]
 8007e9c:	4632      	mov	r2, r6
 8007e9e:	4641      	mov	r1, r8
 8007ea0:	f000 f9c6 	bl	8008230 <memmove>
 8007ea4:	68a3      	ldr	r3, [r4, #8]
 8007ea6:	1b9b      	subs	r3, r3, r6
 8007ea8:	60a3      	str	r3, [r4, #8]
 8007eaa:	6823      	ldr	r3, [r4, #0]
 8007eac:	4433      	add	r3, r6
 8007eae:	6023      	str	r3, [r4, #0]
 8007eb0:	2000      	movs	r0, #0
 8007eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eb6:	462a      	mov	r2, r5
 8007eb8:	f000 fa18 	bl	80082ec <_realloc_r>
 8007ebc:	4606      	mov	r6, r0
 8007ebe:	2800      	cmp	r0, #0
 8007ec0:	d1e0      	bne.n	8007e84 <__ssputs_r+0x5c>
 8007ec2:	6921      	ldr	r1, [r4, #16]
 8007ec4:	4650      	mov	r0, sl
 8007ec6:	f7ff fbe3 	bl	8007690 <_free_r>
 8007eca:	230c      	movs	r3, #12
 8007ecc:	f8ca 3000 	str.w	r3, [sl]
 8007ed0:	89a3      	ldrh	r3, [r4, #12]
 8007ed2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ed6:	81a3      	strh	r3, [r4, #12]
 8007ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8007edc:	e7e9      	b.n	8007eb2 <__ssputs_r+0x8a>
	...

08007ee0 <_svfiprintf_r>:
 8007ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ee4:	4698      	mov	r8, r3
 8007ee6:	898b      	ldrh	r3, [r1, #12]
 8007ee8:	061b      	lsls	r3, r3, #24
 8007eea:	b09d      	sub	sp, #116	@ 0x74
 8007eec:	4607      	mov	r7, r0
 8007eee:	460d      	mov	r5, r1
 8007ef0:	4614      	mov	r4, r2
 8007ef2:	d510      	bpl.n	8007f16 <_svfiprintf_r+0x36>
 8007ef4:	690b      	ldr	r3, [r1, #16]
 8007ef6:	b973      	cbnz	r3, 8007f16 <_svfiprintf_r+0x36>
 8007ef8:	2140      	movs	r1, #64	@ 0x40
 8007efa:	f7fd fed9 	bl	8005cb0 <_malloc_r>
 8007efe:	6028      	str	r0, [r5, #0]
 8007f00:	6128      	str	r0, [r5, #16]
 8007f02:	b930      	cbnz	r0, 8007f12 <_svfiprintf_r+0x32>
 8007f04:	230c      	movs	r3, #12
 8007f06:	603b      	str	r3, [r7, #0]
 8007f08:	f04f 30ff 	mov.w	r0, #4294967295
 8007f0c:	b01d      	add	sp, #116	@ 0x74
 8007f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f12:	2340      	movs	r3, #64	@ 0x40
 8007f14:	616b      	str	r3, [r5, #20]
 8007f16:	2300      	movs	r3, #0
 8007f18:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f1a:	2320      	movs	r3, #32
 8007f1c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f20:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f24:	2330      	movs	r3, #48	@ 0x30
 8007f26:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80080c4 <_svfiprintf_r+0x1e4>
 8007f2a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f2e:	f04f 0901 	mov.w	r9, #1
 8007f32:	4623      	mov	r3, r4
 8007f34:	469a      	mov	sl, r3
 8007f36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f3a:	b10a      	cbz	r2, 8007f40 <_svfiprintf_r+0x60>
 8007f3c:	2a25      	cmp	r2, #37	@ 0x25
 8007f3e:	d1f9      	bne.n	8007f34 <_svfiprintf_r+0x54>
 8007f40:	ebba 0b04 	subs.w	fp, sl, r4
 8007f44:	d00b      	beq.n	8007f5e <_svfiprintf_r+0x7e>
 8007f46:	465b      	mov	r3, fp
 8007f48:	4622      	mov	r2, r4
 8007f4a:	4629      	mov	r1, r5
 8007f4c:	4638      	mov	r0, r7
 8007f4e:	f7ff ff6b 	bl	8007e28 <__ssputs_r>
 8007f52:	3001      	adds	r0, #1
 8007f54:	f000 80a7 	beq.w	80080a6 <_svfiprintf_r+0x1c6>
 8007f58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f5a:	445a      	add	r2, fp
 8007f5c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f5e:	f89a 3000 	ldrb.w	r3, [sl]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	f000 809f 	beq.w	80080a6 <_svfiprintf_r+0x1c6>
 8007f68:	2300      	movs	r3, #0
 8007f6a:	f04f 32ff 	mov.w	r2, #4294967295
 8007f6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f72:	f10a 0a01 	add.w	sl, sl, #1
 8007f76:	9304      	str	r3, [sp, #16]
 8007f78:	9307      	str	r3, [sp, #28]
 8007f7a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f7e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f80:	4654      	mov	r4, sl
 8007f82:	2205      	movs	r2, #5
 8007f84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f88:	484e      	ldr	r0, [pc, #312]	@ (80080c4 <_svfiprintf_r+0x1e4>)
 8007f8a:	f7f8 f941 	bl	8000210 <memchr>
 8007f8e:	9a04      	ldr	r2, [sp, #16]
 8007f90:	b9d8      	cbnz	r0, 8007fca <_svfiprintf_r+0xea>
 8007f92:	06d0      	lsls	r0, r2, #27
 8007f94:	bf44      	itt	mi
 8007f96:	2320      	movmi	r3, #32
 8007f98:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f9c:	0711      	lsls	r1, r2, #28
 8007f9e:	bf44      	itt	mi
 8007fa0:	232b      	movmi	r3, #43	@ 0x2b
 8007fa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fa6:	f89a 3000 	ldrb.w	r3, [sl]
 8007faa:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fac:	d015      	beq.n	8007fda <_svfiprintf_r+0xfa>
 8007fae:	9a07      	ldr	r2, [sp, #28]
 8007fb0:	4654      	mov	r4, sl
 8007fb2:	2000      	movs	r0, #0
 8007fb4:	f04f 0c0a 	mov.w	ip, #10
 8007fb8:	4621      	mov	r1, r4
 8007fba:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fbe:	3b30      	subs	r3, #48	@ 0x30
 8007fc0:	2b09      	cmp	r3, #9
 8007fc2:	d94b      	bls.n	800805c <_svfiprintf_r+0x17c>
 8007fc4:	b1b0      	cbz	r0, 8007ff4 <_svfiprintf_r+0x114>
 8007fc6:	9207      	str	r2, [sp, #28]
 8007fc8:	e014      	b.n	8007ff4 <_svfiprintf_r+0x114>
 8007fca:	eba0 0308 	sub.w	r3, r0, r8
 8007fce:	fa09 f303 	lsl.w	r3, r9, r3
 8007fd2:	4313      	orrs	r3, r2
 8007fd4:	9304      	str	r3, [sp, #16]
 8007fd6:	46a2      	mov	sl, r4
 8007fd8:	e7d2      	b.n	8007f80 <_svfiprintf_r+0xa0>
 8007fda:	9b03      	ldr	r3, [sp, #12]
 8007fdc:	1d19      	adds	r1, r3, #4
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	9103      	str	r1, [sp, #12]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	bfbb      	ittet	lt
 8007fe6:	425b      	neglt	r3, r3
 8007fe8:	f042 0202 	orrlt.w	r2, r2, #2
 8007fec:	9307      	strge	r3, [sp, #28]
 8007fee:	9307      	strlt	r3, [sp, #28]
 8007ff0:	bfb8      	it	lt
 8007ff2:	9204      	strlt	r2, [sp, #16]
 8007ff4:	7823      	ldrb	r3, [r4, #0]
 8007ff6:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ff8:	d10a      	bne.n	8008010 <_svfiprintf_r+0x130>
 8007ffa:	7863      	ldrb	r3, [r4, #1]
 8007ffc:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ffe:	d132      	bne.n	8008066 <_svfiprintf_r+0x186>
 8008000:	9b03      	ldr	r3, [sp, #12]
 8008002:	1d1a      	adds	r2, r3, #4
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	9203      	str	r2, [sp, #12]
 8008008:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800800c:	3402      	adds	r4, #2
 800800e:	9305      	str	r3, [sp, #20]
 8008010:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80080d4 <_svfiprintf_r+0x1f4>
 8008014:	7821      	ldrb	r1, [r4, #0]
 8008016:	2203      	movs	r2, #3
 8008018:	4650      	mov	r0, sl
 800801a:	f7f8 f8f9 	bl	8000210 <memchr>
 800801e:	b138      	cbz	r0, 8008030 <_svfiprintf_r+0x150>
 8008020:	9b04      	ldr	r3, [sp, #16]
 8008022:	eba0 000a 	sub.w	r0, r0, sl
 8008026:	2240      	movs	r2, #64	@ 0x40
 8008028:	4082      	lsls	r2, r0
 800802a:	4313      	orrs	r3, r2
 800802c:	3401      	adds	r4, #1
 800802e:	9304      	str	r3, [sp, #16]
 8008030:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008034:	4824      	ldr	r0, [pc, #144]	@ (80080c8 <_svfiprintf_r+0x1e8>)
 8008036:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800803a:	2206      	movs	r2, #6
 800803c:	f7f8 f8e8 	bl	8000210 <memchr>
 8008040:	2800      	cmp	r0, #0
 8008042:	d036      	beq.n	80080b2 <_svfiprintf_r+0x1d2>
 8008044:	4b21      	ldr	r3, [pc, #132]	@ (80080cc <_svfiprintf_r+0x1ec>)
 8008046:	bb1b      	cbnz	r3, 8008090 <_svfiprintf_r+0x1b0>
 8008048:	9b03      	ldr	r3, [sp, #12]
 800804a:	3307      	adds	r3, #7
 800804c:	f023 0307 	bic.w	r3, r3, #7
 8008050:	3308      	adds	r3, #8
 8008052:	9303      	str	r3, [sp, #12]
 8008054:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008056:	4433      	add	r3, r6
 8008058:	9309      	str	r3, [sp, #36]	@ 0x24
 800805a:	e76a      	b.n	8007f32 <_svfiprintf_r+0x52>
 800805c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008060:	460c      	mov	r4, r1
 8008062:	2001      	movs	r0, #1
 8008064:	e7a8      	b.n	8007fb8 <_svfiprintf_r+0xd8>
 8008066:	2300      	movs	r3, #0
 8008068:	3401      	adds	r4, #1
 800806a:	9305      	str	r3, [sp, #20]
 800806c:	4619      	mov	r1, r3
 800806e:	f04f 0c0a 	mov.w	ip, #10
 8008072:	4620      	mov	r0, r4
 8008074:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008078:	3a30      	subs	r2, #48	@ 0x30
 800807a:	2a09      	cmp	r2, #9
 800807c:	d903      	bls.n	8008086 <_svfiprintf_r+0x1a6>
 800807e:	2b00      	cmp	r3, #0
 8008080:	d0c6      	beq.n	8008010 <_svfiprintf_r+0x130>
 8008082:	9105      	str	r1, [sp, #20]
 8008084:	e7c4      	b.n	8008010 <_svfiprintf_r+0x130>
 8008086:	fb0c 2101 	mla	r1, ip, r1, r2
 800808a:	4604      	mov	r4, r0
 800808c:	2301      	movs	r3, #1
 800808e:	e7f0      	b.n	8008072 <_svfiprintf_r+0x192>
 8008090:	ab03      	add	r3, sp, #12
 8008092:	9300      	str	r3, [sp, #0]
 8008094:	462a      	mov	r2, r5
 8008096:	4b0e      	ldr	r3, [pc, #56]	@ (80080d0 <_svfiprintf_r+0x1f0>)
 8008098:	a904      	add	r1, sp, #16
 800809a:	4638      	mov	r0, r7
 800809c:	f7fd ff34 	bl	8005f08 <_printf_float>
 80080a0:	1c42      	adds	r2, r0, #1
 80080a2:	4606      	mov	r6, r0
 80080a4:	d1d6      	bne.n	8008054 <_svfiprintf_r+0x174>
 80080a6:	89ab      	ldrh	r3, [r5, #12]
 80080a8:	065b      	lsls	r3, r3, #25
 80080aa:	f53f af2d 	bmi.w	8007f08 <_svfiprintf_r+0x28>
 80080ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80080b0:	e72c      	b.n	8007f0c <_svfiprintf_r+0x2c>
 80080b2:	ab03      	add	r3, sp, #12
 80080b4:	9300      	str	r3, [sp, #0]
 80080b6:	462a      	mov	r2, r5
 80080b8:	4b05      	ldr	r3, [pc, #20]	@ (80080d0 <_svfiprintf_r+0x1f0>)
 80080ba:	a904      	add	r1, sp, #16
 80080bc:	4638      	mov	r0, r7
 80080be:	f7fe f9bb 	bl	8006438 <_printf_i>
 80080c2:	e7ed      	b.n	80080a0 <_svfiprintf_r+0x1c0>
 80080c4:	08009170 	.word	0x08009170
 80080c8:	0800917a 	.word	0x0800917a
 80080cc:	08005f09 	.word	0x08005f09
 80080d0:	08007e29 	.word	0x08007e29
 80080d4:	08009176 	.word	0x08009176

080080d8 <__sflush_r>:
 80080d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080e0:	0716      	lsls	r6, r2, #28
 80080e2:	4605      	mov	r5, r0
 80080e4:	460c      	mov	r4, r1
 80080e6:	d454      	bmi.n	8008192 <__sflush_r+0xba>
 80080e8:	684b      	ldr	r3, [r1, #4]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	dc02      	bgt.n	80080f4 <__sflush_r+0x1c>
 80080ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	dd48      	ble.n	8008186 <__sflush_r+0xae>
 80080f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80080f6:	2e00      	cmp	r6, #0
 80080f8:	d045      	beq.n	8008186 <__sflush_r+0xae>
 80080fa:	2300      	movs	r3, #0
 80080fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008100:	682f      	ldr	r7, [r5, #0]
 8008102:	6a21      	ldr	r1, [r4, #32]
 8008104:	602b      	str	r3, [r5, #0]
 8008106:	d030      	beq.n	800816a <__sflush_r+0x92>
 8008108:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800810a:	89a3      	ldrh	r3, [r4, #12]
 800810c:	0759      	lsls	r1, r3, #29
 800810e:	d505      	bpl.n	800811c <__sflush_r+0x44>
 8008110:	6863      	ldr	r3, [r4, #4]
 8008112:	1ad2      	subs	r2, r2, r3
 8008114:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008116:	b10b      	cbz	r3, 800811c <__sflush_r+0x44>
 8008118:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800811a:	1ad2      	subs	r2, r2, r3
 800811c:	2300      	movs	r3, #0
 800811e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008120:	6a21      	ldr	r1, [r4, #32]
 8008122:	4628      	mov	r0, r5
 8008124:	47b0      	blx	r6
 8008126:	1c43      	adds	r3, r0, #1
 8008128:	89a3      	ldrh	r3, [r4, #12]
 800812a:	d106      	bne.n	800813a <__sflush_r+0x62>
 800812c:	6829      	ldr	r1, [r5, #0]
 800812e:	291d      	cmp	r1, #29
 8008130:	d82b      	bhi.n	800818a <__sflush_r+0xb2>
 8008132:	4a2a      	ldr	r2, [pc, #168]	@ (80081dc <__sflush_r+0x104>)
 8008134:	410a      	asrs	r2, r1
 8008136:	07d6      	lsls	r6, r2, #31
 8008138:	d427      	bmi.n	800818a <__sflush_r+0xb2>
 800813a:	2200      	movs	r2, #0
 800813c:	6062      	str	r2, [r4, #4]
 800813e:	04d9      	lsls	r1, r3, #19
 8008140:	6922      	ldr	r2, [r4, #16]
 8008142:	6022      	str	r2, [r4, #0]
 8008144:	d504      	bpl.n	8008150 <__sflush_r+0x78>
 8008146:	1c42      	adds	r2, r0, #1
 8008148:	d101      	bne.n	800814e <__sflush_r+0x76>
 800814a:	682b      	ldr	r3, [r5, #0]
 800814c:	b903      	cbnz	r3, 8008150 <__sflush_r+0x78>
 800814e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008150:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008152:	602f      	str	r7, [r5, #0]
 8008154:	b1b9      	cbz	r1, 8008186 <__sflush_r+0xae>
 8008156:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800815a:	4299      	cmp	r1, r3
 800815c:	d002      	beq.n	8008164 <__sflush_r+0x8c>
 800815e:	4628      	mov	r0, r5
 8008160:	f7ff fa96 	bl	8007690 <_free_r>
 8008164:	2300      	movs	r3, #0
 8008166:	6363      	str	r3, [r4, #52]	@ 0x34
 8008168:	e00d      	b.n	8008186 <__sflush_r+0xae>
 800816a:	2301      	movs	r3, #1
 800816c:	4628      	mov	r0, r5
 800816e:	47b0      	blx	r6
 8008170:	4602      	mov	r2, r0
 8008172:	1c50      	adds	r0, r2, #1
 8008174:	d1c9      	bne.n	800810a <__sflush_r+0x32>
 8008176:	682b      	ldr	r3, [r5, #0]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d0c6      	beq.n	800810a <__sflush_r+0x32>
 800817c:	2b1d      	cmp	r3, #29
 800817e:	d001      	beq.n	8008184 <__sflush_r+0xac>
 8008180:	2b16      	cmp	r3, #22
 8008182:	d11e      	bne.n	80081c2 <__sflush_r+0xea>
 8008184:	602f      	str	r7, [r5, #0]
 8008186:	2000      	movs	r0, #0
 8008188:	e022      	b.n	80081d0 <__sflush_r+0xf8>
 800818a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800818e:	b21b      	sxth	r3, r3
 8008190:	e01b      	b.n	80081ca <__sflush_r+0xf2>
 8008192:	690f      	ldr	r7, [r1, #16]
 8008194:	2f00      	cmp	r7, #0
 8008196:	d0f6      	beq.n	8008186 <__sflush_r+0xae>
 8008198:	0793      	lsls	r3, r2, #30
 800819a:	680e      	ldr	r6, [r1, #0]
 800819c:	bf08      	it	eq
 800819e:	694b      	ldreq	r3, [r1, #20]
 80081a0:	600f      	str	r7, [r1, #0]
 80081a2:	bf18      	it	ne
 80081a4:	2300      	movne	r3, #0
 80081a6:	eba6 0807 	sub.w	r8, r6, r7
 80081aa:	608b      	str	r3, [r1, #8]
 80081ac:	f1b8 0f00 	cmp.w	r8, #0
 80081b0:	dde9      	ble.n	8008186 <__sflush_r+0xae>
 80081b2:	6a21      	ldr	r1, [r4, #32]
 80081b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80081b6:	4643      	mov	r3, r8
 80081b8:	463a      	mov	r2, r7
 80081ba:	4628      	mov	r0, r5
 80081bc:	47b0      	blx	r6
 80081be:	2800      	cmp	r0, #0
 80081c0:	dc08      	bgt.n	80081d4 <__sflush_r+0xfc>
 80081c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081ca:	81a3      	strh	r3, [r4, #12]
 80081cc:	f04f 30ff 	mov.w	r0, #4294967295
 80081d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081d4:	4407      	add	r7, r0
 80081d6:	eba8 0800 	sub.w	r8, r8, r0
 80081da:	e7e7      	b.n	80081ac <__sflush_r+0xd4>
 80081dc:	dfbffffe 	.word	0xdfbffffe

080081e0 <_fflush_r>:
 80081e0:	b538      	push	{r3, r4, r5, lr}
 80081e2:	690b      	ldr	r3, [r1, #16]
 80081e4:	4605      	mov	r5, r0
 80081e6:	460c      	mov	r4, r1
 80081e8:	b913      	cbnz	r3, 80081f0 <_fflush_r+0x10>
 80081ea:	2500      	movs	r5, #0
 80081ec:	4628      	mov	r0, r5
 80081ee:	bd38      	pop	{r3, r4, r5, pc}
 80081f0:	b118      	cbz	r0, 80081fa <_fflush_r+0x1a>
 80081f2:	6a03      	ldr	r3, [r0, #32]
 80081f4:	b90b      	cbnz	r3, 80081fa <_fflush_r+0x1a>
 80081f6:	f7fe facb 	bl	8006790 <__sinit>
 80081fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d0f3      	beq.n	80081ea <_fflush_r+0xa>
 8008202:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008204:	07d0      	lsls	r0, r2, #31
 8008206:	d404      	bmi.n	8008212 <_fflush_r+0x32>
 8008208:	0599      	lsls	r1, r3, #22
 800820a:	d402      	bmi.n	8008212 <_fflush_r+0x32>
 800820c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800820e:	f7fe fbe0 	bl	80069d2 <__retarget_lock_acquire_recursive>
 8008212:	4628      	mov	r0, r5
 8008214:	4621      	mov	r1, r4
 8008216:	f7ff ff5f 	bl	80080d8 <__sflush_r>
 800821a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800821c:	07da      	lsls	r2, r3, #31
 800821e:	4605      	mov	r5, r0
 8008220:	d4e4      	bmi.n	80081ec <_fflush_r+0xc>
 8008222:	89a3      	ldrh	r3, [r4, #12]
 8008224:	059b      	lsls	r3, r3, #22
 8008226:	d4e1      	bmi.n	80081ec <_fflush_r+0xc>
 8008228:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800822a:	f7fe fbd3 	bl	80069d4 <__retarget_lock_release_recursive>
 800822e:	e7dd      	b.n	80081ec <_fflush_r+0xc>

08008230 <memmove>:
 8008230:	4288      	cmp	r0, r1
 8008232:	b510      	push	{r4, lr}
 8008234:	eb01 0402 	add.w	r4, r1, r2
 8008238:	d902      	bls.n	8008240 <memmove+0x10>
 800823a:	4284      	cmp	r4, r0
 800823c:	4623      	mov	r3, r4
 800823e:	d807      	bhi.n	8008250 <memmove+0x20>
 8008240:	1e43      	subs	r3, r0, #1
 8008242:	42a1      	cmp	r1, r4
 8008244:	d008      	beq.n	8008258 <memmove+0x28>
 8008246:	f811 2b01 	ldrb.w	r2, [r1], #1
 800824a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800824e:	e7f8      	b.n	8008242 <memmove+0x12>
 8008250:	4402      	add	r2, r0
 8008252:	4601      	mov	r1, r0
 8008254:	428a      	cmp	r2, r1
 8008256:	d100      	bne.n	800825a <memmove+0x2a>
 8008258:	bd10      	pop	{r4, pc}
 800825a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800825e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008262:	e7f7      	b.n	8008254 <memmove+0x24>

08008264 <__assert_func>:
 8008264:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008266:	4614      	mov	r4, r2
 8008268:	461a      	mov	r2, r3
 800826a:	4b09      	ldr	r3, [pc, #36]	@ (8008290 <__assert_func+0x2c>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4605      	mov	r5, r0
 8008270:	68d8      	ldr	r0, [r3, #12]
 8008272:	b954      	cbnz	r4, 800828a <__assert_func+0x26>
 8008274:	4b07      	ldr	r3, [pc, #28]	@ (8008294 <__assert_func+0x30>)
 8008276:	461c      	mov	r4, r3
 8008278:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800827c:	9100      	str	r1, [sp, #0]
 800827e:	462b      	mov	r3, r5
 8008280:	4905      	ldr	r1, [pc, #20]	@ (8008298 <__assert_func+0x34>)
 8008282:	f000 f86f 	bl	8008364 <fiprintf>
 8008286:	f000 f87f 	bl	8008388 <abort>
 800828a:	4b04      	ldr	r3, [pc, #16]	@ (800829c <__assert_func+0x38>)
 800828c:	e7f4      	b.n	8008278 <__assert_func+0x14>
 800828e:	bf00      	nop
 8008290:	20000024 	.word	0x20000024
 8008294:	080091c6 	.word	0x080091c6
 8008298:	08009198 	.word	0x08009198
 800829c:	0800918b 	.word	0x0800918b

080082a0 <_calloc_r>:
 80082a0:	b570      	push	{r4, r5, r6, lr}
 80082a2:	fba1 5402 	umull	r5, r4, r1, r2
 80082a6:	b93c      	cbnz	r4, 80082b8 <_calloc_r+0x18>
 80082a8:	4629      	mov	r1, r5
 80082aa:	f7fd fd01 	bl	8005cb0 <_malloc_r>
 80082ae:	4606      	mov	r6, r0
 80082b0:	b928      	cbnz	r0, 80082be <_calloc_r+0x1e>
 80082b2:	2600      	movs	r6, #0
 80082b4:	4630      	mov	r0, r6
 80082b6:	bd70      	pop	{r4, r5, r6, pc}
 80082b8:	220c      	movs	r2, #12
 80082ba:	6002      	str	r2, [r0, #0]
 80082bc:	e7f9      	b.n	80082b2 <_calloc_r+0x12>
 80082be:	462a      	mov	r2, r5
 80082c0:	4621      	mov	r1, r4
 80082c2:	f7fe fafe 	bl	80068c2 <memset>
 80082c6:	e7f5      	b.n	80082b4 <_calloc_r+0x14>

080082c8 <__ascii_mbtowc>:
 80082c8:	b082      	sub	sp, #8
 80082ca:	b901      	cbnz	r1, 80082ce <__ascii_mbtowc+0x6>
 80082cc:	a901      	add	r1, sp, #4
 80082ce:	b142      	cbz	r2, 80082e2 <__ascii_mbtowc+0x1a>
 80082d0:	b14b      	cbz	r3, 80082e6 <__ascii_mbtowc+0x1e>
 80082d2:	7813      	ldrb	r3, [r2, #0]
 80082d4:	600b      	str	r3, [r1, #0]
 80082d6:	7812      	ldrb	r2, [r2, #0]
 80082d8:	1e10      	subs	r0, r2, #0
 80082da:	bf18      	it	ne
 80082dc:	2001      	movne	r0, #1
 80082de:	b002      	add	sp, #8
 80082e0:	4770      	bx	lr
 80082e2:	4610      	mov	r0, r2
 80082e4:	e7fb      	b.n	80082de <__ascii_mbtowc+0x16>
 80082e6:	f06f 0001 	mvn.w	r0, #1
 80082ea:	e7f8      	b.n	80082de <__ascii_mbtowc+0x16>

080082ec <_realloc_r>:
 80082ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082f0:	4680      	mov	r8, r0
 80082f2:	4615      	mov	r5, r2
 80082f4:	460c      	mov	r4, r1
 80082f6:	b921      	cbnz	r1, 8008302 <_realloc_r+0x16>
 80082f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80082fc:	4611      	mov	r1, r2
 80082fe:	f7fd bcd7 	b.w	8005cb0 <_malloc_r>
 8008302:	b92a      	cbnz	r2, 8008310 <_realloc_r+0x24>
 8008304:	f7ff f9c4 	bl	8007690 <_free_r>
 8008308:	2400      	movs	r4, #0
 800830a:	4620      	mov	r0, r4
 800830c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008310:	f000 f841 	bl	8008396 <_malloc_usable_size_r>
 8008314:	4285      	cmp	r5, r0
 8008316:	4606      	mov	r6, r0
 8008318:	d802      	bhi.n	8008320 <_realloc_r+0x34>
 800831a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800831e:	d8f4      	bhi.n	800830a <_realloc_r+0x1e>
 8008320:	4629      	mov	r1, r5
 8008322:	4640      	mov	r0, r8
 8008324:	f7fd fcc4 	bl	8005cb0 <_malloc_r>
 8008328:	4607      	mov	r7, r0
 800832a:	2800      	cmp	r0, #0
 800832c:	d0ec      	beq.n	8008308 <_realloc_r+0x1c>
 800832e:	42b5      	cmp	r5, r6
 8008330:	462a      	mov	r2, r5
 8008332:	4621      	mov	r1, r4
 8008334:	bf28      	it	cs
 8008336:	4632      	movcs	r2, r6
 8008338:	f7fe fb4d 	bl	80069d6 <memcpy>
 800833c:	4621      	mov	r1, r4
 800833e:	4640      	mov	r0, r8
 8008340:	f7ff f9a6 	bl	8007690 <_free_r>
 8008344:	463c      	mov	r4, r7
 8008346:	e7e0      	b.n	800830a <_realloc_r+0x1e>

08008348 <__ascii_wctomb>:
 8008348:	4603      	mov	r3, r0
 800834a:	4608      	mov	r0, r1
 800834c:	b141      	cbz	r1, 8008360 <__ascii_wctomb+0x18>
 800834e:	2aff      	cmp	r2, #255	@ 0xff
 8008350:	d904      	bls.n	800835c <__ascii_wctomb+0x14>
 8008352:	228a      	movs	r2, #138	@ 0x8a
 8008354:	601a      	str	r2, [r3, #0]
 8008356:	f04f 30ff 	mov.w	r0, #4294967295
 800835a:	4770      	bx	lr
 800835c:	700a      	strb	r2, [r1, #0]
 800835e:	2001      	movs	r0, #1
 8008360:	4770      	bx	lr
	...

08008364 <fiprintf>:
 8008364:	b40e      	push	{r1, r2, r3}
 8008366:	b503      	push	{r0, r1, lr}
 8008368:	4601      	mov	r1, r0
 800836a:	ab03      	add	r3, sp, #12
 800836c:	4805      	ldr	r0, [pc, #20]	@ (8008384 <fiprintf+0x20>)
 800836e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008372:	6800      	ldr	r0, [r0, #0]
 8008374:	9301      	str	r3, [sp, #4]
 8008376:	f000 f83f 	bl	80083f8 <_vfiprintf_r>
 800837a:	b002      	add	sp, #8
 800837c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008380:	b003      	add	sp, #12
 8008382:	4770      	bx	lr
 8008384:	20000024 	.word	0x20000024

08008388 <abort>:
 8008388:	b508      	push	{r3, lr}
 800838a:	2006      	movs	r0, #6
 800838c:	f000 fa08 	bl	80087a0 <raise>
 8008390:	2001      	movs	r0, #1
 8008392:	f000 faf3 	bl	800897c <_exit>

08008396 <_malloc_usable_size_r>:
 8008396:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800839a:	1f18      	subs	r0, r3, #4
 800839c:	2b00      	cmp	r3, #0
 800839e:	bfbc      	itt	lt
 80083a0:	580b      	ldrlt	r3, [r1, r0]
 80083a2:	18c0      	addlt	r0, r0, r3
 80083a4:	4770      	bx	lr

080083a6 <__sfputc_r>:
 80083a6:	6893      	ldr	r3, [r2, #8]
 80083a8:	3b01      	subs	r3, #1
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	b410      	push	{r4}
 80083ae:	6093      	str	r3, [r2, #8]
 80083b0:	da08      	bge.n	80083c4 <__sfputc_r+0x1e>
 80083b2:	6994      	ldr	r4, [r2, #24]
 80083b4:	42a3      	cmp	r3, r4
 80083b6:	db01      	blt.n	80083bc <__sfputc_r+0x16>
 80083b8:	290a      	cmp	r1, #10
 80083ba:	d103      	bne.n	80083c4 <__sfputc_r+0x1e>
 80083bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083c0:	f000 b932 	b.w	8008628 <__swbuf_r>
 80083c4:	6813      	ldr	r3, [r2, #0]
 80083c6:	1c58      	adds	r0, r3, #1
 80083c8:	6010      	str	r0, [r2, #0]
 80083ca:	7019      	strb	r1, [r3, #0]
 80083cc:	4608      	mov	r0, r1
 80083ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083d2:	4770      	bx	lr

080083d4 <__sfputs_r>:
 80083d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083d6:	4606      	mov	r6, r0
 80083d8:	460f      	mov	r7, r1
 80083da:	4614      	mov	r4, r2
 80083dc:	18d5      	adds	r5, r2, r3
 80083de:	42ac      	cmp	r4, r5
 80083e0:	d101      	bne.n	80083e6 <__sfputs_r+0x12>
 80083e2:	2000      	movs	r0, #0
 80083e4:	e007      	b.n	80083f6 <__sfputs_r+0x22>
 80083e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083ea:	463a      	mov	r2, r7
 80083ec:	4630      	mov	r0, r6
 80083ee:	f7ff ffda 	bl	80083a6 <__sfputc_r>
 80083f2:	1c43      	adds	r3, r0, #1
 80083f4:	d1f3      	bne.n	80083de <__sfputs_r+0xa>
 80083f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080083f8 <_vfiprintf_r>:
 80083f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083fc:	460d      	mov	r5, r1
 80083fe:	b09d      	sub	sp, #116	@ 0x74
 8008400:	4614      	mov	r4, r2
 8008402:	4698      	mov	r8, r3
 8008404:	4606      	mov	r6, r0
 8008406:	b118      	cbz	r0, 8008410 <_vfiprintf_r+0x18>
 8008408:	6a03      	ldr	r3, [r0, #32]
 800840a:	b90b      	cbnz	r3, 8008410 <_vfiprintf_r+0x18>
 800840c:	f7fe f9c0 	bl	8006790 <__sinit>
 8008410:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008412:	07d9      	lsls	r1, r3, #31
 8008414:	d405      	bmi.n	8008422 <_vfiprintf_r+0x2a>
 8008416:	89ab      	ldrh	r3, [r5, #12]
 8008418:	059a      	lsls	r2, r3, #22
 800841a:	d402      	bmi.n	8008422 <_vfiprintf_r+0x2a>
 800841c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800841e:	f7fe fad8 	bl	80069d2 <__retarget_lock_acquire_recursive>
 8008422:	89ab      	ldrh	r3, [r5, #12]
 8008424:	071b      	lsls	r3, r3, #28
 8008426:	d501      	bpl.n	800842c <_vfiprintf_r+0x34>
 8008428:	692b      	ldr	r3, [r5, #16]
 800842a:	b99b      	cbnz	r3, 8008454 <_vfiprintf_r+0x5c>
 800842c:	4629      	mov	r1, r5
 800842e:	4630      	mov	r0, r6
 8008430:	f000 f938 	bl	80086a4 <__swsetup_r>
 8008434:	b170      	cbz	r0, 8008454 <_vfiprintf_r+0x5c>
 8008436:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008438:	07dc      	lsls	r4, r3, #31
 800843a:	d504      	bpl.n	8008446 <_vfiprintf_r+0x4e>
 800843c:	f04f 30ff 	mov.w	r0, #4294967295
 8008440:	b01d      	add	sp, #116	@ 0x74
 8008442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008446:	89ab      	ldrh	r3, [r5, #12]
 8008448:	0598      	lsls	r0, r3, #22
 800844a:	d4f7      	bmi.n	800843c <_vfiprintf_r+0x44>
 800844c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800844e:	f7fe fac1 	bl	80069d4 <__retarget_lock_release_recursive>
 8008452:	e7f3      	b.n	800843c <_vfiprintf_r+0x44>
 8008454:	2300      	movs	r3, #0
 8008456:	9309      	str	r3, [sp, #36]	@ 0x24
 8008458:	2320      	movs	r3, #32
 800845a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800845e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008462:	2330      	movs	r3, #48	@ 0x30
 8008464:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008614 <_vfiprintf_r+0x21c>
 8008468:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800846c:	f04f 0901 	mov.w	r9, #1
 8008470:	4623      	mov	r3, r4
 8008472:	469a      	mov	sl, r3
 8008474:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008478:	b10a      	cbz	r2, 800847e <_vfiprintf_r+0x86>
 800847a:	2a25      	cmp	r2, #37	@ 0x25
 800847c:	d1f9      	bne.n	8008472 <_vfiprintf_r+0x7a>
 800847e:	ebba 0b04 	subs.w	fp, sl, r4
 8008482:	d00b      	beq.n	800849c <_vfiprintf_r+0xa4>
 8008484:	465b      	mov	r3, fp
 8008486:	4622      	mov	r2, r4
 8008488:	4629      	mov	r1, r5
 800848a:	4630      	mov	r0, r6
 800848c:	f7ff ffa2 	bl	80083d4 <__sfputs_r>
 8008490:	3001      	adds	r0, #1
 8008492:	f000 80a7 	beq.w	80085e4 <_vfiprintf_r+0x1ec>
 8008496:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008498:	445a      	add	r2, fp
 800849a:	9209      	str	r2, [sp, #36]	@ 0x24
 800849c:	f89a 3000 	ldrb.w	r3, [sl]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	f000 809f 	beq.w	80085e4 <_vfiprintf_r+0x1ec>
 80084a6:	2300      	movs	r3, #0
 80084a8:	f04f 32ff 	mov.w	r2, #4294967295
 80084ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084b0:	f10a 0a01 	add.w	sl, sl, #1
 80084b4:	9304      	str	r3, [sp, #16]
 80084b6:	9307      	str	r3, [sp, #28]
 80084b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80084bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80084be:	4654      	mov	r4, sl
 80084c0:	2205      	movs	r2, #5
 80084c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084c6:	4853      	ldr	r0, [pc, #332]	@ (8008614 <_vfiprintf_r+0x21c>)
 80084c8:	f7f7 fea2 	bl	8000210 <memchr>
 80084cc:	9a04      	ldr	r2, [sp, #16]
 80084ce:	b9d8      	cbnz	r0, 8008508 <_vfiprintf_r+0x110>
 80084d0:	06d1      	lsls	r1, r2, #27
 80084d2:	bf44      	itt	mi
 80084d4:	2320      	movmi	r3, #32
 80084d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80084da:	0713      	lsls	r3, r2, #28
 80084dc:	bf44      	itt	mi
 80084de:	232b      	movmi	r3, #43	@ 0x2b
 80084e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80084e4:	f89a 3000 	ldrb.w	r3, [sl]
 80084e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80084ea:	d015      	beq.n	8008518 <_vfiprintf_r+0x120>
 80084ec:	9a07      	ldr	r2, [sp, #28]
 80084ee:	4654      	mov	r4, sl
 80084f0:	2000      	movs	r0, #0
 80084f2:	f04f 0c0a 	mov.w	ip, #10
 80084f6:	4621      	mov	r1, r4
 80084f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084fc:	3b30      	subs	r3, #48	@ 0x30
 80084fe:	2b09      	cmp	r3, #9
 8008500:	d94b      	bls.n	800859a <_vfiprintf_r+0x1a2>
 8008502:	b1b0      	cbz	r0, 8008532 <_vfiprintf_r+0x13a>
 8008504:	9207      	str	r2, [sp, #28]
 8008506:	e014      	b.n	8008532 <_vfiprintf_r+0x13a>
 8008508:	eba0 0308 	sub.w	r3, r0, r8
 800850c:	fa09 f303 	lsl.w	r3, r9, r3
 8008510:	4313      	orrs	r3, r2
 8008512:	9304      	str	r3, [sp, #16]
 8008514:	46a2      	mov	sl, r4
 8008516:	e7d2      	b.n	80084be <_vfiprintf_r+0xc6>
 8008518:	9b03      	ldr	r3, [sp, #12]
 800851a:	1d19      	adds	r1, r3, #4
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	9103      	str	r1, [sp, #12]
 8008520:	2b00      	cmp	r3, #0
 8008522:	bfbb      	ittet	lt
 8008524:	425b      	neglt	r3, r3
 8008526:	f042 0202 	orrlt.w	r2, r2, #2
 800852a:	9307      	strge	r3, [sp, #28]
 800852c:	9307      	strlt	r3, [sp, #28]
 800852e:	bfb8      	it	lt
 8008530:	9204      	strlt	r2, [sp, #16]
 8008532:	7823      	ldrb	r3, [r4, #0]
 8008534:	2b2e      	cmp	r3, #46	@ 0x2e
 8008536:	d10a      	bne.n	800854e <_vfiprintf_r+0x156>
 8008538:	7863      	ldrb	r3, [r4, #1]
 800853a:	2b2a      	cmp	r3, #42	@ 0x2a
 800853c:	d132      	bne.n	80085a4 <_vfiprintf_r+0x1ac>
 800853e:	9b03      	ldr	r3, [sp, #12]
 8008540:	1d1a      	adds	r2, r3, #4
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	9203      	str	r2, [sp, #12]
 8008546:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800854a:	3402      	adds	r4, #2
 800854c:	9305      	str	r3, [sp, #20]
 800854e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008624 <_vfiprintf_r+0x22c>
 8008552:	7821      	ldrb	r1, [r4, #0]
 8008554:	2203      	movs	r2, #3
 8008556:	4650      	mov	r0, sl
 8008558:	f7f7 fe5a 	bl	8000210 <memchr>
 800855c:	b138      	cbz	r0, 800856e <_vfiprintf_r+0x176>
 800855e:	9b04      	ldr	r3, [sp, #16]
 8008560:	eba0 000a 	sub.w	r0, r0, sl
 8008564:	2240      	movs	r2, #64	@ 0x40
 8008566:	4082      	lsls	r2, r0
 8008568:	4313      	orrs	r3, r2
 800856a:	3401      	adds	r4, #1
 800856c:	9304      	str	r3, [sp, #16]
 800856e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008572:	4829      	ldr	r0, [pc, #164]	@ (8008618 <_vfiprintf_r+0x220>)
 8008574:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008578:	2206      	movs	r2, #6
 800857a:	f7f7 fe49 	bl	8000210 <memchr>
 800857e:	2800      	cmp	r0, #0
 8008580:	d03f      	beq.n	8008602 <_vfiprintf_r+0x20a>
 8008582:	4b26      	ldr	r3, [pc, #152]	@ (800861c <_vfiprintf_r+0x224>)
 8008584:	bb1b      	cbnz	r3, 80085ce <_vfiprintf_r+0x1d6>
 8008586:	9b03      	ldr	r3, [sp, #12]
 8008588:	3307      	adds	r3, #7
 800858a:	f023 0307 	bic.w	r3, r3, #7
 800858e:	3308      	adds	r3, #8
 8008590:	9303      	str	r3, [sp, #12]
 8008592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008594:	443b      	add	r3, r7
 8008596:	9309      	str	r3, [sp, #36]	@ 0x24
 8008598:	e76a      	b.n	8008470 <_vfiprintf_r+0x78>
 800859a:	fb0c 3202 	mla	r2, ip, r2, r3
 800859e:	460c      	mov	r4, r1
 80085a0:	2001      	movs	r0, #1
 80085a2:	e7a8      	b.n	80084f6 <_vfiprintf_r+0xfe>
 80085a4:	2300      	movs	r3, #0
 80085a6:	3401      	adds	r4, #1
 80085a8:	9305      	str	r3, [sp, #20]
 80085aa:	4619      	mov	r1, r3
 80085ac:	f04f 0c0a 	mov.w	ip, #10
 80085b0:	4620      	mov	r0, r4
 80085b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085b6:	3a30      	subs	r2, #48	@ 0x30
 80085b8:	2a09      	cmp	r2, #9
 80085ba:	d903      	bls.n	80085c4 <_vfiprintf_r+0x1cc>
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d0c6      	beq.n	800854e <_vfiprintf_r+0x156>
 80085c0:	9105      	str	r1, [sp, #20]
 80085c2:	e7c4      	b.n	800854e <_vfiprintf_r+0x156>
 80085c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80085c8:	4604      	mov	r4, r0
 80085ca:	2301      	movs	r3, #1
 80085cc:	e7f0      	b.n	80085b0 <_vfiprintf_r+0x1b8>
 80085ce:	ab03      	add	r3, sp, #12
 80085d0:	9300      	str	r3, [sp, #0]
 80085d2:	462a      	mov	r2, r5
 80085d4:	4b12      	ldr	r3, [pc, #72]	@ (8008620 <_vfiprintf_r+0x228>)
 80085d6:	a904      	add	r1, sp, #16
 80085d8:	4630      	mov	r0, r6
 80085da:	f7fd fc95 	bl	8005f08 <_printf_float>
 80085de:	4607      	mov	r7, r0
 80085e0:	1c78      	adds	r0, r7, #1
 80085e2:	d1d6      	bne.n	8008592 <_vfiprintf_r+0x19a>
 80085e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80085e6:	07d9      	lsls	r1, r3, #31
 80085e8:	d405      	bmi.n	80085f6 <_vfiprintf_r+0x1fe>
 80085ea:	89ab      	ldrh	r3, [r5, #12]
 80085ec:	059a      	lsls	r2, r3, #22
 80085ee:	d402      	bmi.n	80085f6 <_vfiprintf_r+0x1fe>
 80085f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80085f2:	f7fe f9ef 	bl	80069d4 <__retarget_lock_release_recursive>
 80085f6:	89ab      	ldrh	r3, [r5, #12]
 80085f8:	065b      	lsls	r3, r3, #25
 80085fa:	f53f af1f 	bmi.w	800843c <_vfiprintf_r+0x44>
 80085fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008600:	e71e      	b.n	8008440 <_vfiprintf_r+0x48>
 8008602:	ab03      	add	r3, sp, #12
 8008604:	9300      	str	r3, [sp, #0]
 8008606:	462a      	mov	r2, r5
 8008608:	4b05      	ldr	r3, [pc, #20]	@ (8008620 <_vfiprintf_r+0x228>)
 800860a:	a904      	add	r1, sp, #16
 800860c:	4630      	mov	r0, r6
 800860e:	f7fd ff13 	bl	8006438 <_printf_i>
 8008612:	e7e4      	b.n	80085de <_vfiprintf_r+0x1e6>
 8008614:	08009170 	.word	0x08009170
 8008618:	0800917a 	.word	0x0800917a
 800861c:	08005f09 	.word	0x08005f09
 8008620:	080083d5 	.word	0x080083d5
 8008624:	08009176 	.word	0x08009176

08008628 <__swbuf_r>:
 8008628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800862a:	460e      	mov	r6, r1
 800862c:	4614      	mov	r4, r2
 800862e:	4605      	mov	r5, r0
 8008630:	b118      	cbz	r0, 800863a <__swbuf_r+0x12>
 8008632:	6a03      	ldr	r3, [r0, #32]
 8008634:	b90b      	cbnz	r3, 800863a <__swbuf_r+0x12>
 8008636:	f7fe f8ab 	bl	8006790 <__sinit>
 800863a:	69a3      	ldr	r3, [r4, #24]
 800863c:	60a3      	str	r3, [r4, #8]
 800863e:	89a3      	ldrh	r3, [r4, #12]
 8008640:	071a      	lsls	r2, r3, #28
 8008642:	d501      	bpl.n	8008648 <__swbuf_r+0x20>
 8008644:	6923      	ldr	r3, [r4, #16]
 8008646:	b943      	cbnz	r3, 800865a <__swbuf_r+0x32>
 8008648:	4621      	mov	r1, r4
 800864a:	4628      	mov	r0, r5
 800864c:	f000 f82a 	bl	80086a4 <__swsetup_r>
 8008650:	b118      	cbz	r0, 800865a <__swbuf_r+0x32>
 8008652:	f04f 37ff 	mov.w	r7, #4294967295
 8008656:	4638      	mov	r0, r7
 8008658:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800865a:	6823      	ldr	r3, [r4, #0]
 800865c:	6922      	ldr	r2, [r4, #16]
 800865e:	1a98      	subs	r0, r3, r2
 8008660:	6963      	ldr	r3, [r4, #20]
 8008662:	b2f6      	uxtb	r6, r6
 8008664:	4283      	cmp	r3, r0
 8008666:	4637      	mov	r7, r6
 8008668:	dc05      	bgt.n	8008676 <__swbuf_r+0x4e>
 800866a:	4621      	mov	r1, r4
 800866c:	4628      	mov	r0, r5
 800866e:	f7ff fdb7 	bl	80081e0 <_fflush_r>
 8008672:	2800      	cmp	r0, #0
 8008674:	d1ed      	bne.n	8008652 <__swbuf_r+0x2a>
 8008676:	68a3      	ldr	r3, [r4, #8]
 8008678:	3b01      	subs	r3, #1
 800867a:	60a3      	str	r3, [r4, #8]
 800867c:	6823      	ldr	r3, [r4, #0]
 800867e:	1c5a      	adds	r2, r3, #1
 8008680:	6022      	str	r2, [r4, #0]
 8008682:	701e      	strb	r6, [r3, #0]
 8008684:	6962      	ldr	r2, [r4, #20]
 8008686:	1c43      	adds	r3, r0, #1
 8008688:	429a      	cmp	r2, r3
 800868a:	d004      	beq.n	8008696 <__swbuf_r+0x6e>
 800868c:	89a3      	ldrh	r3, [r4, #12]
 800868e:	07db      	lsls	r3, r3, #31
 8008690:	d5e1      	bpl.n	8008656 <__swbuf_r+0x2e>
 8008692:	2e0a      	cmp	r6, #10
 8008694:	d1df      	bne.n	8008656 <__swbuf_r+0x2e>
 8008696:	4621      	mov	r1, r4
 8008698:	4628      	mov	r0, r5
 800869a:	f7ff fda1 	bl	80081e0 <_fflush_r>
 800869e:	2800      	cmp	r0, #0
 80086a0:	d0d9      	beq.n	8008656 <__swbuf_r+0x2e>
 80086a2:	e7d6      	b.n	8008652 <__swbuf_r+0x2a>

080086a4 <__swsetup_r>:
 80086a4:	b538      	push	{r3, r4, r5, lr}
 80086a6:	4b29      	ldr	r3, [pc, #164]	@ (800874c <__swsetup_r+0xa8>)
 80086a8:	4605      	mov	r5, r0
 80086aa:	6818      	ldr	r0, [r3, #0]
 80086ac:	460c      	mov	r4, r1
 80086ae:	b118      	cbz	r0, 80086b8 <__swsetup_r+0x14>
 80086b0:	6a03      	ldr	r3, [r0, #32]
 80086b2:	b90b      	cbnz	r3, 80086b8 <__swsetup_r+0x14>
 80086b4:	f7fe f86c 	bl	8006790 <__sinit>
 80086b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086bc:	0719      	lsls	r1, r3, #28
 80086be:	d422      	bmi.n	8008706 <__swsetup_r+0x62>
 80086c0:	06da      	lsls	r2, r3, #27
 80086c2:	d407      	bmi.n	80086d4 <__swsetup_r+0x30>
 80086c4:	2209      	movs	r2, #9
 80086c6:	602a      	str	r2, [r5, #0]
 80086c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086cc:	81a3      	strh	r3, [r4, #12]
 80086ce:	f04f 30ff 	mov.w	r0, #4294967295
 80086d2:	e033      	b.n	800873c <__swsetup_r+0x98>
 80086d4:	0758      	lsls	r0, r3, #29
 80086d6:	d512      	bpl.n	80086fe <__swsetup_r+0x5a>
 80086d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80086da:	b141      	cbz	r1, 80086ee <__swsetup_r+0x4a>
 80086dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80086e0:	4299      	cmp	r1, r3
 80086e2:	d002      	beq.n	80086ea <__swsetup_r+0x46>
 80086e4:	4628      	mov	r0, r5
 80086e6:	f7fe ffd3 	bl	8007690 <_free_r>
 80086ea:	2300      	movs	r3, #0
 80086ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80086ee:	89a3      	ldrh	r3, [r4, #12]
 80086f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80086f4:	81a3      	strh	r3, [r4, #12]
 80086f6:	2300      	movs	r3, #0
 80086f8:	6063      	str	r3, [r4, #4]
 80086fa:	6923      	ldr	r3, [r4, #16]
 80086fc:	6023      	str	r3, [r4, #0]
 80086fe:	89a3      	ldrh	r3, [r4, #12]
 8008700:	f043 0308 	orr.w	r3, r3, #8
 8008704:	81a3      	strh	r3, [r4, #12]
 8008706:	6923      	ldr	r3, [r4, #16]
 8008708:	b94b      	cbnz	r3, 800871e <__swsetup_r+0x7a>
 800870a:	89a3      	ldrh	r3, [r4, #12]
 800870c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008710:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008714:	d003      	beq.n	800871e <__swsetup_r+0x7a>
 8008716:	4621      	mov	r1, r4
 8008718:	4628      	mov	r0, r5
 800871a:	f000 f883 	bl	8008824 <__smakebuf_r>
 800871e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008722:	f013 0201 	ands.w	r2, r3, #1
 8008726:	d00a      	beq.n	800873e <__swsetup_r+0x9a>
 8008728:	2200      	movs	r2, #0
 800872a:	60a2      	str	r2, [r4, #8]
 800872c:	6962      	ldr	r2, [r4, #20]
 800872e:	4252      	negs	r2, r2
 8008730:	61a2      	str	r2, [r4, #24]
 8008732:	6922      	ldr	r2, [r4, #16]
 8008734:	b942      	cbnz	r2, 8008748 <__swsetup_r+0xa4>
 8008736:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800873a:	d1c5      	bne.n	80086c8 <__swsetup_r+0x24>
 800873c:	bd38      	pop	{r3, r4, r5, pc}
 800873e:	0799      	lsls	r1, r3, #30
 8008740:	bf58      	it	pl
 8008742:	6962      	ldrpl	r2, [r4, #20]
 8008744:	60a2      	str	r2, [r4, #8]
 8008746:	e7f4      	b.n	8008732 <__swsetup_r+0x8e>
 8008748:	2000      	movs	r0, #0
 800874a:	e7f7      	b.n	800873c <__swsetup_r+0x98>
 800874c:	20000024 	.word	0x20000024

08008750 <_raise_r>:
 8008750:	291f      	cmp	r1, #31
 8008752:	b538      	push	{r3, r4, r5, lr}
 8008754:	4605      	mov	r5, r0
 8008756:	460c      	mov	r4, r1
 8008758:	d904      	bls.n	8008764 <_raise_r+0x14>
 800875a:	2316      	movs	r3, #22
 800875c:	6003      	str	r3, [r0, #0]
 800875e:	f04f 30ff 	mov.w	r0, #4294967295
 8008762:	bd38      	pop	{r3, r4, r5, pc}
 8008764:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008766:	b112      	cbz	r2, 800876e <_raise_r+0x1e>
 8008768:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800876c:	b94b      	cbnz	r3, 8008782 <_raise_r+0x32>
 800876e:	4628      	mov	r0, r5
 8008770:	f000 f830 	bl	80087d4 <_getpid_r>
 8008774:	4622      	mov	r2, r4
 8008776:	4601      	mov	r1, r0
 8008778:	4628      	mov	r0, r5
 800877a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800877e:	f000 b817 	b.w	80087b0 <_kill_r>
 8008782:	2b01      	cmp	r3, #1
 8008784:	d00a      	beq.n	800879c <_raise_r+0x4c>
 8008786:	1c59      	adds	r1, r3, #1
 8008788:	d103      	bne.n	8008792 <_raise_r+0x42>
 800878a:	2316      	movs	r3, #22
 800878c:	6003      	str	r3, [r0, #0]
 800878e:	2001      	movs	r0, #1
 8008790:	e7e7      	b.n	8008762 <_raise_r+0x12>
 8008792:	2100      	movs	r1, #0
 8008794:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008798:	4620      	mov	r0, r4
 800879a:	4798      	blx	r3
 800879c:	2000      	movs	r0, #0
 800879e:	e7e0      	b.n	8008762 <_raise_r+0x12>

080087a0 <raise>:
 80087a0:	4b02      	ldr	r3, [pc, #8]	@ (80087ac <raise+0xc>)
 80087a2:	4601      	mov	r1, r0
 80087a4:	6818      	ldr	r0, [r3, #0]
 80087a6:	f7ff bfd3 	b.w	8008750 <_raise_r>
 80087aa:	bf00      	nop
 80087ac:	20000024 	.word	0x20000024

080087b0 <_kill_r>:
 80087b0:	b538      	push	{r3, r4, r5, lr}
 80087b2:	4d07      	ldr	r5, [pc, #28]	@ (80087d0 <_kill_r+0x20>)
 80087b4:	2300      	movs	r3, #0
 80087b6:	4604      	mov	r4, r0
 80087b8:	4608      	mov	r0, r1
 80087ba:	4611      	mov	r1, r2
 80087bc:	602b      	str	r3, [r5, #0]
 80087be:	f000 f8af 	bl	8008920 <_kill>
 80087c2:	1c43      	adds	r3, r0, #1
 80087c4:	d102      	bne.n	80087cc <_kill_r+0x1c>
 80087c6:	682b      	ldr	r3, [r5, #0]
 80087c8:	b103      	cbz	r3, 80087cc <_kill_r+0x1c>
 80087ca:	6023      	str	r3, [r4, #0]
 80087cc:	bd38      	pop	{r3, r4, r5, pc}
 80087ce:	bf00      	nop
 80087d0:	20000724 	.word	0x20000724

080087d4 <_getpid_r>:
 80087d4:	f000 b894 	b.w	8008900 <_getpid>

080087d8 <__swhatbuf_r>:
 80087d8:	b570      	push	{r4, r5, r6, lr}
 80087da:	460c      	mov	r4, r1
 80087dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087e0:	2900      	cmp	r1, #0
 80087e2:	b096      	sub	sp, #88	@ 0x58
 80087e4:	4615      	mov	r5, r2
 80087e6:	461e      	mov	r6, r3
 80087e8:	da0d      	bge.n	8008806 <__swhatbuf_r+0x2e>
 80087ea:	89a3      	ldrh	r3, [r4, #12]
 80087ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80087f0:	f04f 0100 	mov.w	r1, #0
 80087f4:	bf14      	ite	ne
 80087f6:	2340      	movne	r3, #64	@ 0x40
 80087f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80087fc:	2000      	movs	r0, #0
 80087fe:	6031      	str	r1, [r6, #0]
 8008800:	602b      	str	r3, [r5, #0]
 8008802:	b016      	add	sp, #88	@ 0x58
 8008804:	bd70      	pop	{r4, r5, r6, pc}
 8008806:	466a      	mov	r2, sp
 8008808:	f000 f848 	bl	800889c <_fstat_r>
 800880c:	2800      	cmp	r0, #0
 800880e:	dbec      	blt.n	80087ea <__swhatbuf_r+0x12>
 8008810:	9901      	ldr	r1, [sp, #4]
 8008812:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008816:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800881a:	4259      	negs	r1, r3
 800881c:	4159      	adcs	r1, r3
 800881e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008822:	e7eb      	b.n	80087fc <__swhatbuf_r+0x24>

08008824 <__smakebuf_r>:
 8008824:	898b      	ldrh	r3, [r1, #12]
 8008826:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008828:	079d      	lsls	r5, r3, #30
 800882a:	4606      	mov	r6, r0
 800882c:	460c      	mov	r4, r1
 800882e:	d507      	bpl.n	8008840 <__smakebuf_r+0x1c>
 8008830:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008834:	6023      	str	r3, [r4, #0]
 8008836:	6123      	str	r3, [r4, #16]
 8008838:	2301      	movs	r3, #1
 800883a:	6163      	str	r3, [r4, #20]
 800883c:	b003      	add	sp, #12
 800883e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008840:	ab01      	add	r3, sp, #4
 8008842:	466a      	mov	r2, sp
 8008844:	f7ff ffc8 	bl	80087d8 <__swhatbuf_r>
 8008848:	9f00      	ldr	r7, [sp, #0]
 800884a:	4605      	mov	r5, r0
 800884c:	4639      	mov	r1, r7
 800884e:	4630      	mov	r0, r6
 8008850:	f7fd fa2e 	bl	8005cb0 <_malloc_r>
 8008854:	b948      	cbnz	r0, 800886a <__smakebuf_r+0x46>
 8008856:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800885a:	059a      	lsls	r2, r3, #22
 800885c:	d4ee      	bmi.n	800883c <__smakebuf_r+0x18>
 800885e:	f023 0303 	bic.w	r3, r3, #3
 8008862:	f043 0302 	orr.w	r3, r3, #2
 8008866:	81a3      	strh	r3, [r4, #12]
 8008868:	e7e2      	b.n	8008830 <__smakebuf_r+0xc>
 800886a:	89a3      	ldrh	r3, [r4, #12]
 800886c:	6020      	str	r0, [r4, #0]
 800886e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008872:	81a3      	strh	r3, [r4, #12]
 8008874:	9b01      	ldr	r3, [sp, #4]
 8008876:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800887a:	b15b      	cbz	r3, 8008894 <__smakebuf_r+0x70>
 800887c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008880:	4630      	mov	r0, r6
 8008882:	f000 f81d 	bl	80088c0 <_isatty_r>
 8008886:	b128      	cbz	r0, 8008894 <__smakebuf_r+0x70>
 8008888:	89a3      	ldrh	r3, [r4, #12]
 800888a:	f023 0303 	bic.w	r3, r3, #3
 800888e:	f043 0301 	orr.w	r3, r3, #1
 8008892:	81a3      	strh	r3, [r4, #12]
 8008894:	89a3      	ldrh	r3, [r4, #12]
 8008896:	431d      	orrs	r5, r3
 8008898:	81a5      	strh	r5, [r4, #12]
 800889a:	e7cf      	b.n	800883c <__smakebuf_r+0x18>

0800889c <_fstat_r>:
 800889c:	b538      	push	{r3, r4, r5, lr}
 800889e:	4d07      	ldr	r5, [pc, #28]	@ (80088bc <_fstat_r+0x20>)
 80088a0:	2300      	movs	r3, #0
 80088a2:	4604      	mov	r4, r0
 80088a4:	4608      	mov	r0, r1
 80088a6:	4611      	mov	r1, r2
 80088a8:	602b      	str	r3, [r5, #0]
 80088aa:	f000 f821 	bl	80088f0 <_fstat>
 80088ae:	1c43      	adds	r3, r0, #1
 80088b0:	d102      	bne.n	80088b8 <_fstat_r+0x1c>
 80088b2:	682b      	ldr	r3, [r5, #0]
 80088b4:	b103      	cbz	r3, 80088b8 <_fstat_r+0x1c>
 80088b6:	6023      	str	r3, [r4, #0]
 80088b8:	bd38      	pop	{r3, r4, r5, pc}
 80088ba:	bf00      	nop
 80088bc:	20000724 	.word	0x20000724

080088c0 <_isatty_r>:
 80088c0:	b538      	push	{r3, r4, r5, lr}
 80088c2:	4d06      	ldr	r5, [pc, #24]	@ (80088dc <_isatty_r+0x1c>)
 80088c4:	2300      	movs	r3, #0
 80088c6:	4604      	mov	r4, r0
 80088c8:	4608      	mov	r0, r1
 80088ca:	602b      	str	r3, [r5, #0]
 80088cc:	f000 f820 	bl	8008910 <_isatty>
 80088d0:	1c43      	adds	r3, r0, #1
 80088d2:	d102      	bne.n	80088da <_isatty_r+0x1a>
 80088d4:	682b      	ldr	r3, [r5, #0]
 80088d6:	b103      	cbz	r3, 80088da <_isatty_r+0x1a>
 80088d8:	6023      	str	r3, [r4, #0]
 80088da:	bd38      	pop	{r3, r4, r5, pc}
 80088dc:	20000724 	.word	0x20000724

080088e0 <_close>:
 80088e0:	4b02      	ldr	r3, [pc, #8]	@ (80088ec <_close+0xc>)
 80088e2:	2258      	movs	r2, #88	@ 0x58
 80088e4:	601a      	str	r2, [r3, #0]
 80088e6:	f04f 30ff 	mov.w	r0, #4294967295
 80088ea:	4770      	bx	lr
 80088ec:	20000724 	.word	0x20000724

080088f0 <_fstat>:
 80088f0:	4b02      	ldr	r3, [pc, #8]	@ (80088fc <_fstat+0xc>)
 80088f2:	2258      	movs	r2, #88	@ 0x58
 80088f4:	601a      	str	r2, [r3, #0]
 80088f6:	f04f 30ff 	mov.w	r0, #4294967295
 80088fa:	4770      	bx	lr
 80088fc:	20000724 	.word	0x20000724

08008900 <_getpid>:
 8008900:	4b02      	ldr	r3, [pc, #8]	@ (800890c <_getpid+0xc>)
 8008902:	2258      	movs	r2, #88	@ 0x58
 8008904:	601a      	str	r2, [r3, #0]
 8008906:	f04f 30ff 	mov.w	r0, #4294967295
 800890a:	4770      	bx	lr
 800890c:	20000724 	.word	0x20000724

08008910 <_isatty>:
 8008910:	4b02      	ldr	r3, [pc, #8]	@ (800891c <_isatty+0xc>)
 8008912:	2258      	movs	r2, #88	@ 0x58
 8008914:	601a      	str	r2, [r3, #0]
 8008916:	2000      	movs	r0, #0
 8008918:	4770      	bx	lr
 800891a:	bf00      	nop
 800891c:	20000724 	.word	0x20000724

08008920 <_kill>:
 8008920:	4b02      	ldr	r3, [pc, #8]	@ (800892c <_kill+0xc>)
 8008922:	2258      	movs	r2, #88	@ 0x58
 8008924:	601a      	str	r2, [r3, #0]
 8008926:	f04f 30ff 	mov.w	r0, #4294967295
 800892a:	4770      	bx	lr
 800892c:	20000724 	.word	0x20000724

08008930 <_lseek>:
 8008930:	4b02      	ldr	r3, [pc, #8]	@ (800893c <_lseek+0xc>)
 8008932:	2258      	movs	r2, #88	@ 0x58
 8008934:	601a      	str	r2, [r3, #0]
 8008936:	f04f 30ff 	mov.w	r0, #4294967295
 800893a:	4770      	bx	lr
 800893c:	20000724 	.word	0x20000724

08008940 <_read>:
 8008940:	4b02      	ldr	r3, [pc, #8]	@ (800894c <_read+0xc>)
 8008942:	2258      	movs	r2, #88	@ 0x58
 8008944:	601a      	str	r2, [r3, #0]
 8008946:	f04f 30ff 	mov.w	r0, #4294967295
 800894a:	4770      	bx	lr
 800894c:	20000724 	.word	0x20000724

08008950 <_sbrk>:
 8008950:	4a04      	ldr	r2, [pc, #16]	@ (8008964 <_sbrk+0x14>)
 8008952:	6811      	ldr	r1, [r2, #0]
 8008954:	4603      	mov	r3, r0
 8008956:	b909      	cbnz	r1, 800895c <_sbrk+0xc>
 8008958:	4903      	ldr	r1, [pc, #12]	@ (8008968 <_sbrk+0x18>)
 800895a:	6011      	str	r1, [r2, #0]
 800895c:	6810      	ldr	r0, [r2, #0]
 800895e:	4403      	add	r3, r0
 8008960:	6013      	str	r3, [r2, #0]
 8008962:	4770      	bx	lr
 8008964:	2000072c 	.word	0x2000072c
 8008968:	20000730 	.word	0x20000730

0800896c <_write>:
 800896c:	4b02      	ldr	r3, [pc, #8]	@ (8008978 <_write+0xc>)
 800896e:	2258      	movs	r2, #88	@ 0x58
 8008970:	601a      	str	r2, [r3, #0]
 8008972:	f04f 30ff 	mov.w	r0, #4294967295
 8008976:	4770      	bx	lr
 8008978:	20000724 	.word	0x20000724

0800897c <_exit>:
 800897c:	e7fe      	b.n	800897c <_exit>
	...

08008980 <_init>:
 8008980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008982:	bf00      	nop
 8008984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008986:	bc08      	pop	{r3}
 8008988:	469e      	mov	lr, r3
 800898a:	4770      	bx	lr

0800898c <_fini>:
 800898c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800898e:	bf00      	nop
 8008990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008992:	bc08      	pop	{r3}
 8008994:	469e      	mov	lr, r3
 8008996:	4770      	bx	lr
