
MPU6500_H743_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cde4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000484  0800d088  0800d088  0000e088  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d50c  0800d50c  0000e50c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d514  0800d514  0000e514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800d518  0800d518  0000e518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000002cc  24000000  0800d51c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001e9c  240002cc  0800d7e8  0000f2cc  2**2
                  ALLOC
  8 ._user_heap_stack 00006000  24002168  0800d7e8  00010168  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000f2cc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016b91  00000000  00000000  0000f2fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003a55  00000000  00000000  00025e8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001150  00000000  00000000  000298e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000cdd  00000000  00000000  0002aa30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039f42  00000000  00000000  0002b70d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000173af  00000000  00000000  0006564f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015a20c  00000000  00000000  0007c9fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d6c0a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005634  00000000  00000000  001d6c50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004f  00000000  00000000  001dc284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240002cc 	.word	0x240002cc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800d06c 	.word	0x0800d06c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240002d0 	.word	0x240002d0
 80002dc:	0800d06c 	.word	0x0800d06c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b088      	sub	sp, #32
 8000394:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000396:	f107 030c 	add.w	r3, r7, #12
 800039a:	2200      	movs	r2, #0
 800039c:	601a      	str	r2, [r3, #0]
 800039e:	605a      	str	r2, [r3, #4]
 80003a0:	609a      	str	r2, [r3, #8]
 80003a2:	60da      	str	r2, [r3, #12]
 80003a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80003a6:	4b1a      	ldr	r3, [pc, #104]	@ (8000410 <MX_GPIO_Init+0x80>)
 80003a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003ac:	4a18      	ldr	r2, [pc, #96]	@ (8000410 <MX_GPIO_Init+0x80>)
 80003ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80003b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80003b6:	4b16      	ldr	r3, [pc, #88]	@ (8000410 <MX_GPIO_Init+0x80>)
 80003b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80003c0:	60bb      	str	r3, [r7, #8]
 80003c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003c4:	4b12      	ldr	r3, [pc, #72]	@ (8000410 <MX_GPIO_Init+0x80>)
 80003c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003ca:	4a11      	ldr	r2, [pc, #68]	@ (8000410 <MX_GPIO_Init+0x80>)
 80003cc:	f043 0301 	orr.w	r3, r3, #1
 80003d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80003d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000410 <MX_GPIO_Init+0x80>)
 80003d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003da:	f003 0301 	and.w	r3, r3, #1
 80003de:	607b      	str	r3, [r7, #4]
 80003e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80003e2:	2201      	movs	r2, #1
 80003e4:	2110      	movs	r1, #16
 80003e6:	480b      	ldr	r0, [pc, #44]	@ (8000414 <MX_GPIO_Init+0x84>)
 80003e8:	f001 f96c 	bl	80016c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80003ec:	2310      	movs	r3, #16
 80003ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003f0:	2301      	movs	r3, #1
 80003f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f4:	2300      	movs	r3, #0
 80003f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003f8:	2300      	movs	r3, #0
 80003fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003fc:	f107 030c 	add.w	r3, r7, #12
 8000400:	4619      	mov	r1, r3
 8000402:	4804      	ldr	r0, [pc, #16]	@ (8000414 <MX_GPIO_Init+0x84>)
 8000404:	f000 ffae 	bl	8001364 <HAL_GPIO_Init>

}
 8000408:	bf00      	nop
 800040a:	3720      	adds	r7, #32
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}
 8000410:	58024400 	.word	0x58024400
 8000414:	58020000 	.word	0x58020000

08000418 <SPI_Read>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//ham doc 1 thanh ghi qua SPI
uint8_t SPI_Read(uint8_t RegAddr){
 8000418:	b580      	push	{r7, lr}
 800041a:	b084      	sub	sp, #16
 800041c:	af00      	add	r7, sp, #0
 800041e:	4603      	mov	r3, r0
 8000420:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_data = 0;
 8000422:	2300      	movs	r3, #0
 8000424:	73fb      	strb	r3, [r7, #15]
	uint8_t tx_data = RegAddr | 0x80; // Bit 0x80 báo hiệu là lệnh ĐỌC (Read)
 8000426:	79fb      	ldrb	r3, [r7, #7]
 8000428:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800042c:	b2db      	uxtb	r3, r3
 800042e:	73bb      	strb	r3, [r7, #14]

	//keo CS xuong thap de bat dau
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8000430:	2200      	movs	r2, #0
 8000432:	2110      	movs	r1, #16
 8000434:	480d      	ldr	r0, [pc, #52]	@ (800046c <SPI_Read+0x54>)
 8000436:	f001 f945 	bl	80016c4 <HAL_GPIO_WritePin>

	//gui dia chi can doc
	HAL_SPI_Transmit(&hspi1, &tx_data, 1, 100);
 800043a:	f107 010e 	add.w	r1, r7, #14
 800043e:	2364      	movs	r3, #100	@ 0x64
 8000440:	2201      	movs	r2, #1
 8000442:	480b      	ldr	r0, [pc, #44]	@ (8000470 <SPI_Read+0x58>)
 8000444:	f005 f88e 	bl	8005564 <HAL_SPI_Transmit>

	//Nhan du lieu ve
	HAL_SPI_Receive(&hspi1, &rx_data, 1, 100);
 8000448:	f107 010f 	add.w	r1, r7, #15
 800044c:	2364      	movs	r3, #100	@ 0x64
 800044e:	2201      	movs	r2, #1
 8000450:	4807      	ldr	r0, [pc, #28]	@ (8000470 <SPI_Read+0x58>)
 8000452:	f005 fa75 	bl	8005940 <HAL_SPI_Receive>

	//Keo CS len cao de ket thuc
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8000456:	2201      	movs	r2, #1
 8000458:	2110      	movs	r1, #16
 800045a:	4804      	ldr	r0, [pc, #16]	@ (800046c <SPI_Read+0x54>)
 800045c:	f001 f932 	bl	80016c4 <HAL_GPIO_WritePin>

	return rx_data;
 8000460:	7bfb      	ldrb	r3, [r7, #15]
}
 8000462:	4618      	mov	r0, r3
 8000464:	3710      	adds	r7, #16
 8000466:	46bd      	mov	sp, r7
 8000468:	bd80      	pop	{r7, pc}
 800046a:	bf00      	nop
 800046c:	58020000 	.word	0x58020000
 8000470:	240003a8 	.word	0x240003a8

08000474 <SPI_Write>:

//Ham ghi vaof 1 thanh ghi qua SPI
void SPI_Write(uint8_t RegAddr, uint8_t Value){
 8000474:	b580      	push	{r7, lr}
 8000476:	b084      	sub	sp, #16
 8000478:	af00      	add	r7, sp, #0
 800047a:	4603      	mov	r3, r0
 800047c:	460a      	mov	r2, r1
 800047e:	71fb      	strb	r3, [r7, #7]
 8000480:	4613      	mov	r3, r2
 8000482:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];
	data[0] = RegAddr; // bie dau la 0 bao hieu la GHI
 8000484:	79fb      	ldrb	r3, [r7, #7]
 8000486:	733b      	strb	r3, [r7, #12]
	data[1] = Value;
 8000488:	79bb      	ldrb	r3, [r7, #6]
 800048a:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 800048c:	2200      	movs	r2, #0
 800048e:	2110      	movs	r1, #16
 8000490:	4809      	ldr	r0, [pc, #36]	@ (80004b8 <SPI_Write+0x44>)
 8000492:	f001 f917 	bl	80016c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, data, 2, 100);
 8000496:	f107 010c 	add.w	r1, r7, #12
 800049a:	2364      	movs	r3, #100	@ 0x64
 800049c:	2202      	movs	r2, #2
 800049e:	4807      	ldr	r0, [pc, #28]	@ (80004bc <SPI_Write+0x48>)
 80004a0:	f005 f860 	bl	8005564 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 80004a4:	2201      	movs	r2, #1
 80004a6:	2110      	movs	r1, #16
 80004a8:	4803      	ldr	r0, [pc, #12]	@ (80004b8 <SPI_Write+0x44>)
 80004aa:	f001 f90b 	bl	80016c4 <HAL_GPIO_WritePin>
}
 80004ae:	bf00      	nop
 80004b0:	3710      	adds	r7, #16
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	58020000 	.word	0x58020000
 80004bc:	240003a8 	.word	0x240003a8

080004c0 <SPI_Read_Burst>:

//Ham doc nhieu bytes lien tiep - De doc Accel/Gyro
void SPI_Read_Burst(uint8_t RegAddr, uint8_t *pData, uint16_t Size){
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	4603      	mov	r3, r0
 80004c8:	6039      	str	r1, [r7, #0]
 80004ca:	71fb      	strb	r3, [r7, #7]
 80004cc:	4613      	mov	r3, r2
 80004ce:	80bb      	strh	r3, [r7, #4]
	uint8_t tx_data = RegAddr | 0x80;
 80004d0:	79fb      	ldrb	r3, [r7, #7]
 80004d2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80004d6:	b2db      	uxtb	r3, r3
 80004d8:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 80004da:	2200      	movs	r2, #0
 80004dc:	2110      	movs	r1, #16
 80004de:	480c      	ldr	r0, [pc, #48]	@ (8000510 <SPI_Read_Burst+0x50>)
 80004e0:	f001 f8f0 	bl	80016c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &tx_data, 1, 100);
 80004e4:	f107 010f 	add.w	r1, r7, #15
 80004e8:	2364      	movs	r3, #100	@ 0x64
 80004ea:	2201      	movs	r2, #1
 80004ec:	4809      	ldr	r0, [pc, #36]	@ (8000514 <SPI_Read_Burst+0x54>)
 80004ee:	f005 f839 	bl	8005564 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, pData, Size, 100);
 80004f2:	88ba      	ldrh	r2, [r7, #4]
 80004f4:	2364      	movs	r3, #100	@ 0x64
 80004f6:	6839      	ldr	r1, [r7, #0]
 80004f8:	4806      	ldr	r0, [pc, #24]	@ (8000514 <SPI_Read_Burst+0x54>)
 80004fa:	f005 fa21 	bl	8005940 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 80004fe:	2201      	movs	r2, #1
 8000500:	2110      	movs	r1, #16
 8000502:	4803      	ldr	r0, [pc, #12]	@ (8000510 <SPI_Read_Burst+0x50>)
 8000504:	f001 f8de 	bl	80016c4 <HAL_GPIO_WritePin>
}
 8000508:	bf00      	nop
 800050a:	3710      	adds	r7, #16
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}
 8000510:	58020000 	.word	0x58020000
 8000514:	240003a8 	.word	0x240003a8

08000518 <MPU_Complementary_Filter>:
void MPU_Complementary_Filter(void){
 8000518:	b580      	push	{r7, lr}
 800051a:	ed2d 8b02 	vpush	{d8}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
	float Accel_Pitch = atan2(-Ax, sqrt(Ay*Ay + Az*Az)) * RAD_TO_DEG;
 8000522:	4b4f      	ldr	r3, [pc, #316]	@ (8000660 <MPU_Complementary_Filter+0x148>)
 8000524:	edd3 7a00 	vldr	s15, [r3]
 8000528:	eef1 7a67 	vneg.f32	s15, s15
 800052c:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8000530:	4b4c      	ldr	r3, [pc, #304]	@ (8000664 <MPU_Complementary_Filter+0x14c>)
 8000532:	ed93 7a00 	vldr	s14, [r3]
 8000536:	4b4b      	ldr	r3, [pc, #300]	@ (8000664 <MPU_Complementary_Filter+0x14c>)
 8000538:	edd3 7a00 	vldr	s15, [r3]
 800053c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000540:	4b49      	ldr	r3, [pc, #292]	@ (8000668 <MPU_Complementary_Filter+0x150>)
 8000542:	edd3 6a00 	vldr	s13, [r3]
 8000546:	4b48      	ldr	r3, [pc, #288]	@ (8000668 <MPU_Complementary_Filter+0x150>)
 8000548:	edd3 7a00 	vldr	s15, [r3]
 800054c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000550:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000554:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000558:	eeb0 0b47 	vmov.f64	d0, d7
 800055c:	f009 fde4 	bl	800a128 <sqrt>
 8000560:	eeb0 7b40 	vmov.f64	d7, d0
 8000564:	eeb0 1b47 	vmov.f64	d1, d7
 8000568:	eeb0 0b48 	vmov.f64	d0, d8
 800056c:	f009 fdd8 	bl	800a120 <atan2>
 8000570:	eeb0 7b40 	vmov.f64	d7, d0
 8000574:	ed9f 6b38 	vldr	d6, [pc, #224]	@ 8000658 <MPU_Complementary_Filter+0x140>
 8000578:	ee27 7b06 	vmul.f64	d7, d7, d6
 800057c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000580:	edc7 7a01 	vstr	s15, [r7, #4]
	float Accel_Roll  = atan2(-Ay, Az) * RAD_TO_DEG;
 8000584:	4b37      	ldr	r3, [pc, #220]	@ (8000664 <MPU_Complementary_Filter+0x14c>)
 8000586:	edd3 7a00 	vldr	s15, [r3]
 800058a:	eef1 7a67 	vneg.f32	s15, s15
 800058e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000592:	4b35      	ldr	r3, [pc, #212]	@ (8000668 <MPU_Complementary_Filter+0x150>)
 8000594:	edd3 6a00 	vldr	s13, [r3]
 8000598:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800059c:	eeb0 1b46 	vmov.f64	d1, d6
 80005a0:	eeb0 0b47 	vmov.f64	d0, d7
 80005a4:	f009 fdbc 	bl	800a120 <atan2>
 80005a8:	eeb0 7b40 	vmov.f64	d7, d0
 80005ac:	ed9f 6b2a 	vldr	d6, [pc, #168]	@ 8000658 <MPU_Complementary_Filter+0x140>
 80005b0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80005b4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80005b8:	edc7 7a00 	vstr	s15, [r7]

	Pitch = ALPHA * (Pitch + Gy * DT) + (1.0f - ALPHA) * Accel_Pitch;
 80005bc:	4b2b      	ldr	r3, [pc, #172]	@ (800066c <MPU_Complementary_Filter+0x154>)
 80005be:	edd3 7a00 	vldr	s15, [r3]
 80005c2:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8000670 <MPU_Complementary_Filter+0x158>
 80005c6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80005ca:	4b2a      	ldr	r3, [pc, #168]	@ (8000674 <MPU_Complementary_Filter+0x15c>)
 80005cc:	edd3 7a00 	vldr	s15, [r3]
 80005d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80005d4:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8000678 <MPU_Complementary_Filter+0x160>
 80005d8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80005dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80005e0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800067c <MPU_Complementary_Filter+0x164>
 80005e4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80005e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80005ec:	4b21      	ldr	r3, [pc, #132]	@ (8000674 <MPU_Complementary_Filter+0x15c>)
 80005ee:	edc3 7a00 	vstr	s15, [r3]
	Roll  = ALPHA * (Roll  - Gx * DT) + (1.0f - ALPHA) * Accel_Roll;
 80005f2:	4b23      	ldr	r3, [pc, #140]	@ (8000680 <MPU_Complementary_Filter+0x168>)
 80005f4:	ed93 7a00 	vldr	s14, [r3]
 80005f8:	4b22      	ldr	r3, [pc, #136]	@ (8000684 <MPU_Complementary_Filter+0x16c>)
 80005fa:	edd3 7a00 	vldr	s15, [r3]
 80005fe:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8000670 <MPU_Complementary_Filter+0x158>
 8000602:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000606:	ee77 7a67 	vsub.f32	s15, s14, s15
 800060a:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8000678 <MPU_Complementary_Filter+0x160>
 800060e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000612:	edd7 7a00 	vldr	s15, [r7]
 8000616:	eddf 6a19 	vldr	s13, [pc, #100]	@ 800067c <MPU_Complementary_Filter+0x164>
 800061a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800061e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000622:	4b17      	ldr	r3, [pc, #92]	@ (8000680 <MPU_Complementary_Filter+0x168>)
 8000624:	edc3 7a00 	vstr	s15, [r3]

	Yaw = Yaw + Gz * DT;
 8000628:	4b17      	ldr	r3, [pc, #92]	@ (8000688 <MPU_Complementary_Filter+0x170>)
 800062a:	edd3 7a00 	vldr	s15, [r3]
 800062e:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8000670 <MPU_Complementary_Filter+0x158>
 8000632:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000636:	4b15      	ldr	r3, [pc, #84]	@ (800068c <MPU_Complementary_Filter+0x174>)
 8000638:	edd3 7a00 	vldr	s15, [r3]
 800063c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000640:	4b12      	ldr	r3, [pc, #72]	@ (800068c <MPU_Complementary_Filter+0x174>)
 8000642:	edc3 7a00 	vstr	s15, [r3]
}
 8000646:	bf00      	nop
 8000648:	3708      	adds	r7, #8
 800064a:	46bd      	mov	sp, r7
 800064c:	ecbd 8b02 	vpop	{d8}
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	f3af 8000 	nop.w
 8000658:	20000000 	.word	0x20000000
 800065c:	404ca5dc 	.word	0x404ca5dc
 8000660:	24000304 	.word	0x24000304
 8000664:	24000308 	.word	0x24000308
 8000668:	2400030c 	.word	0x2400030c
 800066c:	24000314 	.word	0x24000314
 8000670:	3ca3d70a 	.word	0x3ca3d70a
 8000674:	2400039c 	.word	0x2400039c
 8000678:	3f7ae148 	.word	0x3f7ae148
 800067c:	3ca3d700 	.word	0x3ca3d700
 8000680:	240003a0 	.word	0x240003a0
 8000684:	24000310 	.word	0x24000310
 8000688:	24000318 	.word	0x24000318
 800068c:	240003a4 	.word	0x240003a4

08000690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b086      	sub	sp, #24
 8000694:	af04      	add	r7, sp, #16
//  MPU_Config();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000696:	f000 fc93 	bl	8000fc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800069a:	f000 f953 	bl	8000944 <SystemClock_Config>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800069e:	f3bf 8f4f 	dsb	sy
}
 80006a2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80006a4:	f3bf 8f6f 	isb	sy
}
 80006a8:	bf00      	nop
__STATIC_FORCEINLINE void SCB_DisableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 80006aa:	4b91      	ldr	r3, [pc, #580]	@ (80008f0 <main+0x260>)
 80006ac:	695b      	ldr	r3, [r3, #20]
 80006ae:	4a90      	ldr	r2, [pc, #576]	@ (80008f0 <main+0x260>)
 80006b0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80006b4:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80006b6:	4b8e      	ldr	r3, [pc, #568]	@ (80008f0 <main+0x260>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80006be:	f3bf 8f4f 	dsb	sy
}
 80006c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80006c4:	f3bf 8f6f 	isb	sy
}
 80006c8:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80006ca:	bf00      	nop
    SCB_DisableICache();
//    HAL_Delay(1000);
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006cc:	f7ff fe60 	bl	8000390 <MX_GPIO_Init>
  MX_SPI1_Init();
 80006d0:	f000 f9b8 	bl	8000a44 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80006d4:	f008 ffe4 	bl	80096a0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  // 1. Reset device
  SPI_Write(0x6B, 0x80);
 80006d8:	2180      	movs	r1, #128	@ 0x80
 80006da:	206b      	movs	r0, #107	@ 0x6b
 80006dc:	f7ff feca 	bl	8000474 <SPI_Write>
  HAL_Delay(100);
 80006e0:	2064      	movs	r0, #100	@ 0x64
 80006e2:	f000 fcff 	bl	80010e4 <HAL_Delay>

  // 2. Disable I2C interface (Quan trọng khi dùng SPI)
  // Thanh ghi USER_CTRL (0x6A), bit 4 = 1 (I2C_IF_DIS)
  SPI_Write(0x6A, 0x10);
 80006e6:	2110      	movs	r1, #16
 80006e8:	206a      	movs	r0, #106	@ 0x6a
 80006ea:	f7ff fec3 	bl	8000474 <SPI_Write>

  // 3. Đánh thức (Wake up) - Clock Source = PLL Gyro Z
  SPI_Write(0x6B, 0x03);
 80006ee:	2103      	movs	r1, #3
 80006f0:	206b      	movs	r0, #107	@ 0x6b
 80006f2:	f7ff febf 	bl	8000474 <SPI_Write>

  // 4. Cấu hình Gyro Range (Ví dụ +/- 500dps)
  SPI_Write(0x1B, 0x08);
 80006f6:	2108      	movs	r1, #8
 80006f8:	201b      	movs	r0, #27
 80006fa:	f7ff febb 	bl	8000474 <SPI_Write>

  // 5. Cấu hình Accel Range (Ví dụ +/- 8G)
  SPI_Write(0x1C, 0x10);
 80006fe:	2110      	movs	r1, #16
 8000700:	201c      	movs	r0, #28
 8000702:	f7ff feb7 	bl	8000474 <SPI_Write>

  //Kiem tra chip (WHO_AM_I - 0x75)
  uint8_t who_am_i = SPI_Read(0x75);
 8000706:	2075      	movs	r0, #117	@ 0x75
 8000708:	f7ff fe86 	bl	8000418 <SPI_Read>
 800070c:	4603      	mov	r3, r0
 800070e:	71fb      	strb	r3, [r7, #7]
  if(who_am_i == 0x70 || who_am_i == 0x71 || who_am_i == 0x73){
 8000710:	79fb      	ldrb	r3, [r7, #7]
 8000712:	2b70      	cmp	r3, #112	@ 0x70
 8000714:	d005      	beq.n	8000722 <main+0x92>
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	2b71      	cmp	r3, #113	@ 0x71
 800071a:	d002      	beq.n	8000722 <main+0x92>
 800071c:	79fb      	ldrb	r3, [r7, #7]
 800071e:	2b73      	cmp	r3, #115	@ 0x73
 8000720:	d104      	bne.n	800072c <main+0x9c>
	  CDC_Transmit_FS((uint8_t*)"SPI OK! MOU Found!\n", 19);
 8000722:	2113      	movs	r1, #19
 8000724:	4873      	ldr	r0, [pc, #460]	@ (80008f4 <main+0x264>)
 8000726:	f009 f87b 	bl	8009820 <CDC_Transmit_FS>
 800072a:	e003      	b.n	8000734 <main+0xa4>
  } else {
	  CDC_Transmit_FS((uint8_t*)"SPI Fail! Check wiring.!\n", 24);
 800072c:	2118      	movs	r1, #24
 800072e:	4872      	ldr	r0, [pc, #456]	@ (80008f8 <main+0x268>)
 8000730:	f009 f876 	bl	8009820 <CDC_Transmit_FS>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	SPI_Read_Burst(0x3B, Rec_Data, 14);
 8000734:	220e      	movs	r2, #14
 8000736:	4971      	ldr	r1, [pc, #452]	@ (80008fc <main+0x26c>)
 8000738:	203b      	movs	r0, #59	@ 0x3b
 800073a:	f7ff fec1 	bl	80004c0 <SPI_Read_Burst>


	// Ghép dữ liệu (Bit cao << 8 | Bit thấp)
	Accel_X_Raw = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 800073e:	4b6f      	ldr	r3, [pc, #444]	@ (80008fc <main+0x26c>)
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	b21b      	sxth	r3, r3
 8000744:	021b      	lsls	r3, r3, #8
 8000746:	b21a      	sxth	r2, r3
 8000748:	4b6c      	ldr	r3, [pc, #432]	@ (80008fc <main+0x26c>)
 800074a:	785b      	ldrb	r3, [r3, #1]
 800074c:	b21b      	sxth	r3, r3
 800074e:	4313      	orrs	r3, r2
 8000750:	b21a      	sxth	r2, r3
 8000752:	4b6b      	ldr	r3, [pc, #428]	@ (8000900 <main+0x270>)
 8000754:	801a      	strh	r2, [r3, #0]
	Accel_Y_Raw = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8000756:	4b69      	ldr	r3, [pc, #420]	@ (80008fc <main+0x26c>)
 8000758:	789b      	ldrb	r3, [r3, #2]
 800075a:	b21b      	sxth	r3, r3
 800075c:	021b      	lsls	r3, r3, #8
 800075e:	b21a      	sxth	r2, r3
 8000760:	4b66      	ldr	r3, [pc, #408]	@ (80008fc <main+0x26c>)
 8000762:	78db      	ldrb	r3, [r3, #3]
 8000764:	b21b      	sxth	r3, r3
 8000766:	4313      	orrs	r3, r2
 8000768:	b21a      	sxth	r2, r3
 800076a:	4b66      	ldr	r3, [pc, #408]	@ (8000904 <main+0x274>)
 800076c:	801a      	strh	r2, [r3, #0]
	Accel_Z_Raw = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 800076e:	4b63      	ldr	r3, [pc, #396]	@ (80008fc <main+0x26c>)
 8000770:	791b      	ldrb	r3, [r3, #4]
 8000772:	b21b      	sxth	r3, r3
 8000774:	021b      	lsls	r3, r3, #8
 8000776:	b21a      	sxth	r2, r3
 8000778:	4b60      	ldr	r3, [pc, #384]	@ (80008fc <main+0x26c>)
 800077a:	795b      	ldrb	r3, [r3, #5]
 800077c:	b21b      	sxth	r3, r3
 800077e:	4313      	orrs	r3, r2
 8000780:	b21a      	sxth	r2, r3
 8000782:	4b61      	ldr	r3, [pc, #388]	@ (8000908 <main+0x278>)
 8000784:	801a      	strh	r2, [r3, #0]

	Gyro_X_Raw = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8000786:	4b5d      	ldr	r3, [pc, #372]	@ (80008fc <main+0x26c>)
 8000788:	7a1b      	ldrb	r3, [r3, #8]
 800078a:	b21b      	sxth	r3, r3
 800078c:	021b      	lsls	r3, r3, #8
 800078e:	b21a      	sxth	r2, r3
 8000790:	4b5a      	ldr	r3, [pc, #360]	@ (80008fc <main+0x26c>)
 8000792:	7a5b      	ldrb	r3, [r3, #9]
 8000794:	b21b      	sxth	r3, r3
 8000796:	4313      	orrs	r3, r2
 8000798:	b21a      	sxth	r2, r3
 800079a:	4b5c      	ldr	r3, [pc, #368]	@ (800090c <main+0x27c>)
 800079c:	801a      	strh	r2, [r3, #0]
	Gyro_Y_Raw = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 800079e:	4b57      	ldr	r3, [pc, #348]	@ (80008fc <main+0x26c>)
 80007a0:	7a9b      	ldrb	r3, [r3, #10]
 80007a2:	b21b      	sxth	r3, r3
 80007a4:	021b      	lsls	r3, r3, #8
 80007a6:	b21a      	sxth	r2, r3
 80007a8:	4b54      	ldr	r3, [pc, #336]	@ (80008fc <main+0x26c>)
 80007aa:	7adb      	ldrb	r3, [r3, #11]
 80007ac:	b21b      	sxth	r3, r3
 80007ae:	4313      	orrs	r3, r2
 80007b0:	b21a      	sxth	r2, r3
 80007b2:	4b57      	ldr	r3, [pc, #348]	@ (8000910 <main+0x280>)
 80007b4:	801a      	strh	r2, [r3, #0]
	Gyro_Z_Raw = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 80007b6:	4b51      	ldr	r3, [pc, #324]	@ (80008fc <main+0x26c>)
 80007b8:	7b1b      	ldrb	r3, [r3, #12]
 80007ba:	b21b      	sxth	r3, r3
 80007bc:	021b      	lsls	r3, r3, #8
 80007be:	b21a      	sxth	r2, r3
 80007c0:	4b4e      	ldr	r3, [pc, #312]	@ (80008fc <main+0x26c>)
 80007c2:	7b5b      	ldrb	r3, [r3, #13]
 80007c4:	b21b      	sxth	r3, r3
 80007c6:	4313      	orrs	r3, r2
 80007c8:	b21a      	sxth	r2, r3
 80007ca:	4b52      	ldr	r3, [pc, #328]	@ (8000914 <main+0x284>)
 80007cc:	801a      	strh	r2, [r3, #0]

	// Chuyển đổi đơn vị (Tùy cấu hình Range ở trên)
	// Với +/- 8G thì chia 4096.0
	Ax = Accel_X_Raw / 4096.0;
 80007ce:	4b4c      	ldr	r3, [pc, #304]	@ (8000900 <main+0x270>)
 80007d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007d4:	ee07 3a90 	vmov	s15, r3
 80007d8:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80007dc:	ed9f 5b40 	vldr	d5, [pc, #256]	@ 80008e0 <main+0x250>
 80007e0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80007e4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80007e8:	4b4b      	ldr	r3, [pc, #300]	@ (8000918 <main+0x288>)
 80007ea:	edc3 7a00 	vstr	s15, [r3]
	Ay = Accel_Y_Raw / 4096.0;
 80007ee:	4b45      	ldr	r3, [pc, #276]	@ (8000904 <main+0x274>)
 80007f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007f4:	ee07 3a90 	vmov	s15, r3
 80007f8:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80007fc:	ed9f 5b38 	vldr	d5, [pc, #224]	@ 80008e0 <main+0x250>
 8000800:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000804:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000808:	4b44      	ldr	r3, [pc, #272]	@ (800091c <main+0x28c>)
 800080a:	edc3 7a00 	vstr	s15, [r3]
	Az = Accel_Z_Raw / 4096.0;
 800080e:	4b3e      	ldr	r3, [pc, #248]	@ (8000908 <main+0x278>)
 8000810:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000814:	ee07 3a90 	vmov	s15, r3
 8000818:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800081c:	ed9f 5b30 	vldr	d5, [pc, #192]	@ 80008e0 <main+0x250>
 8000820:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000824:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000828:	4b3d      	ldr	r3, [pc, #244]	@ (8000920 <main+0x290>)
 800082a:	edc3 7a00 	vstr	s15, [r3]

	// Với +/- 500dps thì chia 65.5
	Gx = Gyro_X_Raw / 65.5;
 800082e:	4b37      	ldr	r3, [pc, #220]	@ (800090c <main+0x27c>)
 8000830:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000834:	ee07 3a90 	vmov	s15, r3
 8000838:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800083c:	ed9f 5b2a 	vldr	d5, [pc, #168]	@ 80008e8 <main+0x258>
 8000840:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000844:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000848:	4b36      	ldr	r3, [pc, #216]	@ (8000924 <main+0x294>)
 800084a:	edc3 7a00 	vstr	s15, [r3]
	Gy = Gyro_Y_Raw / 65.5;
 800084e:	4b30      	ldr	r3, [pc, #192]	@ (8000910 <main+0x280>)
 8000850:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000854:	ee07 3a90 	vmov	s15, r3
 8000858:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800085c:	ed9f 5b22 	vldr	d5, [pc, #136]	@ 80008e8 <main+0x258>
 8000860:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000864:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000868:	4b2f      	ldr	r3, [pc, #188]	@ (8000928 <main+0x298>)
 800086a:	edc3 7a00 	vstr	s15, [r3]
	Gz = Gyro_Z_Raw / 65.5;
 800086e:	4b29      	ldr	r3, [pc, #164]	@ (8000914 <main+0x284>)
 8000870:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000874:	ee07 3a90 	vmov	s15, r3
 8000878:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800087c:	ed9f 5b1a 	vldr	d5, [pc, #104]	@ 80008e8 <main+0x258>
 8000880:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000884:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000888:	4b28      	ldr	r3, [pc, #160]	@ (800092c <main+0x29c>)
 800088a:	edc3 7a00 	vstr	s15, [r3]

	MPU_Complementary_Filter();
 800088e:	f7ff fe43 	bl	8000518 <MPU_Complementary_Filter>

	// Gửi lên máy tính
	sprintf(usb_msg, "%.2f,%.2f,%.2f\r\n", Pitch, Roll, Yaw);
 8000892:	4b27      	ldr	r3, [pc, #156]	@ (8000930 <main+0x2a0>)
 8000894:	edd3 7a00 	vldr	s15, [r3]
 8000898:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800089c:	4b25      	ldr	r3, [pc, #148]	@ (8000934 <main+0x2a4>)
 800089e:	edd3 7a00 	vldr	s15, [r3]
 80008a2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80008a6:	4b24      	ldr	r3, [pc, #144]	@ (8000938 <main+0x2a8>)
 80008a8:	edd3 6a00 	vldr	s13, [r3]
 80008ac:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80008b0:	ed8d 6b02 	vstr	d6, [sp, #8]
 80008b4:	ed8d 7b00 	vstr	d7, [sp]
 80008b8:	ec53 2b15 	vmov	r2, r3, d5
 80008bc:	491f      	ldr	r1, [pc, #124]	@ (800093c <main+0x2ac>)
 80008be:	4820      	ldr	r0, [pc, #128]	@ (8000940 <main+0x2b0>)
 80008c0:	f00a fb12 	bl	800aee8 <siprintf>

	CDC_Transmit_FS((uint8_t*)usb_msg, strlen(usb_msg));
 80008c4:	481e      	ldr	r0, [pc, #120]	@ (8000940 <main+0x2b0>)
 80008c6:	f7ff fd5b 	bl	8000380 <strlen>
 80008ca:	4603      	mov	r3, r0
 80008cc:	b29b      	uxth	r3, r3
 80008ce:	4619      	mov	r1, r3
 80008d0:	481b      	ldr	r0, [pc, #108]	@ (8000940 <main+0x2b0>)
 80008d2:	f008 ffa5 	bl	8009820 <CDC_Transmit_FS>

	HAL_Delay(20);
 80008d6:	2014      	movs	r0, #20
 80008d8:	f000 fc04 	bl	80010e4 <HAL_Delay>
	SPI_Read_Burst(0x3B, Rec_Data, 14);
 80008dc:	bf00      	nop
 80008de:	e729      	b.n	8000734 <main+0xa4>
 80008e0:	00000000 	.word	0x00000000
 80008e4:	40b00000 	.word	0x40b00000
 80008e8:	00000000 	.word	0x00000000
 80008ec:	40506000 	.word	0x40506000
 80008f0:	e000ed00 	.word	0xe000ed00
 80008f4:	0800d088 	.word	0x0800d088
 80008f8:	0800d09c 	.word	0x0800d09c
 80008fc:	240002e8 	.word	0x240002e8
 8000900:	240002f6 	.word	0x240002f6
 8000904:	240002f8 	.word	0x240002f8
 8000908:	240002fa 	.word	0x240002fa
 800090c:	240002fc 	.word	0x240002fc
 8000910:	240002fe 	.word	0x240002fe
 8000914:	24000300 	.word	0x24000300
 8000918:	24000304 	.word	0x24000304
 800091c:	24000308 	.word	0x24000308
 8000920:	2400030c 	.word	0x2400030c
 8000924:	24000310 	.word	0x24000310
 8000928:	24000314 	.word	0x24000314
 800092c:	24000318 	.word	0x24000318
 8000930:	2400039c 	.word	0x2400039c
 8000934:	240003a0 	.word	0x240003a0
 8000938:	240003a4 	.word	0x240003a4
 800093c:	0800d0b8 	.word	0x0800d0b8
 8000940:	2400031c 	.word	0x2400031c

08000944 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b09c      	sub	sp, #112	@ 0x70
 8000948:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800094a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800094e:	224c      	movs	r2, #76	@ 0x4c
 8000950:	2100      	movs	r1, #0
 8000952:	4618      	mov	r0, r3
 8000954:	f00a fb2d 	bl	800afb2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000958:	1d3b      	adds	r3, r7, #4
 800095a:	2220      	movs	r2, #32
 800095c:	2100      	movs	r1, #0
 800095e:	4618      	mov	r0, r3
 8000960:	f00a fb27 	bl	800afb2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000964:	2002      	movs	r0, #2
 8000966:	f002 f967 	bl	8002c38 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800096a:	2300      	movs	r3, #0
 800096c:	603b      	str	r3, [r7, #0]
 800096e:	4b30      	ldr	r3, [pc, #192]	@ (8000a30 <SystemClock_Config+0xec>)
 8000970:	699b      	ldr	r3, [r3, #24]
 8000972:	4a2f      	ldr	r2, [pc, #188]	@ (8000a30 <SystemClock_Config+0xec>)
 8000974:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000978:	6193      	str	r3, [r2, #24]
 800097a:	4b2d      	ldr	r3, [pc, #180]	@ (8000a30 <SystemClock_Config+0xec>)
 800097c:	699b      	ldr	r3, [r3, #24]
 800097e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000982:	603b      	str	r3, [r7, #0]
 8000984:	4b2b      	ldr	r3, [pc, #172]	@ (8000a34 <SystemClock_Config+0xf0>)
 8000986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000988:	4a2a      	ldr	r2, [pc, #168]	@ (8000a34 <SystemClock_Config+0xf0>)
 800098a:	f043 0301 	orr.w	r3, r3, #1
 800098e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000990:	4b28      	ldr	r3, [pc, #160]	@ (8000a34 <SystemClock_Config+0xf0>)
 8000992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000994:	f003 0301 	and.w	r3, r3, #1
 8000998:	603b      	str	r3, [r7, #0]
 800099a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800099c:	bf00      	nop
 800099e:	4b24      	ldr	r3, [pc, #144]	@ (8000a30 <SystemClock_Config+0xec>)
 80009a0:	699b      	ldr	r3, [r3, #24]
 80009a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80009aa:	d1f8      	bne.n	800099e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009ac:	2301      	movs	r3, #1
 80009ae:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009b6:	2302      	movs	r3, #2
 80009b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009ba:	2302      	movs	r3, #2
 80009bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80009be:	2305      	movs	r3, #5
 80009c0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 80009c2:	23c0      	movs	r3, #192	@ 0xc0
 80009c4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80009c6:	2302      	movs	r3, #2
 80009c8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 20;
 80009ca:	2314      	movs	r3, #20
 80009cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80009ce:	2302      	movs	r3, #2
 80009d0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80009d2:	2308      	movs	r3, #8
 80009d4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80009d6:	2300      	movs	r3, #0
 80009d8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80009da:	2300      	movs	r3, #0
 80009dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009e2:	4618      	mov	r0, r3
 80009e4:	f002 f972 	bl	8002ccc <HAL_RCC_OscConfig>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80009ee:	f000 f823 	bl	8000a38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009f2:	233f      	movs	r3, #63	@ 0x3f
 80009f4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009f6:	2303      	movs	r3, #3
 80009f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009fa:	2300      	movs	r3, #0
 80009fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80009fe:	2308      	movs	r3, #8
 8000a00:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000a02:	2340      	movs	r3, #64	@ 0x40
 8000a04:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000a06:	2340      	movs	r3, #64	@ 0x40
 8000a08:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000a0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a0e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000a10:	2340      	movs	r3, #64	@ 0x40
 8000a12:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a14:	1d3b      	adds	r3, r7, #4
 8000a16:	2104      	movs	r1, #4
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f002 fdb1 	bl	8003580 <HAL_RCC_ClockConfig>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000a24:	f000 f808 	bl	8000a38 <Error_Handler>
  }
}
 8000a28:	bf00      	nop
 8000a2a:	3770      	adds	r7, #112	@ 0x70
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	58024800 	.word	0x58024800
 8000a34:	58000400 	.word	0x58000400

08000a38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000a3c:	b672      	cpsid	i
}
 8000a3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a40:	bf00      	nop
 8000a42:	e7fd      	b.n	8000a40 <Error_Handler+0x8>

08000a44 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000a48:	4b28      	ldr	r3, [pc, #160]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000a4a:	4a29      	ldr	r2, [pc, #164]	@ (8000af0 <MX_SPI1_Init+0xac>)
 8000a4c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a4e:	4b27      	ldr	r3, [pc, #156]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000a50:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000a54:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a56:	4b25      	ldr	r3, [pc, #148]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a5c:	4b23      	ldr	r3, [pc, #140]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000a5e:	2207      	movs	r2, #7
 8000a60:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000a62:	4b22      	ldr	r3, [pc, #136]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000a64:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000a68:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000a6a:	4b20      	ldr	r3, [pc, #128]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000a6c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000a70:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a72:	4b1e      	ldr	r3, [pc, #120]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000a74:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000a78:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a80:	4b1a      	ldr	r3, [pc, #104]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a86:	4b19      	ldr	r3, [pc, #100]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a8c:	4b17      	ldr	r3, [pc, #92]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000a92:	4b16      	ldr	r3, [pc, #88]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a98:	4b14      	ldr	r3, [pc, #80]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000a9a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a9e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000aa0:	4b12      	ldr	r3, [pc, #72]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000aa6:	4b11      	ldr	r3, [pc, #68]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000aac:	4b0f      	ldr	r3, [pc, #60]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000abe:	4b0b      	ldr	r3, [pc, #44]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000ac4:	4b09      	ldr	r3, [pc, #36]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000aca:	4b08      	ldr	r3, [pc, #32]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000ad0:	4b06      	ldr	r3, [pc, #24]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ad6:	4805      	ldr	r0, [pc, #20]	@ (8000aec <MX_SPI1_Init+0xa8>)
 8000ad8:	f004 fc20 	bl	800531c <HAL_SPI_Init>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 8000ae2:	f7ff ffa9 	bl	8000a38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ae6:	bf00      	nop
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	240003a8 	.word	0x240003a8
 8000af0:	40013000 	.word	0x40013000

08000af4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b0ba      	sub	sp, #232	@ 0xe8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000afc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b00:	2200      	movs	r2, #0
 8000b02:	601a      	str	r2, [r3, #0]
 8000b04:	605a      	str	r2, [r3, #4]
 8000b06:	609a      	str	r2, [r3, #8]
 8000b08:	60da      	str	r2, [r3, #12]
 8000b0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b0c:	f107 0310 	add.w	r3, r7, #16
 8000b10:	22c0      	movs	r2, #192	@ 0xc0
 8000b12:	2100      	movs	r1, #0
 8000b14:	4618      	mov	r0, r3
 8000b16:	f00a fa4c 	bl	800afb2 <memset>
  if(spiHandle->Instance==SPI1)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	4a26      	ldr	r2, [pc, #152]	@ (8000bb8 <HAL_SPI_MspInit+0xc4>)
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d144      	bne.n	8000bae <HAL_SPI_MspInit+0xba>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000b24:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000b28:	f04f 0300 	mov.w	r3, #0
 8000b2c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000b30:	2300      	movs	r3, #0
 8000b32:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b34:	f107 0310 	add.w	r3, r7, #16
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f003 f881 	bl	8003c40 <HAL_RCCEx_PeriphCLKConfig>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8000b44:	f7ff ff78 	bl	8000a38 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b48:	4b1c      	ldr	r3, [pc, #112]	@ (8000bbc <HAL_SPI_MspInit+0xc8>)
 8000b4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000b4e:	4a1b      	ldr	r2, [pc, #108]	@ (8000bbc <HAL_SPI_MspInit+0xc8>)
 8000b50:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b54:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000b58:	4b18      	ldr	r3, [pc, #96]	@ (8000bbc <HAL_SPI_MspInit+0xc8>)
 8000b5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000b5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b66:	4b15      	ldr	r3, [pc, #84]	@ (8000bbc <HAL_SPI_MspInit+0xc8>)
 8000b68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b6c:	4a13      	ldr	r2, [pc, #76]	@ (8000bbc <HAL_SPI_MspInit+0xc8>)
 8000b6e:	f043 0301 	orr.w	r3, r3, #1
 8000b72:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b76:	4b11      	ldr	r3, [pc, #68]	@ (8000bbc <HAL_SPI_MspInit+0xc8>)
 8000b78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b7c:	f003 0301 	and.w	r3, r3, #1
 8000b80:	60bb      	str	r3, [r7, #8]
 8000b82:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b84:	23e0      	movs	r3, #224	@ 0xe0
 8000b86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b90:	2300      	movs	r3, #0
 8000b92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b96:	2300      	movs	r3, #0
 8000b98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b9c:	2305      	movs	r3, #5
 8000b9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4805      	ldr	r0, [pc, #20]	@ (8000bc0 <HAL_SPI_MspInit+0xcc>)
 8000baa:	f000 fbdb 	bl	8001364 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000bae:	bf00      	nop
 8000bb0:	37e8      	adds	r7, #232	@ 0xe8
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40013000 	.word	0x40013000
 8000bbc:	58024400 	.word	0x58024400
 8000bc0:	58020000 	.word	0x58020000

08000bc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bca:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf4 <HAL_MspInit+0x30>)
 8000bcc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000bd0:	4a08      	ldr	r2, [pc, #32]	@ (8000bf4 <HAL_MspInit+0x30>)
 8000bd2:	f043 0302 	orr.w	r3, r3, #2
 8000bd6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000bda:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <HAL_MspInit+0x30>)
 8000bdc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000be0:	f003 0302 	and.w	r3, r3, #2
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000be8:	bf00      	nop
 8000bea:	370c      	adds	r7, #12
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	58024400 	.word	0x58024400

08000bf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <NMI_Handler+0x4>

08000c00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <HardFault_Handler+0x4>

08000c08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <MemManage_Handler+0x4>

08000c10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <BusFault_Handler+0x4>

08000c18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <UsageFault_Handler+0x4>

08000c20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr

08000c2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c32:	bf00      	nop
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr

08000c3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr

08000c4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c4e:	f000 fa29 	bl	80010a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
	...

08000c58 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000c5c:	4802      	ldr	r0, [pc, #8]	@ (8000c68 <OTG_FS_IRQHandler+0x10>)
 8000c5e:	f000 fe8b 	bl	8001978 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	24001918 	.word	0x24001918

08000c6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  return 1;
 8000c70:	2301      	movs	r3, #1
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr

08000c7c <_kill>:

int _kill(int pid, int sig)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000c86:	f00a f9e7 	bl	800b058 <__errno>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2216      	movs	r2, #22
 8000c8e:	601a      	str	r2, [r3, #0]
  return -1;
 8000c90:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3708      	adds	r7, #8
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <_exit>:

void _exit (int status)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000ca4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	6878      	ldr	r0, [r7, #4]
 8000caa:	f7ff ffe7 	bl	8000c7c <_kill>
  while (1) {}    /* Make sure we hang here */
 8000cae:	bf00      	nop
 8000cb0:	e7fd      	b.n	8000cae <_exit+0x12>

08000cb2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	b086      	sub	sp, #24
 8000cb6:	af00      	add	r7, sp, #0
 8000cb8:	60f8      	str	r0, [r7, #12]
 8000cba:	60b9      	str	r1, [r7, #8]
 8000cbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	617b      	str	r3, [r7, #20]
 8000cc2:	e00a      	b.n	8000cda <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cc4:	f3af 8000 	nop.w
 8000cc8:	4601      	mov	r1, r0
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	1c5a      	adds	r2, r3, #1
 8000cce:	60ba      	str	r2, [r7, #8]
 8000cd0:	b2ca      	uxtb	r2, r1
 8000cd2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	617b      	str	r3, [r7, #20]
 8000cda:	697a      	ldr	r2, [r7, #20]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	dbf0      	blt.n	8000cc4 <_read+0x12>
  }

  return len;
 8000ce2:	687b      	ldr	r3, [r7, #4]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3718      	adds	r7, #24
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}

08000cec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b086      	sub	sp, #24
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	60f8      	str	r0, [r7, #12]
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]
 8000cfc:	e009      	b.n	8000d12 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000cfe:	68bb      	ldr	r3, [r7, #8]
 8000d00:	1c5a      	adds	r2, r3, #1
 8000d02:	60ba      	str	r2, [r7, #8]
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	4618      	mov	r0, r3
 8000d08:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	617b      	str	r3, [r7, #20]
 8000d12:	697a      	ldr	r2, [r7, #20]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	429a      	cmp	r2, r3
 8000d18:	dbf1      	blt.n	8000cfe <_write+0x12>
  }
  return len;
 8000d1a:	687b      	ldr	r3, [r7, #4]
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	3718      	adds	r7, #24
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <_close>:

int _close(int file)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d2c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	370c      	adds	r7, #12
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr

08000d3c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d4c:	605a      	str	r2, [r3, #4]
  return 0;
 8000d4e:	2300      	movs	r3, #0
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr

08000d5c <_isatty>:

int _isatty(int file)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d64:	2301      	movs	r3, #1
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	370c      	adds	r7, #12
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr

08000d72 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d72:	b480      	push	{r7}
 8000d74:	b085      	sub	sp, #20
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	60f8      	str	r0, [r7, #12]
 8000d7a:	60b9      	str	r1, [r7, #8]
 8000d7c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d7e:	2300      	movs	r3, #0
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3714      	adds	r7, #20
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr

08000d8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b086      	sub	sp, #24
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d94:	4a14      	ldr	r2, [pc, #80]	@ (8000de8 <_sbrk+0x5c>)
 8000d96:	4b15      	ldr	r3, [pc, #84]	@ (8000dec <_sbrk+0x60>)
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000da0:	4b13      	ldr	r3, [pc, #76]	@ (8000df0 <_sbrk+0x64>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d102      	bne.n	8000dae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000da8:	4b11      	ldr	r3, [pc, #68]	@ (8000df0 <_sbrk+0x64>)
 8000daa:	4a12      	ldr	r2, [pc, #72]	@ (8000df4 <_sbrk+0x68>)
 8000dac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dae:	4b10      	ldr	r3, [pc, #64]	@ (8000df0 <_sbrk+0x64>)
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4413      	add	r3, r2
 8000db6:	693a      	ldr	r2, [r7, #16]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d207      	bcs.n	8000dcc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dbc:	f00a f94c 	bl	800b058 <__errno>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	220c      	movs	r2, #12
 8000dc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dc6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dca:	e009      	b.n	8000de0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dcc:	4b08      	ldr	r3, [pc, #32]	@ (8000df0 <_sbrk+0x64>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dd2:	4b07      	ldr	r3, [pc, #28]	@ (8000df0 <_sbrk+0x64>)
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4413      	add	r3, r2
 8000dda:	4a05      	ldr	r2, [pc, #20]	@ (8000df0 <_sbrk+0x64>)
 8000ddc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dde:	68fb      	ldr	r3, [r7, #12]
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	3718      	adds	r7, #24
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	24080000 	.word	0x24080000
 8000dec:	00004000 	.word	0x00004000
 8000df0:	24000430 	.word	0x24000430
 8000df4:	24002168 	.word	0x24002168

08000df8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000dfc:	4b43      	ldr	r3, [pc, #268]	@ (8000f0c <SystemInit+0x114>)
 8000dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e02:	4a42      	ldr	r2, [pc, #264]	@ (8000f0c <SystemInit+0x114>)
 8000e04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000e0c:	4b40      	ldr	r3, [pc, #256]	@ (8000f10 <SystemInit+0x118>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f003 030f 	and.w	r3, r3, #15
 8000e14:	2b06      	cmp	r3, #6
 8000e16:	d807      	bhi.n	8000e28 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000e18:	4b3d      	ldr	r3, [pc, #244]	@ (8000f10 <SystemInit+0x118>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f023 030f 	bic.w	r3, r3, #15
 8000e20:	4a3b      	ldr	r2, [pc, #236]	@ (8000f10 <SystemInit+0x118>)
 8000e22:	f043 0307 	orr.w	r3, r3, #7
 8000e26:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000e28:	4b3a      	ldr	r3, [pc, #232]	@ (8000f14 <SystemInit+0x11c>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a39      	ldr	r2, [pc, #228]	@ (8000f14 <SystemInit+0x11c>)
 8000e2e:	f043 0301 	orr.w	r3, r3, #1
 8000e32:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000e34:	4b37      	ldr	r3, [pc, #220]	@ (8000f14 <SystemInit+0x11c>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000e3a:	4b36      	ldr	r3, [pc, #216]	@ (8000f14 <SystemInit+0x11c>)
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	4935      	ldr	r1, [pc, #212]	@ (8000f14 <SystemInit+0x11c>)
 8000e40:	4b35      	ldr	r3, [pc, #212]	@ (8000f18 <SystemInit+0x120>)
 8000e42:	4013      	ands	r3, r2
 8000e44:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000e46:	4b32      	ldr	r3, [pc, #200]	@ (8000f10 <SystemInit+0x118>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f003 0308 	and.w	r3, r3, #8
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d007      	beq.n	8000e62 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000e52:	4b2f      	ldr	r3, [pc, #188]	@ (8000f10 <SystemInit+0x118>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f023 030f 	bic.w	r3, r3, #15
 8000e5a:	4a2d      	ldr	r2, [pc, #180]	@ (8000f10 <SystemInit+0x118>)
 8000e5c:	f043 0307 	orr.w	r3, r3, #7
 8000e60:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000e62:	4b2c      	ldr	r3, [pc, #176]	@ (8000f14 <SystemInit+0x11c>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000e68:	4b2a      	ldr	r3, [pc, #168]	@ (8000f14 <SystemInit+0x11c>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000e6e:	4b29      	ldr	r3, [pc, #164]	@ (8000f14 <SystemInit+0x11c>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000e74:	4b27      	ldr	r3, [pc, #156]	@ (8000f14 <SystemInit+0x11c>)
 8000e76:	4a29      	ldr	r2, [pc, #164]	@ (8000f1c <SystemInit+0x124>)
 8000e78:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000e7a:	4b26      	ldr	r3, [pc, #152]	@ (8000f14 <SystemInit+0x11c>)
 8000e7c:	4a28      	ldr	r2, [pc, #160]	@ (8000f20 <SystemInit+0x128>)
 8000e7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000e80:	4b24      	ldr	r3, [pc, #144]	@ (8000f14 <SystemInit+0x11c>)
 8000e82:	4a28      	ldr	r2, [pc, #160]	@ (8000f24 <SystemInit+0x12c>)
 8000e84:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000e86:	4b23      	ldr	r3, [pc, #140]	@ (8000f14 <SystemInit+0x11c>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000e8c:	4b21      	ldr	r3, [pc, #132]	@ (8000f14 <SystemInit+0x11c>)
 8000e8e:	4a25      	ldr	r2, [pc, #148]	@ (8000f24 <SystemInit+0x12c>)
 8000e90:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000e92:	4b20      	ldr	r3, [pc, #128]	@ (8000f14 <SystemInit+0x11c>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000e98:	4b1e      	ldr	r3, [pc, #120]	@ (8000f14 <SystemInit+0x11c>)
 8000e9a:	4a22      	ldr	r2, [pc, #136]	@ (8000f24 <SystemInit+0x12c>)
 8000e9c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000e9e:	4b1d      	ldr	r3, [pc, #116]	@ (8000f14 <SystemInit+0x11c>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ea4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f14 <SystemInit+0x11c>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a1a      	ldr	r2, [pc, #104]	@ (8000f14 <SystemInit+0x11c>)
 8000eaa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000eae:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000eb0:	4b18      	ldr	r3, [pc, #96]	@ (8000f14 <SystemInit+0x11c>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000eb6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f28 <SystemInit+0x130>)
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	4b1c      	ldr	r3, [pc, #112]	@ (8000f2c <SystemInit+0x134>)
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000ec2:	d202      	bcs.n	8000eca <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000ec4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f30 <SystemInit+0x138>)
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000eca:	4b12      	ldr	r3, [pc, #72]	@ (8000f14 <SystemInit+0x11c>)
 8000ecc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ed0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d113      	bne.n	8000f00 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000ed8:	4b0e      	ldr	r3, [pc, #56]	@ (8000f14 <SystemInit+0x11c>)
 8000eda:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ede:	4a0d      	ldr	r2, [pc, #52]	@ (8000f14 <SystemInit+0x11c>)
 8000ee0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ee4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000ee8:	4b12      	ldr	r3, [pc, #72]	@ (8000f34 <SystemInit+0x13c>)
 8000eea:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000eee:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000ef0:	4b08      	ldr	r3, [pc, #32]	@ (8000f14 <SystemInit+0x11c>)
 8000ef2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ef6:	4a07      	ldr	r2, [pc, #28]	@ (8000f14 <SystemInit+0x11c>)
 8000ef8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000efc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000f00:	bf00      	nop
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	e000ed00 	.word	0xe000ed00
 8000f10:	52002000 	.word	0x52002000
 8000f14:	58024400 	.word	0x58024400
 8000f18:	eaf6ed7f 	.word	0xeaf6ed7f
 8000f1c:	02020200 	.word	0x02020200
 8000f20:	01ff0000 	.word	0x01ff0000
 8000f24:	01010280 	.word	0x01010280
 8000f28:	5c001000 	.word	0x5c001000
 8000f2c:	ffff0000 	.word	0xffff0000
 8000f30:	51008108 	.word	0x51008108
 8000f34:	52004000 	.word	0x52004000

08000f38 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000f3c:	4b09      	ldr	r3, [pc, #36]	@ (8000f64 <ExitRun0Mode+0x2c>)
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	4a08      	ldr	r2, [pc, #32]	@ (8000f64 <ExitRun0Mode+0x2c>)
 8000f42:	f043 0302 	orr.w	r3, r3, #2
 8000f46:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000f48:	bf00      	nop
 8000f4a:	4b06      	ldr	r3, [pc, #24]	@ (8000f64 <ExitRun0Mode+0x2c>)
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d0f9      	beq.n	8000f4a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000f56:	bf00      	nop
 8000f58:	bf00      	nop
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	58024800 	.word	0x58024800

08000f68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000f68:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000fa4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000f6c:	f7ff ffe4 	bl	8000f38 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f70:	f7ff ff42 	bl	8000df8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f74:	480c      	ldr	r0, [pc, #48]	@ (8000fa8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f76:	490d      	ldr	r1, [pc, #52]	@ (8000fac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f78:	4a0d      	ldr	r2, [pc, #52]	@ (8000fb0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f7c:	e002      	b.n	8000f84 <LoopCopyDataInit>

08000f7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f82:	3304      	adds	r3, #4

08000f84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f88:	d3f9      	bcc.n	8000f7e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f8c:	4c0a      	ldr	r4, [pc, #40]	@ (8000fb8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f90:	e001      	b.n	8000f96 <LoopFillZerobss>

08000f92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f94:	3204      	adds	r2, #4

08000f96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f98:	d3fb      	bcc.n	8000f92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f9a:	f00a f863 	bl	800b064 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f9e:	f7ff fb77 	bl	8000690 <main>
  bx  lr
 8000fa2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000fa4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000fa8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000fac:	240002cc 	.word	0x240002cc
  ldr r2, =_sidata
 8000fb0:	0800d51c 	.word	0x0800d51c
  ldr r2, =_sbss
 8000fb4:	240002cc 	.word	0x240002cc
  ldr r4, =_ebss
 8000fb8:	24002168 	.word	0x24002168

08000fbc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fbc:	e7fe      	b.n	8000fbc <ADC3_IRQHandler>
	...

08000fc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fc6:	2003      	movs	r0, #3
 8000fc8:	f000 f98c 	bl	80012e4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000fcc:	f002 fc8e 	bl	80038ec <HAL_RCC_GetSysClockFreq>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	4b15      	ldr	r3, [pc, #84]	@ (8001028 <HAL_Init+0x68>)
 8000fd4:	699b      	ldr	r3, [r3, #24]
 8000fd6:	0a1b      	lsrs	r3, r3, #8
 8000fd8:	f003 030f 	and.w	r3, r3, #15
 8000fdc:	4913      	ldr	r1, [pc, #76]	@ (800102c <HAL_Init+0x6c>)
 8000fde:	5ccb      	ldrb	r3, [r1, r3]
 8000fe0:	f003 031f 	and.w	r3, r3, #31
 8000fe4:	fa22 f303 	lsr.w	r3, r2, r3
 8000fe8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000fea:	4b0f      	ldr	r3, [pc, #60]	@ (8001028 <HAL_Init+0x68>)
 8000fec:	699b      	ldr	r3, [r3, #24]
 8000fee:	f003 030f 	and.w	r3, r3, #15
 8000ff2:	4a0e      	ldr	r2, [pc, #56]	@ (800102c <HAL_Init+0x6c>)
 8000ff4:	5cd3      	ldrb	r3, [r2, r3]
 8000ff6:	f003 031f 	and.w	r3, r3, #31
 8000ffa:	687a      	ldr	r2, [r7, #4]
 8000ffc:	fa22 f303 	lsr.w	r3, r2, r3
 8001000:	4a0b      	ldr	r2, [pc, #44]	@ (8001030 <HAL_Init+0x70>)
 8001002:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001004:	4a0b      	ldr	r2, [pc, #44]	@ (8001034 <HAL_Init+0x74>)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800100a:	200f      	movs	r0, #15
 800100c:	f000 f814 	bl	8001038 <HAL_InitTick>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
 8001018:	e002      	b.n	8001020 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800101a:	f7ff fdd3 	bl	8000bc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800101e:	2300      	movs	r3, #0
}
 8001020:	4618      	mov	r0, r3
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	58024400 	.word	0x58024400
 800102c:	0800d114 	.word	0x0800d114
 8001030:	24000004 	.word	0x24000004
 8001034:	24000000 	.word	0x24000000

08001038 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001040:	4b15      	ldr	r3, [pc, #84]	@ (8001098 <HAL_InitTick+0x60>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d101      	bne.n	800104c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001048:	2301      	movs	r3, #1
 800104a:	e021      	b.n	8001090 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800104c:	4b13      	ldr	r3, [pc, #76]	@ (800109c <HAL_InitTick+0x64>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	4b11      	ldr	r3, [pc, #68]	@ (8001098 <HAL_InitTick+0x60>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	4619      	mov	r1, r3
 8001056:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800105a:	fbb3 f3f1 	udiv	r3, r3, r1
 800105e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001062:	4618      	mov	r0, r3
 8001064:	f000 f971 	bl	800134a <HAL_SYSTICK_Config>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	e00e      	b.n	8001090 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2b0f      	cmp	r3, #15
 8001076:	d80a      	bhi.n	800108e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001078:	2200      	movs	r2, #0
 800107a:	6879      	ldr	r1, [r7, #4]
 800107c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001080:	f000 f93b 	bl	80012fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001084:	4a06      	ldr	r2, [pc, #24]	@ (80010a0 <HAL_InitTick+0x68>)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800108a:	2300      	movs	r3, #0
 800108c:	e000      	b.n	8001090 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
}
 8001090:	4618      	mov	r0, r3
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	2400000c 	.word	0x2400000c
 800109c:	24000000 	.word	0x24000000
 80010a0:	24000008 	.word	0x24000008

080010a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010a8:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <HAL_IncTick+0x20>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	461a      	mov	r2, r3
 80010ae:	4b06      	ldr	r3, [pc, #24]	@ (80010c8 <HAL_IncTick+0x24>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4413      	add	r3, r2
 80010b4:	4a04      	ldr	r2, [pc, #16]	@ (80010c8 <HAL_IncTick+0x24>)
 80010b6:	6013      	str	r3, [r2, #0]
}
 80010b8:	bf00      	nop
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	2400000c 	.word	0x2400000c
 80010c8:	24000434 	.word	0x24000434

080010cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  return uwTick;
 80010d0:	4b03      	ldr	r3, [pc, #12]	@ (80010e0 <HAL_GetTick+0x14>)
 80010d2:	681b      	ldr	r3, [r3, #0]
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	24000434 	.word	0x24000434

080010e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010ec:	f7ff ffee 	bl	80010cc <HAL_GetTick>
 80010f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80010fc:	d005      	beq.n	800110a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001128 <HAL_Delay+0x44>)
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	461a      	mov	r2, r3
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	4413      	add	r3, r2
 8001108:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800110a:	bf00      	nop
 800110c:	f7ff ffde 	bl	80010cc <HAL_GetTick>
 8001110:	4602      	mov	r2, r0
 8001112:	68bb      	ldr	r3, [r7, #8]
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	68fa      	ldr	r2, [r7, #12]
 8001118:	429a      	cmp	r2, r3
 800111a:	d8f7      	bhi.n	800110c <HAL_Delay+0x28>
  {
  }
}
 800111c:	bf00      	nop
 800111e:	bf00      	nop
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	2400000c 	.word	0x2400000c

0800112c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001130:	4b03      	ldr	r3, [pc, #12]	@ (8001140 <HAL_GetREVID+0x14>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	0c1b      	lsrs	r3, r3, #16
}
 8001136:	4618      	mov	r0, r3
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	5c001000 	.word	0x5c001000

08001144 <__NVIC_SetPriorityGrouping>:
{
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f003 0307 	and.w	r3, r3, #7
 8001152:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001154:	4b0b      	ldr	r3, [pc, #44]	@ (8001184 <__NVIC_SetPriorityGrouping+0x40>)
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800115a:	68ba      	ldr	r2, [r7, #8]
 800115c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001160:	4013      	ands	r3, r2
 8001162:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800116c:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <__NVIC_SetPriorityGrouping+0x44>)
 800116e:	4313      	orrs	r3, r2
 8001170:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001172:	4a04      	ldr	r2, [pc, #16]	@ (8001184 <__NVIC_SetPriorityGrouping+0x40>)
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	60d3      	str	r3, [r2, #12]
}
 8001178:	bf00      	nop
 800117a:	3714      	adds	r7, #20
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr
 8001184:	e000ed00 	.word	0xe000ed00
 8001188:	05fa0000 	.word	0x05fa0000

0800118c <__NVIC_GetPriorityGrouping>:
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001190:	4b04      	ldr	r3, [pc, #16]	@ (80011a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	0a1b      	lsrs	r3, r3, #8
 8001196:	f003 0307 	and.w	r3, r3, #7
}
 800119a:	4618      	mov	r0, r3
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	e000ed00 	.word	0xe000ed00

080011a8 <__NVIC_EnableIRQ>:
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	db0b      	blt.n	80011d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011ba:	88fb      	ldrh	r3, [r7, #6]
 80011bc:	f003 021f 	and.w	r2, r3, #31
 80011c0:	4907      	ldr	r1, [pc, #28]	@ (80011e0 <__NVIC_EnableIRQ+0x38>)
 80011c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011c6:	095b      	lsrs	r3, r3, #5
 80011c8:	2001      	movs	r0, #1
 80011ca:	fa00 f202 	lsl.w	r2, r0, r2
 80011ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80011d2:	bf00      	nop
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	e000e100 	.word	0xe000e100

080011e4 <__NVIC_SetPriority>:
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	4603      	mov	r3, r0
 80011ec:	6039      	str	r1, [r7, #0]
 80011ee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	db0a      	blt.n	800120e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	b2da      	uxtb	r2, r3
 80011fc:	490c      	ldr	r1, [pc, #48]	@ (8001230 <__NVIC_SetPriority+0x4c>)
 80011fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001202:	0112      	lsls	r2, r2, #4
 8001204:	b2d2      	uxtb	r2, r2
 8001206:	440b      	add	r3, r1
 8001208:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800120c:	e00a      	b.n	8001224 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	b2da      	uxtb	r2, r3
 8001212:	4908      	ldr	r1, [pc, #32]	@ (8001234 <__NVIC_SetPriority+0x50>)
 8001214:	88fb      	ldrh	r3, [r7, #6]
 8001216:	f003 030f 	and.w	r3, r3, #15
 800121a:	3b04      	subs	r3, #4
 800121c:	0112      	lsls	r2, r2, #4
 800121e:	b2d2      	uxtb	r2, r2
 8001220:	440b      	add	r3, r1
 8001222:	761a      	strb	r2, [r3, #24]
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr
 8001230:	e000e100 	.word	0xe000e100
 8001234:	e000ed00 	.word	0xe000ed00

08001238 <NVIC_EncodePriority>:
{
 8001238:	b480      	push	{r7}
 800123a:	b089      	sub	sp, #36	@ 0x24
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	f003 0307 	and.w	r3, r3, #7
 800124a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	f1c3 0307 	rsb	r3, r3, #7
 8001252:	2b04      	cmp	r3, #4
 8001254:	bf28      	it	cs
 8001256:	2304      	movcs	r3, #4
 8001258:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	3304      	adds	r3, #4
 800125e:	2b06      	cmp	r3, #6
 8001260:	d902      	bls.n	8001268 <NVIC_EncodePriority+0x30>
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	3b03      	subs	r3, #3
 8001266:	e000      	b.n	800126a <NVIC_EncodePriority+0x32>
 8001268:	2300      	movs	r3, #0
 800126a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800126c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001270:	69bb      	ldr	r3, [r7, #24]
 8001272:	fa02 f303 	lsl.w	r3, r2, r3
 8001276:	43da      	mvns	r2, r3
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	401a      	ands	r2, r3
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001280:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	fa01 f303 	lsl.w	r3, r1, r3
 800128a:	43d9      	mvns	r1, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001290:	4313      	orrs	r3, r2
}
 8001292:	4618      	mov	r0, r3
 8001294:	3724      	adds	r7, #36	@ 0x24
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
	...

080012a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	3b01      	subs	r3, #1
 80012ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012b0:	d301      	bcc.n	80012b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012b2:	2301      	movs	r3, #1
 80012b4:	e00f      	b.n	80012d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012b6:	4a0a      	ldr	r2, [pc, #40]	@ (80012e0 <SysTick_Config+0x40>)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	3b01      	subs	r3, #1
 80012bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012be:	210f      	movs	r1, #15
 80012c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80012c4:	f7ff ff8e 	bl	80011e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012c8:	4b05      	ldr	r3, [pc, #20]	@ (80012e0 <SysTick_Config+0x40>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012ce:	4b04      	ldr	r3, [pc, #16]	@ (80012e0 <SysTick_Config+0x40>)
 80012d0:	2207      	movs	r2, #7
 80012d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012d4:	2300      	movs	r3, #0
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	e000e010 	.word	0xe000e010

080012e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012ec:	6878      	ldr	r0, [r7, #4]
 80012ee:	f7ff ff29 	bl	8001144 <__NVIC_SetPriorityGrouping>
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b086      	sub	sp, #24
 80012fe:	af00      	add	r7, sp, #0
 8001300:	4603      	mov	r3, r0
 8001302:	60b9      	str	r1, [r7, #8]
 8001304:	607a      	str	r2, [r7, #4]
 8001306:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001308:	f7ff ff40 	bl	800118c <__NVIC_GetPriorityGrouping>
 800130c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800130e:	687a      	ldr	r2, [r7, #4]
 8001310:	68b9      	ldr	r1, [r7, #8]
 8001312:	6978      	ldr	r0, [r7, #20]
 8001314:	f7ff ff90 	bl	8001238 <NVIC_EncodePriority>
 8001318:	4602      	mov	r2, r0
 800131a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800131e:	4611      	mov	r1, r2
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff ff5f 	bl	80011e4 <__NVIC_SetPriority>
}
 8001326:	bf00      	nop
 8001328:	3718      	adds	r7, #24
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b082      	sub	sp, #8
 8001332:	af00      	add	r7, sp, #0
 8001334:	4603      	mov	r3, r0
 8001336:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001338:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff ff33 	bl	80011a8 <__NVIC_EnableIRQ>
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b082      	sub	sp, #8
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f7ff ffa4 	bl	80012a0 <SysTick_Config>
 8001358:	4603      	mov	r3, r0
}
 800135a:	4618      	mov	r0, r3
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
	...

08001364 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001364:	b480      	push	{r7}
 8001366:	b089      	sub	sp, #36	@ 0x24
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800136e:	2300      	movs	r3, #0
 8001370:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001372:	4b89      	ldr	r3, [pc, #548]	@ (8001598 <HAL_GPIO_Init+0x234>)
 8001374:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001376:	e194      	b.n	80016a2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	2101      	movs	r1, #1
 800137e:	69fb      	ldr	r3, [r7, #28]
 8001380:	fa01 f303 	lsl.w	r3, r1, r3
 8001384:	4013      	ands	r3, r2
 8001386:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	2b00      	cmp	r3, #0
 800138c:	f000 8186 	beq.w	800169c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f003 0303 	and.w	r3, r3, #3
 8001398:	2b01      	cmp	r3, #1
 800139a:	d005      	beq.n	80013a8 <HAL_GPIO_Init+0x44>
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	f003 0303 	and.w	r3, r3, #3
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d130      	bne.n	800140a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	2203      	movs	r2, #3
 80013b4:	fa02 f303 	lsl.w	r3, r2, r3
 80013b8:	43db      	mvns	r3, r3
 80013ba:	69ba      	ldr	r2, [r7, #24]
 80013bc:	4013      	ands	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	68da      	ldr	r2, [r3, #12]
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	005b      	lsls	r3, r3, #1
 80013c8:	fa02 f303 	lsl.w	r3, r2, r3
 80013cc:	69ba      	ldr	r2, [r7, #24]
 80013ce:	4313      	orrs	r3, r2
 80013d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013de:	2201      	movs	r2, #1
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	fa02 f303 	lsl.w	r3, r2, r3
 80013e6:	43db      	mvns	r3, r3
 80013e8:	69ba      	ldr	r2, [r7, #24]
 80013ea:	4013      	ands	r3, r2
 80013ec:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	091b      	lsrs	r3, r3, #4
 80013f4:	f003 0201 	and.w	r2, r3, #1
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	4313      	orrs	r3, r2
 8001402:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	f003 0303 	and.w	r3, r3, #3
 8001412:	2b03      	cmp	r3, #3
 8001414:	d017      	beq.n	8001446 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	68db      	ldr	r3, [r3, #12]
 800141a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	005b      	lsls	r3, r3, #1
 8001420:	2203      	movs	r2, #3
 8001422:	fa02 f303 	lsl.w	r3, r2, r3
 8001426:	43db      	mvns	r3, r3
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	4013      	ands	r3, r2
 800142c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	689a      	ldr	r2, [r3, #8]
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	005b      	lsls	r3, r3, #1
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	69ba      	ldr	r2, [r7, #24]
 800143c:	4313      	orrs	r3, r2
 800143e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	69ba      	ldr	r2, [r7, #24]
 8001444:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f003 0303 	and.w	r3, r3, #3
 800144e:	2b02      	cmp	r3, #2
 8001450:	d123      	bne.n	800149a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	08da      	lsrs	r2, r3, #3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	3208      	adds	r2, #8
 800145a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800145e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	f003 0307 	and.w	r3, r3, #7
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	220f      	movs	r2, #15
 800146a:	fa02 f303 	lsl.w	r3, r2, r3
 800146e:	43db      	mvns	r3, r3
 8001470:	69ba      	ldr	r2, [r7, #24]
 8001472:	4013      	ands	r3, r2
 8001474:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	691a      	ldr	r2, [r3, #16]
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	f003 0307 	and.w	r3, r3, #7
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	fa02 f303 	lsl.w	r3, r2, r3
 8001486:	69ba      	ldr	r2, [r7, #24]
 8001488:	4313      	orrs	r3, r2
 800148a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	08da      	lsrs	r2, r3, #3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	3208      	adds	r2, #8
 8001494:	69b9      	ldr	r1, [r7, #24]
 8001496:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	2203      	movs	r2, #3
 80014a6:	fa02 f303 	lsl.w	r3, r2, r3
 80014aa:	43db      	mvns	r3, r3
 80014ac:	69ba      	ldr	r2, [r7, #24]
 80014ae:	4013      	ands	r3, r2
 80014b0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f003 0203 	and.w	r2, r3, #3
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	69ba      	ldr	r2, [r7, #24]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	f000 80e0 	beq.w	800169c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014dc:	4b2f      	ldr	r3, [pc, #188]	@ (800159c <HAL_GPIO_Init+0x238>)
 80014de:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80014e2:	4a2e      	ldr	r2, [pc, #184]	@ (800159c <HAL_GPIO_Init+0x238>)
 80014e4:	f043 0302 	orr.w	r3, r3, #2
 80014e8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80014ec:	4b2b      	ldr	r3, [pc, #172]	@ (800159c <HAL_GPIO_Init+0x238>)
 80014ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80014f2:	f003 0302 	and.w	r3, r3, #2
 80014f6:	60fb      	str	r3, [r7, #12]
 80014f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014fa:	4a29      	ldr	r2, [pc, #164]	@ (80015a0 <HAL_GPIO_Init+0x23c>)
 80014fc:	69fb      	ldr	r3, [r7, #28]
 80014fe:	089b      	lsrs	r3, r3, #2
 8001500:	3302      	adds	r3, #2
 8001502:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001506:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001508:	69fb      	ldr	r3, [r7, #28]
 800150a:	f003 0303 	and.w	r3, r3, #3
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	220f      	movs	r2, #15
 8001512:	fa02 f303 	lsl.w	r3, r2, r3
 8001516:	43db      	mvns	r3, r3
 8001518:	69ba      	ldr	r2, [r7, #24]
 800151a:	4013      	ands	r3, r2
 800151c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4a20      	ldr	r2, [pc, #128]	@ (80015a4 <HAL_GPIO_Init+0x240>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d052      	beq.n	80015cc <HAL_GPIO_Init+0x268>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a1f      	ldr	r2, [pc, #124]	@ (80015a8 <HAL_GPIO_Init+0x244>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d031      	beq.n	8001592 <HAL_GPIO_Init+0x22e>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4a1e      	ldr	r2, [pc, #120]	@ (80015ac <HAL_GPIO_Init+0x248>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d02b      	beq.n	800158e <HAL_GPIO_Init+0x22a>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4a1d      	ldr	r2, [pc, #116]	@ (80015b0 <HAL_GPIO_Init+0x24c>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d025      	beq.n	800158a <HAL_GPIO_Init+0x226>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4a1c      	ldr	r2, [pc, #112]	@ (80015b4 <HAL_GPIO_Init+0x250>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d01f      	beq.n	8001586 <HAL_GPIO_Init+0x222>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a1b      	ldr	r2, [pc, #108]	@ (80015b8 <HAL_GPIO_Init+0x254>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d019      	beq.n	8001582 <HAL_GPIO_Init+0x21e>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4a1a      	ldr	r2, [pc, #104]	@ (80015bc <HAL_GPIO_Init+0x258>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d013      	beq.n	800157e <HAL_GPIO_Init+0x21a>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a19      	ldr	r2, [pc, #100]	@ (80015c0 <HAL_GPIO_Init+0x25c>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d00d      	beq.n	800157a <HAL_GPIO_Init+0x216>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a18      	ldr	r2, [pc, #96]	@ (80015c4 <HAL_GPIO_Init+0x260>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d007      	beq.n	8001576 <HAL_GPIO_Init+0x212>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a17      	ldr	r2, [pc, #92]	@ (80015c8 <HAL_GPIO_Init+0x264>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d101      	bne.n	8001572 <HAL_GPIO_Init+0x20e>
 800156e:	2309      	movs	r3, #9
 8001570:	e02d      	b.n	80015ce <HAL_GPIO_Init+0x26a>
 8001572:	230a      	movs	r3, #10
 8001574:	e02b      	b.n	80015ce <HAL_GPIO_Init+0x26a>
 8001576:	2308      	movs	r3, #8
 8001578:	e029      	b.n	80015ce <HAL_GPIO_Init+0x26a>
 800157a:	2307      	movs	r3, #7
 800157c:	e027      	b.n	80015ce <HAL_GPIO_Init+0x26a>
 800157e:	2306      	movs	r3, #6
 8001580:	e025      	b.n	80015ce <HAL_GPIO_Init+0x26a>
 8001582:	2305      	movs	r3, #5
 8001584:	e023      	b.n	80015ce <HAL_GPIO_Init+0x26a>
 8001586:	2304      	movs	r3, #4
 8001588:	e021      	b.n	80015ce <HAL_GPIO_Init+0x26a>
 800158a:	2303      	movs	r3, #3
 800158c:	e01f      	b.n	80015ce <HAL_GPIO_Init+0x26a>
 800158e:	2302      	movs	r3, #2
 8001590:	e01d      	b.n	80015ce <HAL_GPIO_Init+0x26a>
 8001592:	2301      	movs	r3, #1
 8001594:	e01b      	b.n	80015ce <HAL_GPIO_Init+0x26a>
 8001596:	bf00      	nop
 8001598:	58000080 	.word	0x58000080
 800159c:	58024400 	.word	0x58024400
 80015a0:	58000400 	.word	0x58000400
 80015a4:	58020000 	.word	0x58020000
 80015a8:	58020400 	.word	0x58020400
 80015ac:	58020800 	.word	0x58020800
 80015b0:	58020c00 	.word	0x58020c00
 80015b4:	58021000 	.word	0x58021000
 80015b8:	58021400 	.word	0x58021400
 80015bc:	58021800 	.word	0x58021800
 80015c0:	58021c00 	.word	0x58021c00
 80015c4:	58022000 	.word	0x58022000
 80015c8:	58022400 	.word	0x58022400
 80015cc:	2300      	movs	r3, #0
 80015ce:	69fa      	ldr	r2, [r7, #28]
 80015d0:	f002 0203 	and.w	r2, r2, #3
 80015d4:	0092      	lsls	r2, r2, #2
 80015d6:	4093      	lsls	r3, r2
 80015d8:	69ba      	ldr	r2, [r7, #24]
 80015da:	4313      	orrs	r3, r2
 80015dc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015de:	4938      	ldr	r1, [pc, #224]	@ (80016c0 <HAL_GPIO_Init+0x35c>)
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	089b      	lsrs	r3, r3, #2
 80015e4:	3302      	adds	r3, #2
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80015ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	43db      	mvns	r3, r3
 80015f8:	69ba      	ldr	r2, [r7, #24]
 80015fa:	4013      	ands	r3, r2
 80015fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001606:	2b00      	cmp	r3, #0
 8001608:	d003      	beq.n	8001612 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800160a:	69ba      	ldr	r2, [r7, #24]
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	4313      	orrs	r3, r2
 8001610:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001612:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800161a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	43db      	mvns	r3, r3
 8001626:	69ba      	ldr	r2, [r7, #24]
 8001628:	4013      	ands	r3, r2
 800162a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001634:	2b00      	cmp	r3, #0
 8001636:	d003      	beq.n	8001640 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001638:	69ba      	ldr	r2, [r7, #24]
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	4313      	orrs	r3, r2
 800163e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001640:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	43db      	mvns	r3, r3
 8001652:	69ba      	ldr	r2, [r7, #24]
 8001654:	4013      	ands	r3, r2
 8001656:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	4313      	orrs	r3, r2
 800166a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	69ba      	ldr	r2, [r7, #24]
 8001670:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	43db      	mvns	r3, r3
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	4013      	ands	r3, r2
 8001680:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800168a:	2b00      	cmp	r3, #0
 800168c:	d003      	beq.n	8001696 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800168e:	69ba      	ldr	r2, [r7, #24]
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	4313      	orrs	r3, r2
 8001694:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	69ba      	ldr	r2, [r7, #24]
 800169a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	3301      	adds	r3, #1
 80016a0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	fa22 f303 	lsr.w	r3, r2, r3
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	f47f ae63 	bne.w	8001378 <HAL_GPIO_Init+0x14>
  }
}
 80016b2:	bf00      	nop
 80016b4:	bf00      	nop
 80016b6:	3724      	adds	r7, #36	@ 0x24
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr
 80016c0:	58000400 	.word	0x58000400

080016c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	460b      	mov	r3, r1
 80016ce:	807b      	strh	r3, [r7, #2]
 80016d0:	4613      	mov	r3, r2
 80016d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016d4:	787b      	ldrb	r3, [r7, #1]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d003      	beq.n	80016e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016da:	887a      	ldrh	r2, [r7, #2]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80016e0:	e003      	b.n	80016ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80016e2:	887b      	ldrh	r3, [r7, #2]
 80016e4:	041a      	lsls	r2, r3, #16
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	619a      	str	r2, [r3, #24]
}
 80016ea:	bf00      	nop
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80016f6:	b580      	push	{r7, lr}
 80016f8:	b086      	sub	sp, #24
 80016fa:	af02      	add	r7, sp, #8
 80016fc:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d101      	bne.n	8001708 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e0fe      	b.n	8001906 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800170e:	b2db      	uxtb	r3, r3
 8001710:	2b00      	cmp	r3, #0
 8001712:	d106      	bne.n	8001722 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800171c:	6878      	ldr	r0, [r7, #4]
 800171e:	f008 f9c7 	bl	8009ab0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2203      	movs	r2, #3
 8001726:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4618      	mov	r0, r3
 8001730:	f004 fd87 	bl	8006242 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6818      	ldr	r0, [r3, #0]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	7c1a      	ldrb	r2, [r3, #16]
 800173c:	f88d 2000 	strb.w	r2, [sp]
 8001740:	3304      	adds	r3, #4
 8001742:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001744:	f004 fc58 	bl	8005ff8 <USB_CoreInit>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d005      	beq.n	800175a <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2202      	movs	r2, #2
 8001752:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e0d5      	b.n	8001906 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2100      	movs	r1, #0
 8001760:	4618      	mov	r0, r3
 8001762:	f004 fd7f 	bl	8006264 <USB_SetCurrentMode>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d005      	beq.n	8001778 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2202      	movs	r2, #2
 8001770:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001774:	2301      	movs	r3, #1
 8001776:	e0c6      	b.n	8001906 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001778:	2300      	movs	r3, #0
 800177a:	73fb      	strb	r3, [r7, #15]
 800177c:	e04a      	b.n	8001814 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800177e:	7bfa      	ldrb	r2, [r7, #15]
 8001780:	6879      	ldr	r1, [r7, #4]
 8001782:	4613      	mov	r3, r2
 8001784:	00db      	lsls	r3, r3, #3
 8001786:	4413      	add	r3, r2
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	440b      	add	r3, r1
 800178c:	3315      	adds	r3, #21
 800178e:	2201      	movs	r2, #1
 8001790:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001792:	7bfa      	ldrb	r2, [r7, #15]
 8001794:	6879      	ldr	r1, [r7, #4]
 8001796:	4613      	mov	r3, r2
 8001798:	00db      	lsls	r3, r3, #3
 800179a:	4413      	add	r3, r2
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	440b      	add	r3, r1
 80017a0:	3314      	adds	r3, #20
 80017a2:	7bfa      	ldrb	r2, [r7, #15]
 80017a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80017a6:	7bfa      	ldrb	r2, [r7, #15]
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
 80017aa:	b298      	uxth	r0, r3
 80017ac:	6879      	ldr	r1, [r7, #4]
 80017ae:	4613      	mov	r3, r2
 80017b0:	00db      	lsls	r3, r3, #3
 80017b2:	4413      	add	r3, r2
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	440b      	add	r3, r1
 80017b8:	332e      	adds	r3, #46	@ 0x2e
 80017ba:	4602      	mov	r2, r0
 80017bc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80017be:	7bfa      	ldrb	r2, [r7, #15]
 80017c0:	6879      	ldr	r1, [r7, #4]
 80017c2:	4613      	mov	r3, r2
 80017c4:	00db      	lsls	r3, r3, #3
 80017c6:	4413      	add	r3, r2
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	440b      	add	r3, r1
 80017cc:	3318      	adds	r3, #24
 80017ce:	2200      	movs	r2, #0
 80017d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80017d2:	7bfa      	ldrb	r2, [r7, #15]
 80017d4:	6879      	ldr	r1, [r7, #4]
 80017d6:	4613      	mov	r3, r2
 80017d8:	00db      	lsls	r3, r3, #3
 80017da:	4413      	add	r3, r2
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	440b      	add	r3, r1
 80017e0:	331c      	adds	r3, #28
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80017e6:	7bfa      	ldrb	r2, [r7, #15]
 80017e8:	6879      	ldr	r1, [r7, #4]
 80017ea:	4613      	mov	r3, r2
 80017ec:	00db      	lsls	r3, r3, #3
 80017ee:	4413      	add	r3, r2
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	440b      	add	r3, r1
 80017f4:	3320      	adds	r3, #32
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80017fa:	7bfa      	ldrb	r2, [r7, #15]
 80017fc:	6879      	ldr	r1, [r7, #4]
 80017fe:	4613      	mov	r3, r2
 8001800:	00db      	lsls	r3, r3, #3
 8001802:	4413      	add	r3, r2
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	440b      	add	r3, r1
 8001808:	3324      	adds	r3, #36	@ 0x24
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800180e:	7bfb      	ldrb	r3, [r7, #15]
 8001810:	3301      	adds	r3, #1
 8001812:	73fb      	strb	r3, [r7, #15]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	791b      	ldrb	r3, [r3, #4]
 8001818:	7bfa      	ldrb	r2, [r7, #15]
 800181a:	429a      	cmp	r2, r3
 800181c:	d3af      	bcc.n	800177e <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800181e:	2300      	movs	r3, #0
 8001820:	73fb      	strb	r3, [r7, #15]
 8001822:	e044      	b.n	80018ae <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001824:	7bfa      	ldrb	r2, [r7, #15]
 8001826:	6879      	ldr	r1, [r7, #4]
 8001828:	4613      	mov	r3, r2
 800182a:	00db      	lsls	r3, r3, #3
 800182c:	4413      	add	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	440b      	add	r3, r1
 8001832:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001836:	2200      	movs	r2, #0
 8001838:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800183a:	7bfa      	ldrb	r2, [r7, #15]
 800183c:	6879      	ldr	r1, [r7, #4]
 800183e:	4613      	mov	r3, r2
 8001840:	00db      	lsls	r3, r3, #3
 8001842:	4413      	add	r3, r2
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	440b      	add	r3, r1
 8001848:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800184c:	7bfa      	ldrb	r2, [r7, #15]
 800184e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001850:	7bfa      	ldrb	r2, [r7, #15]
 8001852:	6879      	ldr	r1, [r7, #4]
 8001854:	4613      	mov	r3, r2
 8001856:	00db      	lsls	r3, r3, #3
 8001858:	4413      	add	r3, r2
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	440b      	add	r3, r1
 800185e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001862:	2200      	movs	r2, #0
 8001864:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001866:	7bfa      	ldrb	r2, [r7, #15]
 8001868:	6879      	ldr	r1, [r7, #4]
 800186a:	4613      	mov	r3, r2
 800186c:	00db      	lsls	r3, r3, #3
 800186e:	4413      	add	r3, r2
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	440b      	add	r3, r1
 8001874:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800187c:	7bfa      	ldrb	r2, [r7, #15]
 800187e:	6879      	ldr	r1, [r7, #4]
 8001880:	4613      	mov	r3, r2
 8001882:	00db      	lsls	r3, r3, #3
 8001884:	4413      	add	r3, r2
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	440b      	add	r3, r1
 800188a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001892:	7bfa      	ldrb	r2, [r7, #15]
 8001894:	6879      	ldr	r1, [r7, #4]
 8001896:	4613      	mov	r3, r2
 8001898:	00db      	lsls	r3, r3, #3
 800189a:	4413      	add	r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	440b      	add	r3, r1
 80018a0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
 80018aa:	3301      	adds	r3, #1
 80018ac:	73fb      	strb	r3, [r7, #15]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	791b      	ldrb	r3, [r3, #4]
 80018b2:	7bfa      	ldrb	r2, [r7, #15]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d3b5      	bcc.n	8001824 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6818      	ldr	r0, [r3, #0]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	7c1a      	ldrb	r2, [r3, #16]
 80018c0:	f88d 2000 	strb.w	r2, [sp]
 80018c4:	3304      	adds	r3, #4
 80018c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018c8:	f004 fd18 	bl	80062fc <USB_DevInit>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d005      	beq.n	80018de <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2202      	movs	r2, #2
 80018d6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e013      	b.n	8001906 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2200      	movs	r2, #0
 80018e2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2201      	movs	r2, #1
 80018e8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	7b1b      	ldrb	r3, [r3, #12]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d102      	bne.n	80018fa <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f001 f96f 	bl	8002bd8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4618      	mov	r0, r3
 8001900:	f005 fd5b 	bl	80073ba <USB_DevDisconnect>

  return HAL_OK;
 8001904:	2300      	movs	r3, #0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3710      	adds	r7, #16
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b084      	sub	sp, #16
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001922:	2b01      	cmp	r3, #1
 8001924:	d101      	bne.n	800192a <HAL_PCD_Start+0x1c>
 8001926:	2302      	movs	r3, #2
 8001928:	e022      	b.n	8001970 <HAL_PCD_Start+0x62>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2201      	movs	r2, #1
 800192e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800193a:	2b00      	cmp	r3, #0
 800193c:	d009      	beq.n	8001952 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001942:	2b01      	cmp	r3, #1
 8001944:	d105      	bne.n	8001952 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800194a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4618      	mov	r0, r3
 8001958:	f004 fc62 	bl	8006220 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4618      	mov	r0, r3
 8001962:	f005 fd09 	bl	8007378 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800196e:	2300      	movs	r3, #0
}
 8001970:	4618      	mov	r0, r3
 8001972:	3710      	adds	r7, #16
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}

08001978 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001978:	b590      	push	{r4, r7, lr}
 800197a:	b08d      	sub	sp, #52	@ 0x34
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001986:	6a3b      	ldr	r3, [r7, #32]
 8001988:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4618      	mov	r0, r3
 8001990:	f005 fdc7 	bl	8007522 <USB_GetMode>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	f040 84b9 	bne.w	800230e <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f005 fd2b 	bl	80073fc <USB_ReadInterrupts>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	f000 84af 	beq.w	800230c <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	0a1b      	lsrs	r3, r3, #8
 80019b8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f005 fd18 	bl	80073fc <USB_ReadInterrupts>
 80019cc:	4603      	mov	r3, r0
 80019ce:	f003 0302 	and.w	r3, r3, #2
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d107      	bne.n	80019e6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	695a      	ldr	r2, [r3, #20]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f002 0202 	and.w	r2, r2, #2
 80019e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f005 fd06 	bl	80073fc <USB_ReadInterrupts>
 80019f0:	4603      	mov	r3, r0
 80019f2:	f003 0310 	and.w	r3, r3, #16
 80019f6:	2b10      	cmp	r3, #16
 80019f8:	d161      	bne.n	8001abe <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	699a      	ldr	r2, [r3, #24]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f022 0210 	bic.w	r2, r2, #16
 8001a08:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001a0a:	6a3b      	ldr	r3, [r7, #32]
 8001a0c:	6a1b      	ldr	r3, [r3, #32]
 8001a0e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001a10:	69bb      	ldr	r3, [r7, #24]
 8001a12:	f003 020f 	and.w	r2, r3, #15
 8001a16:	4613      	mov	r3, r2
 8001a18:	00db      	lsls	r3, r3, #3
 8001a1a:	4413      	add	r3, r2
 8001a1c:	009b      	lsls	r3, r3, #2
 8001a1e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	4413      	add	r3, r2
 8001a26:	3304      	adds	r3, #4
 8001a28:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001a30:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001a34:	d124      	bne.n	8001a80 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001a36:	69ba      	ldr	r2, [r7, #24]
 8001a38:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d035      	beq.n	8001aae <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001a46:	69bb      	ldr	r3, [r7, #24]
 8001a48:	091b      	lsrs	r3, r3, #4
 8001a4a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001a4c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001a50:	b29b      	uxth	r3, r3
 8001a52:	461a      	mov	r2, r3
 8001a54:	6a38      	ldr	r0, [r7, #32]
 8001a56:	f005 fb3d 	bl	80070d4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	68da      	ldr	r2, [r3, #12]
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	091b      	lsrs	r3, r3, #4
 8001a62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001a66:	441a      	add	r2, r3
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	695a      	ldr	r2, [r3, #20]
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	091b      	lsrs	r3, r3, #4
 8001a74:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001a78:	441a      	add	r2, r3
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	615a      	str	r2, [r3, #20]
 8001a7e:	e016      	b.n	8001aae <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001a86:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001a8a:	d110      	bne.n	8001aae <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001a92:	2208      	movs	r2, #8
 8001a94:	4619      	mov	r1, r3
 8001a96:	6a38      	ldr	r0, [r7, #32]
 8001a98:	f005 fb1c 	bl	80070d4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	695a      	ldr	r2, [r3, #20]
 8001aa0:	69bb      	ldr	r3, [r7, #24]
 8001aa2:	091b      	lsrs	r3, r3, #4
 8001aa4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001aa8:	441a      	add	r2, r3
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	699a      	ldr	r2, [r3, #24]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f042 0210 	orr.w	r2, r2, #16
 8001abc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f005 fc9a 	bl	80073fc <USB_ReadInterrupts>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ace:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001ad2:	f040 80a7 	bne.w	8001c24 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f005 fc9f 	bl	8007422 <USB_ReadDevAllOutEpInterrupt>
 8001ae4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001ae6:	e099      	b.n	8001c1c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	f000 808e 	beq.w	8001c10 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001afa:	b2d2      	uxtb	r2, r2
 8001afc:	4611      	mov	r1, r2
 8001afe:	4618      	mov	r0, r3
 8001b00:	f005 fcc3 	bl	800748a <USB_ReadDevOutEPInterrupt>
 8001b04:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d00c      	beq.n	8001b2a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b12:	015a      	lsls	r2, r3, #5
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	4413      	add	r3, r2
 8001b18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	2301      	movs	r3, #1
 8001b20:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001b22:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f000 fed1 	bl	80028cc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	f003 0308 	and.w	r3, r3, #8
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d00c      	beq.n	8001b4e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b36:	015a      	lsls	r2, r3, #5
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b40:	461a      	mov	r2, r3
 8001b42:	2308      	movs	r3, #8
 8001b44:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001b46:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f000 ffa7 	bl	8002a9c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	f003 0310 	and.w	r3, r3, #16
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d008      	beq.n	8001b6a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b5a:	015a      	lsls	r2, r3, #5
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	4413      	add	r3, r2
 8001b60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b64:	461a      	mov	r2, r3
 8001b66:	2310      	movs	r3, #16
 8001b68:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	f003 0302 	and.w	r3, r3, #2
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d030      	beq.n	8001bd6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001b74:	6a3b      	ldr	r3, [r7, #32]
 8001b76:	695b      	ldr	r3, [r3, #20]
 8001b78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b7c:	2b80      	cmp	r3, #128	@ 0x80
 8001b7e:	d109      	bne.n	8001b94 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	69fa      	ldr	r2, [r7, #28]
 8001b8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b8e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b92:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001b94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b96:	4613      	mov	r3, r2
 8001b98:	00db      	lsls	r3, r3, #3
 8001b9a:	4413      	add	r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	3304      	adds	r3, #4
 8001ba8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	78db      	ldrb	r3, [r3, #3]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d108      	bne.n	8001bc4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f008 f89c 	bl	8009cfc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc6:	015a      	lsls	r2, r3, #5
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	4413      	add	r3, r2
 8001bcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	f003 0320 	and.w	r3, r3, #32
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d008      	beq.n	8001bf2 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be2:	015a      	lsls	r2, r3, #5
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	4413      	add	r3, r2
 8001be8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001bec:	461a      	mov	r2, r3
 8001bee:	2320      	movs	r3, #32
 8001bf0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d009      	beq.n	8001c10 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfe:	015a      	lsls	r2, r3, #5
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	4413      	add	r3, r2
 8001c04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c08:	461a      	mov	r2, r3
 8001c0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c0e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c12:	3301      	adds	r3, #1
 8001c14:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c18:	085b      	lsrs	r3, r3, #1
 8001c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	f47f af62 	bne.w	8001ae8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f005 fbe7 	bl	80073fc <USB_ReadInterrupts>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c34:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001c38:	f040 80db 	bne.w	8001df2 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f005 fc08 	bl	8007456 <USB_ReadDevAllInEpInterrupt>
 8001c46:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001c4c:	e0cd      	b.n	8001dea <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c50:	f003 0301 	and.w	r3, r3, #1
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	f000 80c2 	beq.w	8001dde <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c60:	b2d2      	uxtb	r2, r2
 8001c62:	4611      	mov	r1, r2
 8001c64:	4618      	mov	r0, r3
 8001c66:	f005 fc2e 	bl	80074c6 <USB_ReadDevInEPInterrupt>
 8001c6a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d057      	beq.n	8001d26 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c78:	f003 030f 	and.w	r3, r3, #15
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001c8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	43db      	mvns	r3, r3
 8001c90:	69f9      	ldr	r1, [r7, #28]
 8001c92:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001c96:	4013      	ands	r3, r2
 8001c98:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c9c:	015a      	lsls	r2, r3, #5
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	2301      	movs	r3, #1
 8001caa:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	799b      	ldrb	r3, [r3, #6]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d132      	bne.n	8001d1a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001cb4:	6879      	ldr	r1, [r7, #4]
 8001cb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cb8:	4613      	mov	r3, r2
 8001cba:	00db      	lsls	r3, r3, #3
 8001cbc:	4413      	add	r3, r2
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	440b      	add	r3, r1
 8001cc2:	3320      	adds	r3, #32
 8001cc4:	6819      	ldr	r1, [r3, #0]
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cca:	4613      	mov	r3, r2
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	4413      	add	r3, r2
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	4403      	add	r3, r0
 8001cd4:	331c      	adds	r3, #28
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4419      	add	r1, r3
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cde:	4613      	mov	r3, r2
 8001ce0:	00db      	lsls	r3, r3, #3
 8001ce2:	4413      	add	r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	4403      	add	r3, r0
 8001ce8:	3320      	adds	r3, #32
 8001cea:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d113      	bne.n	8001d1a <HAL_PCD_IRQHandler+0x3a2>
 8001cf2:	6879      	ldr	r1, [r7, #4]
 8001cf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cf6:	4613      	mov	r3, r2
 8001cf8:	00db      	lsls	r3, r3, #3
 8001cfa:	4413      	add	r3, r2
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	440b      	add	r3, r1
 8001d00:	3324      	adds	r3, #36	@ 0x24
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d108      	bne.n	8001d1a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6818      	ldr	r0, [r3, #0]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001d12:	461a      	mov	r2, r3
 8001d14:	2101      	movs	r1, #1
 8001d16:	f005 fc37 	bl	8007588 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	4619      	mov	r1, r3
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f007 ff66 	bl	8009bf2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	f003 0308 	and.w	r3, r3, #8
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d008      	beq.n	8001d42 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d32:	015a      	lsls	r2, r3, #5
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	4413      	add	r3, r2
 8001d38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	2308      	movs	r3, #8
 8001d40:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	f003 0310 	and.w	r3, r3, #16
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d008      	beq.n	8001d5e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d4e:	015a      	lsls	r2, r3, #5
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	4413      	add	r3, r2
 8001d54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001d58:	461a      	mov	r2, r3
 8001d5a:	2310      	movs	r3, #16
 8001d5c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d008      	beq.n	8001d7a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6a:	015a      	lsls	r2, r3, #5
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	4413      	add	r3, r2
 8001d70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001d74:	461a      	mov	r2, r3
 8001d76:	2340      	movs	r3, #64	@ 0x40
 8001d78:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	f003 0302 	and.w	r3, r3, #2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d023      	beq.n	8001dcc <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001d84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d86:	6a38      	ldr	r0, [r7, #32]
 8001d88:	f004 fc16 	bl	80065b8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001d8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d8e:	4613      	mov	r3, r2
 8001d90:	00db      	lsls	r3, r3, #3
 8001d92:	4413      	add	r3, r2
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	3310      	adds	r3, #16
 8001d98:	687a      	ldr	r2, [r7, #4]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	3304      	adds	r3, #4
 8001d9e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	78db      	ldrb	r3, [r3, #3]
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d108      	bne.n	8001dba <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	2200      	movs	r2, #0
 8001dac:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	4619      	mov	r1, r3
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	f007 ffb3 	bl	8009d20 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dbc:	015a      	lsls	r2, r3, #5
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	2302      	movs	r3, #2
 8001dca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d003      	beq.n	8001dde <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001dd6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f000 fcea 	bl	80027b2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de0:	3301      	adds	r3, #1
 8001de2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001de6:	085b      	lsrs	r3, r3, #1
 8001de8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	f47f af2e 	bne.w	8001c4e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f005 fb00 	bl	80073fc <USB_ReadInterrupts>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001e02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001e06:	d122      	bne.n	8001e4e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	69fa      	ldr	r2, [r7, #28]
 8001e12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e16:	f023 0301 	bic.w	r3, r3, #1
 8001e1a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d108      	bne.n	8001e38 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001e2e:	2100      	movs	r1, #0
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f000 fef5 	bl	8002c20 <HAL_PCDEx_LPM_Callback>
 8001e36:	e002      	b.n	8001e3e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001e38:	6878      	ldr	r0, [r7, #4]
 8001e3a:	f007 ff51 	bl	8009ce0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	695a      	ldr	r2, [r3, #20]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001e4c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f005 fad2 	bl	80073fc <USB_ReadInterrupts>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001e62:	d112      	bne.n	8001e8a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	f003 0301 	and.w	r3, r3, #1
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d102      	bne.n	8001e7a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f007 ff0d 	bl	8009c94 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	695a      	ldr	r2, [r3, #20]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001e88:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f005 fab4 	bl	80073fc <USB_ReadInterrupts>
 8001e94:	4603      	mov	r3, r0
 8001e96:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001e9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001e9e:	d121      	bne.n	8001ee4 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	695a      	ldr	r2, [r3, #20]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8001eae:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d111      	bne.n	8001ede <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ec8:	089b      	lsrs	r3, r3, #2
 8001eca:	f003 020f 	and.w	r2, r3, #15
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f000 fea2 	bl	8002c20 <HAL_PCDEx_LPM_Callback>
 8001edc:	e002      	b.n	8001ee4 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f007 fed8 	bl	8009c94 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f005 fa87 	bl	80073fc <USB_ReadInterrupts>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ef4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ef8:	f040 80b7 	bne.w	800206a <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	69fa      	ldr	r2, [r7, #28]
 8001f06:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001f0a:	f023 0301 	bic.w	r3, r3, #1
 8001f0e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2110      	movs	r1, #16
 8001f16:	4618      	mov	r0, r3
 8001f18:	f004 fb4e 	bl	80065b8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f20:	e046      	b.n	8001fb0 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001f22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f24:	015a      	lsls	r2, r3, #5
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	4413      	add	r3, r2
 8001f2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f2e:	461a      	mov	r2, r3
 8001f30:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001f34:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f38:	015a      	lsls	r2, r3, #5
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f46:	0151      	lsls	r1, r2, #5
 8001f48:	69fa      	ldr	r2, [r7, #28]
 8001f4a:	440a      	add	r2, r1
 8001f4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001f50:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001f54:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001f56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f58:	015a      	lsls	r2, r3, #5
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f62:	461a      	mov	r2, r3
 8001f64:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001f68:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f6c:	015a      	lsls	r2, r3, #5
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	4413      	add	r3, r2
 8001f72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f7a:	0151      	lsls	r1, r2, #5
 8001f7c:	69fa      	ldr	r2, [r7, #28]
 8001f7e:	440a      	add	r2, r1
 8001f80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001f84:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001f88:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f8c:	015a      	lsls	r2, r3, #5
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	4413      	add	r3, r2
 8001f92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f9a:	0151      	lsls	r1, r2, #5
 8001f9c:	69fa      	ldr	r2, [r7, #28]
 8001f9e:	440a      	add	r2, r1
 8001fa0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001fa4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001fa8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001faa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fac:	3301      	adds	r3, #1
 8001fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	791b      	ldrb	r3, [r3, #4]
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d3b2      	bcc.n	8001f22 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001fc2:	69db      	ldr	r3, [r3, #28]
 8001fc4:	69fa      	ldr	r2, [r7, #28]
 8001fc6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001fca:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001fce:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	7bdb      	ldrb	r3, [r3, #15]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d016      	beq.n	8002006 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001fde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001fe2:	69fa      	ldr	r2, [r7, #28]
 8001fe4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001fe8:	f043 030b 	orr.w	r3, r3, #11
 8001fec:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ff6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff8:	69fa      	ldr	r2, [r7, #28]
 8001ffa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ffe:	f043 030b 	orr.w	r3, r3, #11
 8002002:	6453      	str	r3, [r2, #68]	@ 0x44
 8002004:	e015      	b.n	8002032 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800200c:	695a      	ldr	r2, [r3, #20]
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002014:	4619      	mov	r1, r3
 8002016:	f242 032b 	movw	r3, #8235	@ 0x202b
 800201a:	4313      	orrs	r3, r2
 800201c:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002024:	691b      	ldr	r3, [r3, #16]
 8002026:	69fa      	ldr	r2, [r7, #28]
 8002028:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800202c:	f043 030b 	orr.w	r3, r3, #11
 8002030:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	69fa      	ldr	r2, [r7, #28]
 800203c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002040:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002044:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6818      	ldr	r0, [r3, #0]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002054:	461a      	mov	r2, r3
 8002056:	f005 fa97 	bl	8007588 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	695a      	ldr	r2, [r3, #20]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002068:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4618      	mov	r0, r3
 8002070:	f005 f9c4 	bl	80073fc <USB_ReadInterrupts>
 8002074:	4603      	mov	r3, r0
 8002076:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800207a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800207e:	d123      	bne.n	80020c8 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4618      	mov	r0, r3
 8002086:	f005 fa5b 	bl	8007540 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4618      	mov	r0, r3
 8002090:	f004 fb0b 	bl	80066aa <USB_GetDevSpeed>
 8002094:	4603      	mov	r3, r0
 8002096:	461a      	mov	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681c      	ldr	r4, [r3, #0]
 80020a0:	f001 fd9e 	bl	8003be0 <HAL_RCC_GetHCLKFreq>
 80020a4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80020aa:	461a      	mov	r2, r3
 80020ac:	4620      	mov	r0, r4
 80020ae:	f004 f815 	bl	80060dc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f007 fdc5 	bl	8009c42 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	695a      	ldr	r2, [r3, #20]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80020c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f005 f995 	bl	80073fc <USB_ReadInterrupts>
 80020d2:	4603      	mov	r3, r0
 80020d4:	f003 0308 	and.w	r3, r3, #8
 80020d8:	2b08      	cmp	r3, #8
 80020da:	d10a      	bne.n	80020f2 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f007 fda2 	bl	8009c26 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	695a      	ldr	r2, [r3, #20]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f002 0208 	and.w	r2, r2, #8
 80020f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f005 f980 	bl	80073fc <USB_ReadInterrupts>
 80020fc:	4603      	mov	r3, r0
 80020fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002102:	2b80      	cmp	r3, #128	@ 0x80
 8002104:	d123      	bne.n	800214e <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002106:	6a3b      	ldr	r3, [r7, #32]
 8002108:	699b      	ldr	r3, [r3, #24]
 800210a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800210e:	6a3b      	ldr	r3, [r7, #32]
 8002110:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002112:	2301      	movs	r3, #1
 8002114:	627b      	str	r3, [r7, #36]	@ 0x24
 8002116:	e014      	b.n	8002142 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002118:	6879      	ldr	r1, [r7, #4]
 800211a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800211c:	4613      	mov	r3, r2
 800211e:	00db      	lsls	r3, r3, #3
 8002120:	4413      	add	r3, r2
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	440b      	add	r3, r1
 8002126:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	2b01      	cmp	r3, #1
 800212e:	d105      	bne.n	800213c <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002132:	b2db      	uxtb	r3, r3
 8002134:	4619      	mov	r1, r3
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f000 fb0a 	bl	8002750 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800213c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800213e:	3301      	adds	r3, #1
 8002140:	627b      	str	r3, [r7, #36]	@ 0x24
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	791b      	ldrb	r3, [r3, #4]
 8002146:	461a      	mov	r2, r3
 8002148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214a:	4293      	cmp	r3, r2
 800214c:	d3e4      	bcc.n	8002118 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4618      	mov	r0, r3
 8002154:	f005 f952 	bl	80073fc <USB_ReadInterrupts>
 8002158:	4603      	mov	r3, r0
 800215a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800215e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002162:	d13c      	bne.n	80021de <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002164:	2301      	movs	r3, #1
 8002166:	627b      	str	r3, [r7, #36]	@ 0x24
 8002168:	e02b      	b.n	80021c2 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800216a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800216c:	015a      	lsls	r2, r3, #5
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	4413      	add	r3, r2
 8002172:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800217a:	6879      	ldr	r1, [r7, #4]
 800217c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800217e:	4613      	mov	r3, r2
 8002180:	00db      	lsls	r3, r3, #3
 8002182:	4413      	add	r3, r2
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	440b      	add	r3, r1
 8002188:	3318      	adds	r3, #24
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	2b01      	cmp	r3, #1
 800218e:	d115      	bne.n	80021bc <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002190:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002192:	2b00      	cmp	r3, #0
 8002194:	da12      	bge.n	80021bc <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800219a:	4613      	mov	r3, r2
 800219c:	00db      	lsls	r3, r3, #3
 800219e:	4413      	add	r3, r2
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	440b      	add	r3, r1
 80021a4:	3317      	adds	r3, #23
 80021a6:	2201      	movs	r2, #1
 80021a8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80021aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	4619      	mov	r1, r3
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 faca 	bl	8002750 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80021bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021be:	3301      	adds	r3, #1
 80021c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	791b      	ldrb	r3, [r3, #4]
 80021c6:	461a      	mov	r2, r3
 80021c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d3cd      	bcc.n	800216a <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	695a      	ldr	r2, [r3, #20]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80021dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f005 f90a 	bl	80073fc <USB_ReadInterrupts>
 80021e8:	4603      	mov	r3, r0
 80021ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80021f2:	d156      	bne.n	80022a2 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80021f4:	2301      	movs	r3, #1
 80021f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80021f8:	e045      	b.n	8002286 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80021fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021fc:	015a      	lsls	r2, r3, #5
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	4413      	add	r3, r2
 8002202:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800220a:	6879      	ldr	r1, [r7, #4]
 800220c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800220e:	4613      	mov	r3, r2
 8002210:	00db      	lsls	r3, r3, #3
 8002212:	4413      	add	r3, r2
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	440b      	add	r3, r1
 8002218:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d12e      	bne.n	8002280 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002222:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002224:	2b00      	cmp	r3, #0
 8002226:	da2b      	bge.n	8002280 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	0c1a      	lsrs	r2, r3, #16
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002232:	4053      	eors	r3, r2
 8002234:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002238:	2b00      	cmp	r3, #0
 800223a:	d121      	bne.n	8002280 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800223c:	6879      	ldr	r1, [r7, #4]
 800223e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002240:	4613      	mov	r3, r2
 8002242:	00db      	lsls	r3, r3, #3
 8002244:	4413      	add	r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	440b      	add	r3, r1
 800224a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800224e:	2201      	movs	r2, #1
 8002250:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002252:	6a3b      	ldr	r3, [r7, #32]
 8002254:	699b      	ldr	r3, [r3, #24]
 8002256:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800225a:	6a3b      	ldr	r3, [r7, #32]
 800225c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800225e:	6a3b      	ldr	r3, [r7, #32]
 8002260:	695b      	ldr	r3, [r3, #20]
 8002262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002266:	2b00      	cmp	r3, #0
 8002268:	d10a      	bne.n	8002280 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	69fa      	ldr	r2, [r7, #28]
 8002274:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002278:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800227c:	6053      	str	r3, [r2, #4]
            break;
 800227e:	e008      	b.n	8002292 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002282:	3301      	adds	r3, #1
 8002284:	627b      	str	r3, [r7, #36]	@ 0x24
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	791b      	ldrb	r3, [r3, #4]
 800228a:	461a      	mov	r2, r3
 800228c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228e:	4293      	cmp	r3, r2
 8002290:	d3b3      	bcc.n	80021fa <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	695a      	ldr	r2, [r3, #20]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80022a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f005 f8a8 	bl	80073fc <USB_ReadInterrupts>
 80022ac:	4603      	mov	r3, r0
 80022ae:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80022b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022b6:	d10a      	bne.n	80022ce <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	f007 fd43 	bl	8009d44 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	695a      	ldr	r2, [r3, #20]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80022cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f005 f892 	bl	80073fc <USB_ReadInterrupts>
 80022d8:	4603      	mov	r3, r0
 80022da:	f003 0304 	and.w	r3, r3, #4
 80022de:	2b04      	cmp	r3, #4
 80022e0:	d115      	bne.n	800230e <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	f003 0304 	and.w	r3, r3, #4
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d002      	beq.n	80022fa <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f007 fd33 	bl	8009d60 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	6859      	ldr	r1, [r3, #4]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	69ba      	ldr	r2, [r7, #24]
 8002306:	430a      	orrs	r2, r1
 8002308:	605a      	str	r2, [r3, #4]
 800230a:	e000      	b.n	800230e <HAL_PCD_IRQHandler+0x996>
      return;
 800230c:	bf00      	nop
    }
  }
}
 800230e:	3734      	adds	r7, #52	@ 0x34
 8002310:	46bd      	mov	sp, r7
 8002312:	bd90      	pop	{r4, r7, pc}

08002314 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	460b      	mov	r3, r1
 800231e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002326:	2b01      	cmp	r3, #1
 8002328:	d101      	bne.n	800232e <HAL_PCD_SetAddress+0x1a>
 800232a:	2302      	movs	r3, #2
 800232c:	e012      	b.n	8002354 <HAL_PCD_SetAddress+0x40>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2201      	movs	r2, #1
 8002332:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	78fa      	ldrb	r2, [r7, #3]
 800233a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	78fa      	ldrb	r2, [r7, #3]
 8002342:	4611      	mov	r1, r2
 8002344:	4618      	mov	r0, r3
 8002346:	f004 fff1 	bl	800732c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2200      	movs	r2, #0
 800234e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	3708      	adds	r7, #8
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	4608      	mov	r0, r1
 8002366:	4611      	mov	r1, r2
 8002368:	461a      	mov	r2, r3
 800236a:	4603      	mov	r3, r0
 800236c:	70fb      	strb	r3, [r7, #3]
 800236e:	460b      	mov	r3, r1
 8002370:	803b      	strh	r3, [r7, #0]
 8002372:	4613      	mov	r3, r2
 8002374:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002376:	2300      	movs	r3, #0
 8002378:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800237a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800237e:	2b00      	cmp	r3, #0
 8002380:	da0f      	bge.n	80023a2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002382:	78fb      	ldrb	r3, [r7, #3]
 8002384:	f003 020f 	and.w	r2, r3, #15
 8002388:	4613      	mov	r3, r2
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	4413      	add	r3, r2
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	3310      	adds	r3, #16
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	4413      	add	r3, r2
 8002396:	3304      	adds	r3, #4
 8002398:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2201      	movs	r2, #1
 800239e:	705a      	strb	r2, [r3, #1]
 80023a0:	e00f      	b.n	80023c2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80023a2:	78fb      	ldrb	r3, [r7, #3]
 80023a4:	f003 020f 	and.w	r2, r3, #15
 80023a8:	4613      	mov	r3, r2
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	4413      	add	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	4413      	add	r3, r2
 80023b8:	3304      	adds	r3, #4
 80023ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2200      	movs	r2, #0
 80023c0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80023c2:	78fb      	ldrb	r3, [r7, #3]
 80023c4:	f003 030f 	and.w	r3, r3, #15
 80023c8:	b2da      	uxtb	r2, r3
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80023ce:	883b      	ldrh	r3, [r7, #0]
 80023d0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	78ba      	ldrb	r2, [r7, #2]
 80023dc:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	785b      	ldrb	r3, [r3, #1]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d004      	beq.n	80023f0 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	461a      	mov	r2, r3
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80023f0:	78bb      	ldrb	r3, [r7, #2]
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d102      	bne.n	80023fc <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2200      	movs	r2, #0
 80023fa:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002402:	2b01      	cmp	r3, #1
 8002404:	d101      	bne.n	800240a <HAL_PCD_EP_Open+0xae>
 8002406:	2302      	movs	r3, #2
 8002408:	e00e      	b.n	8002428 <HAL_PCD_EP_Open+0xcc>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2201      	movs	r2, #1
 800240e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	68f9      	ldr	r1, [r7, #12]
 8002418:	4618      	mov	r0, r3
 800241a:	f004 f96b 	bl	80066f4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002426:	7afb      	ldrb	r3, [r7, #11]
}
 8002428:	4618      	mov	r0, r3
 800242a:	3710      	adds	r7, #16
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	460b      	mov	r3, r1
 800243a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800243c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002440:	2b00      	cmp	r3, #0
 8002442:	da0f      	bge.n	8002464 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002444:	78fb      	ldrb	r3, [r7, #3]
 8002446:	f003 020f 	and.w	r2, r3, #15
 800244a:	4613      	mov	r3, r2
 800244c:	00db      	lsls	r3, r3, #3
 800244e:	4413      	add	r3, r2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	3310      	adds	r3, #16
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	4413      	add	r3, r2
 8002458:	3304      	adds	r3, #4
 800245a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2201      	movs	r2, #1
 8002460:	705a      	strb	r2, [r3, #1]
 8002462:	e00f      	b.n	8002484 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002464:	78fb      	ldrb	r3, [r7, #3]
 8002466:	f003 020f 	and.w	r2, r3, #15
 800246a:	4613      	mov	r3, r2
 800246c:	00db      	lsls	r3, r3, #3
 800246e:	4413      	add	r3, r2
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	4413      	add	r3, r2
 800247a:	3304      	adds	r3, #4
 800247c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2200      	movs	r2, #0
 8002482:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002484:	78fb      	ldrb	r3, [r7, #3]
 8002486:	f003 030f 	and.w	r3, r3, #15
 800248a:	b2da      	uxtb	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002496:	2b01      	cmp	r3, #1
 8002498:	d101      	bne.n	800249e <HAL_PCD_EP_Close+0x6e>
 800249a:	2302      	movs	r3, #2
 800249c:	e00e      	b.n	80024bc <HAL_PCD_EP_Close+0x8c>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2201      	movs	r2, #1
 80024a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	68f9      	ldr	r1, [r7, #12]
 80024ac:	4618      	mov	r0, r3
 80024ae:	f004 f9a9 	bl	8006804 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80024ba:	2300      	movs	r3, #0
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3710      	adds	r7, #16
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	607a      	str	r2, [r7, #4]
 80024ce:	603b      	str	r3, [r7, #0]
 80024d0:	460b      	mov	r3, r1
 80024d2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80024d4:	7afb      	ldrb	r3, [r7, #11]
 80024d6:	f003 020f 	and.w	r2, r3, #15
 80024da:	4613      	mov	r3, r2
 80024dc:	00db      	lsls	r3, r3, #3
 80024de:	4413      	add	r3, r2
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	4413      	add	r3, r2
 80024ea:	3304      	adds	r3, #4
 80024ec:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	687a      	ldr	r2, [r7, #4]
 80024f2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	683a      	ldr	r2, [r7, #0]
 80024f8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	2200      	movs	r2, #0
 80024fe:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	2200      	movs	r2, #0
 8002504:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002506:	7afb      	ldrb	r3, [r7, #11]
 8002508:	f003 030f 	and.w	r3, r3, #15
 800250c:	b2da      	uxtb	r2, r3
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	799b      	ldrb	r3, [r3, #6]
 8002516:	2b01      	cmp	r3, #1
 8002518:	d102      	bne.n	8002520 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6818      	ldr	r0, [r3, #0]
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	799b      	ldrb	r3, [r3, #6]
 8002528:	461a      	mov	r2, r3
 800252a:	6979      	ldr	r1, [r7, #20]
 800252c:	f004 fa46 	bl	80069bc <USB_EPStartXfer>

  return HAL_OK;
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3718      	adds	r7, #24
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800253a:	b480      	push	{r7}
 800253c:	b083      	sub	sp, #12
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
 8002542:	460b      	mov	r3, r1
 8002544:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002546:	78fb      	ldrb	r3, [r7, #3]
 8002548:	f003 020f 	and.w	r2, r3, #15
 800254c:	6879      	ldr	r1, [r7, #4]
 800254e:	4613      	mov	r3, r2
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	4413      	add	r3, r2
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	440b      	add	r3, r1
 8002558:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800255c:	681b      	ldr	r3, [r3, #0]
}
 800255e:	4618      	mov	r0, r3
 8002560:	370c      	adds	r7, #12
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr

0800256a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800256a:	b580      	push	{r7, lr}
 800256c:	b086      	sub	sp, #24
 800256e:	af00      	add	r7, sp, #0
 8002570:	60f8      	str	r0, [r7, #12]
 8002572:	607a      	str	r2, [r7, #4]
 8002574:	603b      	str	r3, [r7, #0]
 8002576:	460b      	mov	r3, r1
 8002578:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800257a:	7afb      	ldrb	r3, [r7, #11]
 800257c:	f003 020f 	and.w	r2, r3, #15
 8002580:	4613      	mov	r3, r2
 8002582:	00db      	lsls	r3, r3, #3
 8002584:	4413      	add	r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	3310      	adds	r3, #16
 800258a:	68fa      	ldr	r2, [r7, #12]
 800258c:	4413      	add	r3, r2
 800258e:	3304      	adds	r3, #4
 8002590:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	683a      	ldr	r2, [r7, #0]
 800259c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	2200      	movs	r2, #0
 80025a2:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	2201      	movs	r2, #1
 80025a8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80025aa:	7afb      	ldrb	r3, [r7, #11]
 80025ac:	f003 030f 	and.w	r3, r3, #15
 80025b0:	b2da      	uxtb	r2, r3
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	799b      	ldrb	r3, [r3, #6]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d102      	bne.n	80025c4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	6818      	ldr	r0, [r3, #0]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	799b      	ldrb	r3, [r3, #6]
 80025cc:	461a      	mov	r2, r3
 80025ce:	6979      	ldr	r1, [r7, #20]
 80025d0:	f004 f9f4 	bl	80069bc <USB_EPStartXfer>

  return HAL_OK;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3718      	adds	r7, #24
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b084      	sub	sp, #16
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
 80025e6:	460b      	mov	r3, r1
 80025e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80025ea:	78fb      	ldrb	r3, [r7, #3]
 80025ec:	f003 030f 	and.w	r3, r3, #15
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	7912      	ldrb	r2, [r2, #4]
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d901      	bls.n	80025fc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e04f      	b.n	800269c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80025fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002600:	2b00      	cmp	r3, #0
 8002602:	da0f      	bge.n	8002624 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002604:	78fb      	ldrb	r3, [r7, #3]
 8002606:	f003 020f 	and.w	r2, r3, #15
 800260a:	4613      	mov	r3, r2
 800260c:	00db      	lsls	r3, r3, #3
 800260e:	4413      	add	r3, r2
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	3310      	adds	r3, #16
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	4413      	add	r3, r2
 8002618:	3304      	adds	r3, #4
 800261a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2201      	movs	r2, #1
 8002620:	705a      	strb	r2, [r3, #1]
 8002622:	e00d      	b.n	8002640 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002624:	78fa      	ldrb	r2, [r7, #3]
 8002626:	4613      	mov	r3, r2
 8002628:	00db      	lsls	r3, r3, #3
 800262a:	4413      	add	r3, r2
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	4413      	add	r3, r2
 8002636:	3304      	adds	r3, #4
 8002638:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2200      	movs	r2, #0
 800263e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2201      	movs	r2, #1
 8002644:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002646:	78fb      	ldrb	r3, [r7, #3]
 8002648:	f003 030f 	and.w	r3, r3, #15
 800264c:	b2da      	uxtb	r2, r3
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002658:	2b01      	cmp	r3, #1
 800265a:	d101      	bne.n	8002660 <HAL_PCD_EP_SetStall+0x82>
 800265c:	2302      	movs	r3, #2
 800265e:	e01d      	b.n	800269c <HAL_PCD_EP_SetStall+0xbe>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	68f9      	ldr	r1, [r7, #12]
 800266e:	4618      	mov	r0, r3
 8002670:	f004 fd88 	bl	8007184 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002674:	78fb      	ldrb	r3, [r7, #3]
 8002676:	f003 030f 	and.w	r3, r3, #15
 800267a:	2b00      	cmp	r3, #0
 800267c:	d109      	bne.n	8002692 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6818      	ldr	r0, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	7999      	ldrb	r1, [r3, #6]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800268c:	461a      	mov	r2, r3
 800268e:	f004 ff7b 	bl	8007588 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	3710      	adds	r7, #16
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	460b      	mov	r3, r1
 80026ae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80026b0:	78fb      	ldrb	r3, [r7, #3]
 80026b2:	f003 030f 	and.w	r3, r3, #15
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	7912      	ldrb	r2, [r2, #4]
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d901      	bls.n	80026c2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e042      	b.n	8002748 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80026c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	da0f      	bge.n	80026ea <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80026ca:	78fb      	ldrb	r3, [r7, #3]
 80026cc:	f003 020f 	and.w	r2, r3, #15
 80026d0:	4613      	mov	r3, r2
 80026d2:	00db      	lsls	r3, r3, #3
 80026d4:	4413      	add	r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	3310      	adds	r3, #16
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	4413      	add	r3, r2
 80026de:	3304      	adds	r3, #4
 80026e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2201      	movs	r2, #1
 80026e6:	705a      	strb	r2, [r3, #1]
 80026e8:	e00f      	b.n	800270a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80026ea:	78fb      	ldrb	r3, [r7, #3]
 80026ec:	f003 020f 	and.w	r2, r3, #15
 80026f0:	4613      	mov	r3, r2
 80026f2:	00db      	lsls	r3, r3, #3
 80026f4:	4413      	add	r3, r2
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	4413      	add	r3, r2
 8002700:	3304      	adds	r3, #4
 8002702:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2200      	movs	r2, #0
 8002708:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2200      	movs	r2, #0
 800270e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002710:	78fb      	ldrb	r3, [r7, #3]
 8002712:	f003 030f 	and.w	r3, r3, #15
 8002716:	b2da      	uxtb	r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002722:	2b01      	cmp	r3, #1
 8002724:	d101      	bne.n	800272a <HAL_PCD_EP_ClrStall+0x86>
 8002726:	2302      	movs	r3, #2
 8002728:	e00e      	b.n	8002748 <HAL_PCD_EP_ClrStall+0xa4>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2201      	movs	r2, #1
 800272e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	68f9      	ldr	r1, [r7, #12]
 8002738:	4618      	mov	r0, r3
 800273a:	f004 fd91 	bl	8007260 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002746:	2300      	movs	r3, #0
}
 8002748:	4618      	mov	r0, r3
 800274a:	3710      	adds	r7, #16
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	460b      	mov	r3, r1
 800275a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800275c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002760:	2b00      	cmp	r3, #0
 8002762:	da0c      	bge.n	800277e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002764:	78fb      	ldrb	r3, [r7, #3]
 8002766:	f003 020f 	and.w	r2, r3, #15
 800276a:	4613      	mov	r3, r2
 800276c:	00db      	lsls	r3, r3, #3
 800276e:	4413      	add	r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	3310      	adds	r3, #16
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	4413      	add	r3, r2
 8002778:	3304      	adds	r3, #4
 800277a:	60fb      	str	r3, [r7, #12]
 800277c:	e00c      	b.n	8002798 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800277e:	78fb      	ldrb	r3, [r7, #3]
 8002780:	f003 020f 	and.w	r2, r3, #15
 8002784:	4613      	mov	r3, r2
 8002786:	00db      	lsls	r3, r3, #3
 8002788:	4413      	add	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	4413      	add	r3, r2
 8002794:	3304      	adds	r3, #4
 8002796:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	68f9      	ldr	r1, [r7, #12]
 800279e:	4618      	mov	r0, r3
 80027a0:	f004 fbb0 	bl	8006f04 <USB_EPStopXfer>
 80027a4:	4603      	mov	r3, r0
 80027a6:	72fb      	strb	r3, [r7, #11]

  return ret;
 80027a8:	7afb      	ldrb	r3, [r7, #11]
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3710      	adds	r7, #16
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b08a      	sub	sp, #40	@ 0x28
 80027b6:	af02      	add	r7, sp, #8
 80027b8:	6078      	str	r0, [r7, #4]
 80027ba:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80027c6:	683a      	ldr	r2, [r7, #0]
 80027c8:	4613      	mov	r3, r2
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	4413      	add	r3, r2
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	3310      	adds	r3, #16
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	4413      	add	r3, r2
 80027d6:	3304      	adds	r3, #4
 80027d8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	695a      	ldr	r2, [r3, #20]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	691b      	ldr	r3, [r3, #16]
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d901      	bls.n	80027ea <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e06b      	b.n	80028c2 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	691a      	ldr	r2, [r3, #16]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	695b      	ldr	r3, [r3, #20]
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	69fa      	ldr	r2, [r7, #28]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d902      	bls.n	8002806 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	3303      	adds	r3, #3
 800280a:	089b      	lsrs	r3, r3, #2
 800280c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800280e:	e02a      	b.n	8002866 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	691a      	ldr	r2, [r3, #16]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	695b      	ldr	r3, [r3, #20]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	69fa      	ldr	r2, [r7, #28]
 8002822:	429a      	cmp	r2, r3
 8002824:	d902      	bls.n	800282c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	3303      	adds	r3, #3
 8002830:	089b      	lsrs	r3, r3, #2
 8002832:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	68d9      	ldr	r1, [r3, #12]
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	b2da      	uxtb	r2, r3
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002844:	9300      	str	r3, [sp, #0]
 8002846:	4603      	mov	r3, r0
 8002848:	6978      	ldr	r0, [r7, #20]
 800284a:	f004 fc05 	bl	8007058 <USB_WritePacket>

    ep->xfer_buff  += len;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	68da      	ldr	r2, [r3, #12]
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	441a      	add	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	695a      	ldr	r2, [r3, #20]
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	441a      	add	r2, r3
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	015a      	lsls	r2, r3, #5
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	4413      	add	r3, r2
 800286e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002872:	699b      	ldr	r3, [r3, #24]
 8002874:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002876:	69ba      	ldr	r2, [r7, #24]
 8002878:	429a      	cmp	r2, r3
 800287a:	d809      	bhi.n	8002890 <PCD_WriteEmptyTxFifo+0xde>
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	695a      	ldr	r2, [r3, #20]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002884:	429a      	cmp	r2, r3
 8002886:	d203      	bcs.n	8002890 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	691b      	ldr	r3, [r3, #16]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d1bf      	bne.n	8002810 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	691a      	ldr	r2, [r3, #16]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	695b      	ldr	r3, [r3, #20]
 8002898:	429a      	cmp	r2, r3
 800289a:	d811      	bhi.n	80028c0 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	f003 030f 	and.w	r3, r3, #15
 80028a2:	2201      	movs	r2, #1
 80028a4:	fa02 f303 	lsl.w	r3, r2, r3
 80028a8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	43db      	mvns	r3, r3
 80028b6:	6939      	ldr	r1, [r7, #16]
 80028b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80028bc:	4013      	ands	r3, r2
 80028be:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3720      	adds	r7, #32
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
	...

080028cc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b088      	sub	sp, #32
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	333c      	adds	r3, #60	@ 0x3c
 80028e4:	3304      	adds	r3, #4
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	015a      	lsls	r2, r3, #5
 80028ee:	69bb      	ldr	r3, [r7, #24]
 80028f0:	4413      	add	r3, r2
 80028f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	799b      	ldrb	r3, [r3, #6]
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d17b      	bne.n	80029fa <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	f003 0308 	and.w	r3, r3, #8
 8002908:	2b00      	cmp	r3, #0
 800290a:	d015      	beq.n	8002938 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	4a61      	ldr	r2, [pc, #388]	@ (8002a94 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002910:	4293      	cmp	r3, r2
 8002912:	f240 80b9 	bls.w	8002a88 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800291c:	2b00      	cmp	r3, #0
 800291e:	f000 80b3 	beq.w	8002a88 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	015a      	lsls	r2, r3, #5
 8002926:	69bb      	ldr	r3, [r7, #24]
 8002928:	4413      	add	r3, r2
 800292a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800292e:	461a      	mov	r2, r3
 8002930:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002934:	6093      	str	r3, [r2, #8]
 8002936:	e0a7      	b.n	8002a88 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	f003 0320 	and.w	r3, r3, #32
 800293e:	2b00      	cmp	r3, #0
 8002940:	d009      	beq.n	8002956 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	015a      	lsls	r2, r3, #5
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	4413      	add	r3, r2
 800294a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800294e:	461a      	mov	r2, r3
 8002950:	2320      	movs	r3, #32
 8002952:	6093      	str	r3, [r2, #8]
 8002954:	e098      	b.n	8002a88 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800295c:	2b00      	cmp	r3, #0
 800295e:	f040 8093 	bne.w	8002a88 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	4a4b      	ldr	r2, [pc, #300]	@ (8002a94 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d90f      	bls.n	800298a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002970:	2b00      	cmp	r3, #0
 8002972:	d00a      	beq.n	800298a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	015a      	lsls	r2, r3, #5
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	4413      	add	r3, r2
 800297c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002980:	461a      	mov	r2, r3
 8002982:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002986:	6093      	str	r3, [r2, #8]
 8002988:	e07e      	b.n	8002a88 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800298a:	683a      	ldr	r2, [r7, #0]
 800298c:	4613      	mov	r3, r2
 800298e:	00db      	lsls	r3, r3, #3
 8002990:	4413      	add	r3, r2
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	4413      	add	r3, r2
 800299c:	3304      	adds	r3, #4
 800299e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	6a1a      	ldr	r2, [r3, #32]
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	0159      	lsls	r1, r3, #5
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	440b      	add	r3, r1
 80029ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029b0:	691b      	ldr	r3, [r3, #16]
 80029b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029b6:	1ad2      	subs	r2, r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d114      	bne.n	80029ec <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	691b      	ldr	r3, [r3, #16]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d109      	bne.n	80029de <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6818      	ldr	r0, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80029d4:	461a      	mov	r2, r3
 80029d6:	2101      	movs	r1, #1
 80029d8:	f004 fdd6 	bl	8007588 <USB_EP0_OutStart>
 80029dc:	e006      	b.n	80029ec <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	68da      	ldr	r2, [r3, #12]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	695b      	ldr	r3, [r3, #20]
 80029e6:	441a      	add	r2, r3
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	4619      	mov	r1, r3
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f007 f8e2 	bl	8009bbc <HAL_PCD_DataOutStageCallback>
 80029f8:	e046      	b.n	8002a88 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	4a26      	ldr	r2, [pc, #152]	@ (8002a98 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d124      	bne.n	8002a4c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d00a      	beq.n	8002a22 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	015a      	lsls	r2, r3, #5
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	4413      	add	r3, r2
 8002a14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a18:	461a      	mov	r2, r3
 8002a1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a1e:	6093      	str	r3, [r2, #8]
 8002a20:	e032      	b.n	8002a88 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	f003 0320 	and.w	r3, r3, #32
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d008      	beq.n	8002a3e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	015a      	lsls	r2, r3, #5
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	4413      	add	r3, r2
 8002a34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a38:	461a      	mov	r2, r3
 8002a3a:	2320      	movs	r3, #32
 8002a3c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	4619      	mov	r1, r3
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f007 f8b9 	bl	8009bbc <HAL_PCD_DataOutStageCallback>
 8002a4a:	e01d      	b.n	8002a88 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d114      	bne.n	8002a7c <PCD_EP_OutXfrComplete_int+0x1b0>
 8002a52:	6879      	ldr	r1, [r7, #4]
 8002a54:	683a      	ldr	r2, [r7, #0]
 8002a56:	4613      	mov	r3, r2
 8002a58:	00db      	lsls	r3, r3, #3
 8002a5a:	4413      	add	r3, r2
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	440b      	add	r3, r1
 8002a60:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d108      	bne.n	8002a7c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6818      	ldr	r0, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002a74:	461a      	mov	r2, r3
 8002a76:	2100      	movs	r1, #0
 8002a78:	f004 fd86 	bl	8007588 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	4619      	mov	r1, r3
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f007 f89a 	bl	8009bbc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3720      	adds	r7, #32
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	4f54300a 	.word	0x4f54300a
 8002a98:	4f54310a 	.word	0x4f54310a

08002a9c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b086      	sub	sp, #24
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	333c      	adds	r3, #60	@ 0x3c
 8002ab4:	3304      	adds	r3, #4
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	015a      	lsls	r2, r3, #5
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	4413      	add	r3, r2
 8002ac2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	4a15      	ldr	r2, [pc, #84]	@ (8002b24 <PCD_EP_OutSetupPacket_int+0x88>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d90e      	bls.n	8002af0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d009      	beq.n	8002af0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	015a      	lsls	r2, r3, #5
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	4413      	add	r3, r2
 8002ae4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ae8:	461a      	mov	r2, r3
 8002aea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002aee:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f007 f851 	bl	8009b98 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	4a0a      	ldr	r2, [pc, #40]	@ (8002b24 <PCD_EP_OutSetupPacket_int+0x88>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d90c      	bls.n	8002b18 <PCD_EP_OutSetupPacket_int+0x7c>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	799b      	ldrb	r3, [r3, #6]
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d108      	bne.n	8002b18 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6818      	ldr	r0, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002b10:	461a      	mov	r2, r3
 8002b12:	2101      	movs	r1, #1
 8002b14:	f004 fd38 	bl	8007588 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3718      	adds	r7, #24
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	4f54300a 	.word	0x4f54300a

08002b28 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	460b      	mov	r3, r1
 8002b32:	70fb      	strb	r3, [r7, #3]
 8002b34:	4613      	mov	r3, r2
 8002b36:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b3e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002b40:	78fb      	ldrb	r3, [r7, #3]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d107      	bne.n	8002b56 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002b46:	883b      	ldrh	r3, [r7, #0]
 8002b48:	0419      	lsls	r1, r3, #16
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	68ba      	ldr	r2, [r7, #8]
 8002b50:	430a      	orrs	r2, r1
 8002b52:	629a      	str	r2, [r3, #40]	@ 0x28
 8002b54:	e028      	b.n	8002ba8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b5c:	0c1b      	lsrs	r3, r3, #16
 8002b5e:	68ba      	ldr	r2, [r7, #8]
 8002b60:	4413      	add	r3, r2
 8002b62:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002b64:	2300      	movs	r3, #0
 8002b66:	73fb      	strb	r3, [r7, #15]
 8002b68:	e00d      	b.n	8002b86 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	7bfb      	ldrb	r3, [r7, #15]
 8002b70:	3340      	adds	r3, #64	@ 0x40
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	4413      	add	r3, r2
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	0c1b      	lsrs	r3, r3, #16
 8002b7a:	68ba      	ldr	r2, [r7, #8]
 8002b7c:	4413      	add	r3, r2
 8002b7e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002b80:	7bfb      	ldrb	r3, [r7, #15]
 8002b82:	3301      	adds	r3, #1
 8002b84:	73fb      	strb	r3, [r7, #15]
 8002b86:	7bfa      	ldrb	r2, [r7, #15]
 8002b88:	78fb      	ldrb	r3, [r7, #3]
 8002b8a:	3b01      	subs	r3, #1
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d3ec      	bcc.n	8002b6a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002b90:	883b      	ldrh	r3, [r7, #0]
 8002b92:	0418      	lsls	r0, r3, #16
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6819      	ldr	r1, [r3, #0]
 8002b98:	78fb      	ldrb	r3, [r7, #3]
 8002b9a:	3b01      	subs	r3, #1
 8002b9c:	68ba      	ldr	r2, [r7, #8]
 8002b9e:	4302      	orrs	r2, r0
 8002ba0:	3340      	adds	r3, #64	@ 0x40
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3714      	adds	r7, #20
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr

08002bb6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002bb6:	b480      	push	{r7}
 8002bb8:	b083      	sub	sp, #12
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	6078      	str	r0, [r7, #4]
 8002bbe:	460b      	mov	r3, r1
 8002bc0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	887a      	ldrh	r2, [r7, #2]
 8002bc8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002bca:	2300      	movs	r3, #0
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b085      	sub	sp, #20
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2201      	movs	r2, #1
 8002bea:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	699b      	ldr	r3, [r3, #24]
 8002bfa:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002c06:	4b05      	ldr	r3, [pc, #20]	@ (8002c1c <HAL_PCDEx_ActivateLPM+0x44>)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	68fa      	ldr	r2, [r7, #12]
 8002c0c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002c0e:	2300      	movs	r3, #0
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3714      	adds	r7, #20
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr
 8002c1c:	10000003 	.word	0x10000003

08002c20 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	460b      	mov	r3, r1
 8002c2a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002c40:	4b19      	ldr	r3, [pc, #100]	@ (8002ca8 <HAL_PWREx_ConfigSupply+0x70>)
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	f003 0304 	and.w	r3, r3, #4
 8002c48:	2b04      	cmp	r3, #4
 8002c4a:	d00a      	beq.n	8002c62 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002c4c:	4b16      	ldr	r3, [pc, #88]	@ (8002ca8 <HAL_PWREx_ConfigSupply+0x70>)
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	f003 0307 	and.w	r3, r3, #7
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d001      	beq.n	8002c5e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e01f      	b.n	8002c9e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	e01d      	b.n	8002c9e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002c62:	4b11      	ldr	r3, [pc, #68]	@ (8002ca8 <HAL_PWREx_ConfigSupply+0x70>)
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	f023 0207 	bic.w	r2, r3, #7
 8002c6a:	490f      	ldr	r1, [pc, #60]	@ (8002ca8 <HAL_PWREx_ConfigSupply+0x70>)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002c72:	f7fe fa2b 	bl	80010cc <HAL_GetTick>
 8002c76:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002c78:	e009      	b.n	8002c8e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002c7a:	f7fe fa27 	bl	80010cc <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c88:	d901      	bls.n	8002c8e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e007      	b.n	8002c9e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002c8e:	4b06      	ldr	r3, [pc, #24]	@ (8002ca8 <HAL_PWREx_ConfigSupply+0x70>)
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c9a:	d1ee      	bne.n	8002c7a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3710      	adds	r7, #16
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	58024800 	.word	0x58024800

08002cac <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002cb0:	4b05      	ldr	r3, [pc, #20]	@ (8002cc8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	4a04      	ldr	r2, [pc, #16]	@ (8002cc8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002cb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cba:	60d3      	str	r3, [r2, #12]
}
 8002cbc:	bf00      	nop
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr
 8002cc6:	bf00      	nop
 8002cc8:	58024800 	.word	0x58024800

08002ccc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b08c      	sub	sp, #48	@ 0x30
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d102      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	f000 bc48 	b.w	8003570 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	f000 8088 	beq.w	8002dfe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cee:	4b99      	ldr	r3, [pc, #612]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002cf0:	691b      	ldr	r3, [r3, #16]
 8002cf2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002cf8:	4b96      	ldr	r3, [pc, #600]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d00:	2b10      	cmp	r3, #16
 8002d02:	d007      	beq.n	8002d14 <HAL_RCC_OscConfig+0x48>
 8002d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d06:	2b18      	cmp	r3, #24
 8002d08:	d111      	bne.n	8002d2e <HAL_RCC_OscConfig+0x62>
 8002d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d0c:	f003 0303 	and.w	r3, r3, #3
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d10c      	bne.n	8002d2e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d14:	4b8f      	ldr	r3, [pc, #572]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d06d      	beq.n	8002dfc <HAL_RCC_OscConfig+0x130>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d169      	bne.n	8002dfc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	f000 bc21 	b.w	8003570 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d36:	d106      	bne.n	8002d46 <HAL_RCC_OscConfig+0x7a>
 8002d38:	4b86      	ldr	r3, [pc, #536]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a85      	ldr	r2, [pc, #532]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002d3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d42:	6013      	str	r3, [r2, #0]
 8002d44:	e02e      	b.n	8002da4 <HAL_RCC_OscConfig+0xd8>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10c      	bne.n	8002d68 <HAL_RCC_OscConfig+0x9c>
 8002d4e:	4b81      	ldr	r3, [pc, #516]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a80      	ldr	r2, [pc, #512]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002d54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d58:	6013      	str	r3, [r2, #0]
 8002d5a:	4b7e      	ldr	r3, [pc, #504]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a7d      	ldr	r2, [pc, #500]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002d60:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d64:	6013      	str	r3, [r2, #0]
 8002d66:	e01d      	b.n	8002da4 <HAL_RCC_OscConfig+0xd8>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d70:	d10c      	bne.n	8002d8c <HAL_RCC_OscConfig+0xc0>
 8002d72:	4b78      	ldr	r3, [pc, #480]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a77      	ldr	r2, [pc, #476]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002d78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d7c:	6013      	str	r3, [r2, #0]
 8002d7e:	4b75      	ldr	r3, [pc, #468]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a74      	ldr	r2, [pc, #464]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002d84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d88:	6013      	str	r3, [r2, #0]
 8002d8a:	e00b      	b.n	8002da4 <HAL_RCC_OscConfig+0xd8>
 8002d8c:	4b71      	ldr	r3, [pc, #452]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a70      	ldr	r2, [pc, #448]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002d92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d96:	6013      	str	r3, [r2, #0]
 8002d98:	4b6e      	ldr	r3, [pc, #440]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a6d      	ldr	r2, [pc, #436]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002d9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002da2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d013      	beq.n	8002dd4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dac:	f7fe f98e 	bl	80010cc <HAL_GetTick>
 8002db0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002db2:	e008      	b.n	8002dc6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002db4:	f7fe f98a 	bl	80010cc <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b64      	cmp	r3, #100	@ 0x64
 8002dc0:	d901      	bls.n	8002dc6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e3d4      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002dc6:	4b63      	ldr	r3, [pc, #396]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d0f0      	beq.n	8002db4 <HAL_RCC_OscConfig+0xe8>
 8002dd2:	e014      	b.n	8002dfe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd4:	f7fe f97a 	bl	80010cc <HAL_GetTick>
 8002dd8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002dda:	e008      	b.n	8002dee <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ddc:	f7fe f976 	bl	80010cc <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	2b64      	cmp	r3, #100	@ 0x64
 8002de8:	d901      	bls.n	8002dee <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	e3c0      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002dee:	4b59      	ldr	r3, [pc, #356]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d1f0      	bne.n	8002ddc <HAL_RCC_OscConfig+0x110>
 8002dfa:	e000      	b.n	8002dfe <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f000 80ca 	beq.w	8002fa0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e0c:	4b51      	ldr	r3, [pc, #324]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002e0e:	691b      	ldr	r3, [r3, #16]
 8002e10:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e14:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002e16:	4b4f      	ldr	r3, [pc, #316]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e1a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002e1c:	6a3b      	ldr	r3, [r7, #32]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d007      	beq.n	8002e32 <HAL_RCC_OscConfig+0x166>
 8002e22:	6a3b      	ldr	r3, [r7, #32]
 8002e24:	2b18      	cmp	r3, #24
 8002e26:	d156      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x20a>
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	f003 0303 	and.w	r3, r3, #3
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d151      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e32:	4b48      	ldr	r3, [pc, #288]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0304 	and.w	r3, r3, #4
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d005      	beq.n	8002e4a <HAL_RCC_OscConfig+0x17e>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e392      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002e4a:	4b42      	ldr	r3, [pc, #264]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f023 0219 	bic.w	r2, r3, #25
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	493f      	ldr	r1, [pc, #252]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e5c:	f7fe f936 	bl	80010cc <HAL_GetTick>
 8002e60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e62:	e008      	b.n	8002e76 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e64:	f7fe f932 	bl	80010cc <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e37c      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e76:	4b37      	ldr	r3, [pc, #220]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0304 	and.w	r3, r3, #4
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d0f0      	beq.n	8002e64 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e82:	f7fe f953 	bl	800112c <HAL_GetREVID>
 8002e86:	4603      	mov	r3, r0
 8002e88:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d817      	bhi.n	8002ec0 <HAL_RCC_OscConfig+0x1f4>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	2b40      	cmp	r3, #64	@ 0x40
 8002e96:	d108      	bne.n	8002eaa <HAL_RCC_OscConfig+0x1de>
 8002e98:	4b2e      	ldr	r3, [pc, #184]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002ea0:	4a2c      	ldr	r2, [pc, #176]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002ea2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ea6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ea8:	e07a      	b.n	8002fa0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eaa:	4b2a      	ldr	r3, [pc, #168]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	691b      	ldr	r3, [r3, #16]
 8002eb6:	031b      	lsls	r3, r3, #12
 8002eb8:	4926      	ldr	r1, [pc, #152]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ebe:	e06f      	b.n	8002fa0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ec0:	4b24      	ldr	r3, [pc, #144]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	691b      	ldr	r3, [r3, #16]
 8002ecc:	061b      	lsls	r3, r3, #24
 8002ece:	4921      	ldr	r1, [pc, #132]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ed4:	e064      	b.n	8002fa0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d047      	beq.n	8002f6e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002ede:	4b1d      	ldr	r3, [pc, #116]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f023 0219 	bic.w	r2, r3, #25
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	491a      	ldr	r1, [pc, #104]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef0:	f7fe f8ec 	bl	80010cc <HAL_GetTick>
 8002ef4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ef6:	e008      	b.n	8002f0a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ef8:	f7fe f8e8 	bl	80010cc <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d901      	bls.n	8002f0a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	e332      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f0a:	4b12      	ldr	r3, [pc, #72]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0304 	and.w	r3, r3, #4
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d0f0      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f16:	f7fe f909 	bl	800112c <HAL_GetREVID>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d819      	bhi.n	8002f58 <HAL_RCC_OscConfig+0x28c>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	691b      	ldr	r3, [r3, #16]
 8002f28:	2b40      	cmp	r3, #64	@ 0x40
 8002f2a:	d108      	bne.n	8002f3e <HAL_RCC_OscConfig+0x272>
 8002f2c:	4b09      	ldr	r3, [pc, #36]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002f34:	4a07      	ldr	r2, [pc, #28]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002f36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f3a:	6053      	str	r3, [r2, #4]
 8002f3c:	e030      	b.n	8002fa0 <HAL_RCC_OscConfig+0x2d4>
 8002f3e:	4b05      	ldr	r3, [pc, #20]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	031b      	lsls	r3, r3, #12
 8002f4c:	4901      	ldr	r1, [pc, #4]	@ (8002f54 <HAL_RCC_OscConfig+0x288>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	604b      	str	r3, [r1, #4]
 8002f52:	e025      	b.n	8002fa0 <HAL_RCC_OscConfig+0x2d4>
 8002f54:	58024400 	.word	0x58024400
 8002f58:	4b9a      	ldr	r3, [pc, #616]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	691b      	ldr	r3, [r3, #16]
 8002f64:	061b      	lsls	r3, r3, #24
 8002f66:	4997      	ldr	r1, [pc, #604]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	604b      	str	r3, [r1, #4]
 8002f6c:	e018      	b.n	8002fa0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f6e:	4b95      	ldr	r3, [pc, #596]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a94      	ldr	r2, [pc, #592]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8002f74:	f023 0301 	bic.w	r3, r3, #1
 8002f78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f7a:	f7fe f8a7 	bl	80010cc <HAL_GetTick>
 8002f7e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f80:	e008      	b.n	8002f94 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f82:	f7fe f8a3 	bl	80010cc <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d901      	bls.n	8002f94 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e2ed      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f94:	4b8b      	ldr	r3, [pc, #556]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0304 	and.w	r3, r3, #4
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d1f0      	bne.n	8002f82 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0310 	and.w	r3, r3, #16
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	f000 80a9 	beq.w	8003100 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fae:	4b85      	ldr	r3, [pc, #532]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8002fb0:	691b      	ldr	r3, [r3, #16]
 8002fb2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002fb6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002fb8:	4b82      	ldr	r3, [pc, #520]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8002fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fbc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002fbe:	69bb      	ldr	r3, [r7, #24]
 8002fc0:	2b08      	cmp	r3, #8
 8002fc2:	d007      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x308>
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	2b18      	cmp	r3, #24
 8002fc8:	d13a      	bne.n	8003040 <HAL_RCC_OscConfig+0x374>
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	f003 0303 	and.w	r3, r3, #3
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d135      	bne.n	8003040 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002fd4:	4b7b      	ldr	r3, [pc, #492]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d005      	beq.n	8002fec <HAL_RCC_OscConfig+0x320>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	69db      	ldr	r3, [r3, #28]
 8002fe4:	2b80      	cmp	r3, #128	@ 0x80
 8002fe6:	d001      	beq.n	8002fec <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e2c1      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002fec:	f7fe f89e 	bl	800112c <HAL_GetREVID>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d817      	bhi.n	800302a <HAL_RCC_OscConfig+0x35e>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a1b      	ldr	r3, [r3, #32]
 8002ffe:	2b20      	cmp	r3, #32
 8003000:	d108      	bne.n	8003014 <HAL_RCC_OscConfig+0x348>
 8003002:	4b70      	ldr	r3, [pc, #448]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800300a:	4a6e      	ldr	r2, [pc, #440]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 800300c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003010:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003012:	e075      	b.n	8003100 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003014:	4b6b      	ldr	r3, [pc, #428]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6a1b      	ldr	r3, [r3, #32]
 8003020:	069b      	lsls	r3, r3, #26
 8003022:	4968      	ldr	r1, [pc, #416]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8003024:	4313      	orrs	r3, r2
 8003026:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003028:	e06a      	b.n	8003100 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800302a:	4b66      	ldr	r3, [pc, #408]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a1b      	ldr	r3, [r3, #32]
 8003036:	061b      	lsls	r3, r3, #24
 8003038:	4962      	ldr	r1, [pc, #392]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 800303a:	4313      	orrs	r3, r2
 800303c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800303e:	e05f      	b.n	8003100 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	69db      	ldr	r3, [r3, #28]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d042      	beq.n	80030ce <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003048:	4b5e      	ldr	r3, [pc, #376]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a5d      	ldr	r2, [pc, #372]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 800304e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003052:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003054:	f7fe f83a 	bl	80010cc <HAL_GetTick>
 8003058:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800305a:	e008      	b.n	800306e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800305c:	f7fe f836 	bl	80010cc <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	2b02      	cmp	r3, #2
 8003068:	d901      	bls.n	800306e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e280      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800306e:	4b55      	ldr	r3, [pc, #340]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003076:	2b00      	cmp	r3, #0
 8003078:	d0f0      	beq.n	800305c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800307a:	f7fe f857 	bl	800112c <HAL_GetREVID>
 800307e:	4603      	mov	r3, r0
 8003080:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003084:	4293      	cmp	r3, r2
 8003086:	d817      	bhi.n	80030b8 <HAL_RCC_OscConfig+0x3ec>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6a1b      	ldr	r3, [r3, #32]
 800308c:	2b20      	cmp	r3, #32
 800308e:	d108      	bne.n	80030a2 <HAL_RCC_OscConfig+0x3d6>
 8003090:	4b4c      	ldr	r3, [pc, #304]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003098:	4a4a      	ldr	r2, [pc, #296]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 800309a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800309e:	6053      	str	r3, [r2, #4]
 80030a0:	e02e      	b.n	8003100 <HAL_RCC_OscConfig+0x434>
 80030a2:	4b48      	ldr	r3, [pc, #288]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a1b      	ldr	r3, [r3, #32]
 80030ae:	069b      	lsls	r3, r3, #26
 80030b0:	4944      	ldr	r1, [pc, #272]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	604b      	str	r3, [r1, #4]
 80030b6:	e023      	b.n	8003100 <HAL_RCC_OscConfig+0x434>
 80030b8:	4b42      	ldr	r3, [pc, #264]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a1b      	ldr	r3, [r3, #32]
 80030c4:	061b      	lsls	r3, r3, #24
 80030c6:	493f      	ldr	r1, [pc, #252]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	60cb      	str	r3, [r1, #12]
 80030cc:	e018      	b.n	8003100 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80030ce:	4b3d      	ldr	r3, [pc, #244]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a3c      	ldr	r2, [pc, #240]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 80030d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80030d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030da:	f7fd fff7 	bl	80010cc <HAL_GetTick>
 80030de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80030e0:	e008      	b.n	80030f4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80030e2:	f7fd fff3 	bl	80010cc <HAL_GetTick>
 80030e6:	4602      	mov	r2, r0
 80030e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d901      	bls.n	80030f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e23d      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80030f4:	4b33      	ldr	r3, [pc, #204]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d1f0      	bne.n	80030e2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0308 	and.w	r3, r3, #8
 8003108:	2b00      	cmp	r3, #0
 800310a:	d036      	beq.n	800317a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	695b      	ldr	r3, [r3, #20]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d019      	beq.n	8003148 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003114:	4b2b      	ldr	r3, [pc, #172]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8003116:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003118:	4a2a      	ldr	r2, [pc, #168]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 800311a:	f043 0301 	orr.w	r3, r3, #1
 800311e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003120:	f7fd ffd4 	bl	80010cc <HAL_GetTick>
 8003124:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003126:	e008      	b.n	800313a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003128:	f7fd ffd0 	bl	80010cc <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d901      	bls.n	800313a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e21a      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800313a:	4b22      	ldr	r3, [pc, #136]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 800313c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d0f0      	beq.n	8003128 <HAL_RCC_OscConfig+0x45c>
 8003146:	e018      	b.n	800317a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003148:	4b1e      	ldr	r3, [pc, #120]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 800314a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800314c:	4a1d      	ldr	r2, [pc, #116]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 800314e:	f023 0301 	bic.w	r3, r3, #1
 8003152:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003154:	f7fd ffba 	bl	80010cc <HAL_GetTick>
 8003158:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800315a:	e008      	b.n	800316e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800315c:	f7fd ffb6 	bl	80010cc <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	2b02      	cmp	r3, #2
 8003168:	d901      	bls.n	800316e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e200      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800316e:	4b15      	ldr	r3, [pc, #84]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8003170:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	2b00      	cmp	r3, #0
 8003178:	d1f0      	bne.n	800315c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0320 	and.w	r3, r3, #32
 8003182:	2b00      	cmp	r3, #0
 8003184:	d039      	beq.n	80031fa <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	699b      	ldr	r3, [r3, #24]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d01c      	beq.n	80031c8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800318e:	4b0d      	ldr	r3, [pc, #52]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a0c      	ldr	r2, [pc, #48]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 8003194:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003198:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800319a:	f7fd ff97 	bl	80010cc <HAL_GetTick>
 800319e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80031a0:	e008      	b.n	80031b4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031a2:	f7fd ff93 	bl	80010cc <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	d901      	bls.n	80031b4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80031b0:	2303      	movs	r3, #3
 80031b2:	e1dd      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80031b4:	4b03      	ldr	r3, [pc, #12]	@ (80031c4 <HAL_RCC_OscConfig+0x4f8>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d0f0      	beq.n	80031a2 <HAL_RCC_OscConfig+0x4d6>
 80031c0:	e01b      	b.n	80031fa <HAL_RCC_OscConfig+0x52e>
 80031c2:	bf00      	nop
 80031c4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80031c8:	4b9b      	ldr	r3, [pc, #620]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a9a      	ldr	r2, [pc, #616]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80031ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80031d2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80031d4:	f7fd ff7a 	bl	80010cc <HAL_GetTick>
 80031d8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80031da:	e008      	b.n	80031ee <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031dc:	f7fd ff76 	bl	80010cc <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e1c0      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80031ee:	4b92      	ldr	r3, [pc, #584]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1f0      	bne.n	80031dc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0304 	and.w	r3, r3, #4
 8003202:	2b00      	cmp	r3, #0
 8003204:	f000 8081 	beq.w	800330a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003208:	4b8c      	ldr	r3, [pc, #560]	@ (800343c <HAL_RCC_OscConfig+0x770>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a8b      	ldr	r2, [pc, #556]	@ (800343c <HAL_RCC_OscConfig+0x770>)
 800320e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003212:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003214:	f7fd ff5a 	bl	80010cc <HAL_GetTick>
 8003218:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800321a:	e008      	b.n	800322e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800321c:	f7fd ff56 	bl	80010cc <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	2b64      	cmp	r3, #100	@ 0x64
 8003228:	d901      	bls.n	800322e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800322a:	2303      	movs	r3, #3
 800322c:	e1a0      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800322e:	4b83      	ldr	r3, [pc, #524]	@ (800343c <HAL_RCC_OscConfig+0x770>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003236:	2b00      	cmp	r3, #0
 8003238:	d0f0      	beq.n	800321c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	2b01      	cmp	r3, #1
 8003240:	d106      	bne.n	8003250 <HAL_RCC_OscConfig+0x584>
 8003242:	4b7d      	ldr	r3, [pc, #500]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003246:	4a7c      	ldr	r2, [pc, #496]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003248:	f043 0301 	orr.w	r3, r3, #1
 800324c:	6713      	str	r3, [r2, #112]	@ 0x70
 800324e:	e02d      	b.n	80032ac <HAL_RCC_OscConfig+0x5e0>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d10c      	bne.n	8003272 <HAL_RCC_OscConfig+0x5a6>
 8003258:	4b77      	ldr	r3, [pc, #476]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 800325a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800325c:	4a76      	ldr	r2, [pc, #472]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 800325e:	f023 0301 	bic.w	r3, r3, #1
 8003262:	6713      	str	r3, [r2, #112]	@ 0x70
 8003264:	4b74      	ldr	r3, [pc, #464]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003268:	4a73      	ldr	r2, [pc, #460]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 800326a:	f023 0304 	bic.w	r3, r3, #4
 800326e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003270:	e01c      	b.n	80032ac <HAL_RCC_OscConfig+0x5e0>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	2b05      	cmp	r3, #5
 8003278:	d10c      	bne.n	8003294 <HAL_RCC_OscConfig+0x5c8>
 800327a:	4b6f      	ldr	r3, [pc, #444]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 800327c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800327e:	4a6e      	ldr	r2, [pc, #440]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003280:	f043 0304 	orr.w	r3, r3, #4
 8003284:	6713      	str	r3, [r2, #112]	@ 0x70
 8003286:	4b6c      	ldr	r3, [pc, #432]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800328a:	4a6b      	ldr	r2, [pc, #428]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 800328c:	f043 0301 	orr.w	r3, r3, #1
 8003290:	6713      	str	r3, [r2, #112]	@ 0x70
 8003292:	e00b      	b.n	80032ac <HAL_RCC_OscConfig+0x5e0>
 8003294:	4b68      	ldr	r3, [pc, #416]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003296:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003298:	4a67      	ldr	r2, [pc, #412]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 800329a:	f023 0301 	bic.w	r3, r3, #1
 800329e:	6713      	str	r3, [r2, #112]	@ 0x70
 80032a0:	4b65      	ldr	r3, [pc, #404]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80032a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032a4:	4a64      	ldr	r2, [pc, #400]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80032a6:	f023 0304 	bic.w	r3, r3, #4
 80032aa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d015      	beq.n	80032e0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032b4:	f7fd ff0a 	bl	80010cc <HAL_GetTick>
 80032b8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80032ba:	e00a      	b.n	80032d2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032bc:	f7fd ff06 	bl	80010cc <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d901      	bls.n	80032d2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e14e      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80032d2:	4b59      	ldr	r3, [pc, #356]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80032d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032d6:	f003 0302 	and.w	r3, r3, #2
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d0ee      	beq.n	80032bc <HAL_RCC_OscConfig+0x5f0>
 80032de:	e014      	b.n	800330a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e0:	f7fd fef4 	bl	80010cc <HAL_GetTick>
 80032e4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80032e6:	e00a      	b.n	80032fe <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032e8:	f7fd fef0 	bl	80010cc <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e138      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80032fe:	4b4e      	ldr	r3, [pc, #312]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d1ee      	bne.n	80032e8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330e:	2b00      	cmp	r3, #0
 8003310:	f000 812d 	beq.w	800356e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003314:	4b48      	ldr	r3, [pc, #288]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003316:	691b      	ldr	r3, [r3, #16]
 8003318:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800331c:	2b18      	cmp	r3, #24
 800331e:	f000 80bd 	beq.w	800349c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003326:	2b02      	cmp	r3, #2
 8003328:	f040 809e 	bne.w	8003468 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800332c:	4b42      	ldr	r3, [pc, #264]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a41      	ldr	r2, [pc, #260]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003332:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003336:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003338:	f7fd fec8 	bl	80010cc <HAL_GetTick>
 800333c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800333e:	e008      	b.n	8003352 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003340:	f7fd fec4 	bl	80010cc <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	2b02      	cmp	r3, #2
 800334c:	d901      	bls.n	8003352 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e10e      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003352:	4b39      	ldr	r3, [pc, #228]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1f0      	bne.n	8003340 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800335e:	4b36      	ldr	r3, [pc, #216]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003360:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003362:	4b37      	ldr	r3, [pc, #220]	@ (8003440 <HAL_RCC_OscConfig+0x774>)
 8003364:	4013      	ands	r3, r2
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800336e:	0112      	lsls	r2, r2, #4
 8003370:	430a      	orrs	r2, r1
 8003372:	4931      	ldr	r1, [pc, #196]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003374:	4313      	orrs	r3, r2
 8003376:	628b      	str	r3, [r1, #40]	@ 0x28
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800337c:	3b01      	subs	r3, #1
 800337e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003386:	3b01      	subs	r3, #1
 8003388:	025b      	lsls	r3, r3, #9
 800338a:	b29b      	uxth	r3, r3
 800338c:	431a      	orrs	r2, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003392:	3b01      	subs	r3, #1
 8003394:	041b      	lsls	r3, r3, #16
 8003396:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800339a:	431a      	orrs	r2, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033a0:	3b01      	subs	r3, #1
 80033a2:	061b      	lsls	r3, r3, #24
 80033a4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80033a8:	4923      	ldr	r1, [pc, #140]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80033aa:	4313      	orrs	r3, r2
 80033ac:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80033ae:	4b22      	ldr	r3, [pc, #136]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80033b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b2:	4a21      	ldr	r2, [pc, #132]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80033b4:	f023 0301 	bic.w	r3, r3, #1
 80033b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80033ba:	4b1f      	ldr	r3, [pc, #124]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80033bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033be:	4b21      	ldr	r3, [pc, #132]	@ (8003444 <HAL_RCC_OscConfig+0x778>)
 80033c0:	4013      	ands	r3, r2
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80033c6:	00d2      	lsls	r2, r2, #3
 80033c8:	491b      	ldr	r1, [pc, #108]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80033ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80033d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d2:	f023 020c 	bic.w	r2, r3, #12
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033da:	4917      	ldr	r1, [pc, #92]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80033dc:	4313      	orrs	r3, r2
 80033de:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80033e0:	4b15      	ldr	r3, [pc, #84]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80033e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033e4:	f023 0202 	bic.w	r2, r3, #2
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ec:	4912      	ldr	r1, [pc, #72]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80033f2:	4b11      	ldr	r3, [pc, #68]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80033f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033f6:	4a10      	ldr	r2, [pc, #64]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 80033f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003402:	4a0d      	ldr	r2, [pc, #52]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003404:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003408:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800340a:	4b0b      	ldr	r3, [pc, #44]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 800340c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800340e:	4a0a      	ldr	r2, [pc, #40]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003410:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003414:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003416:	4b08      	ldr	r3, [pc, #32]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800341a:	4a07      	ldr	r2, [pc, #28]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 800341c:	f043 0301 	orr.w	r3, r3, #1
 8003420:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003422:	4b05      	ldr	r3, [pc, #20]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a04      	ldr	r2, [pc, #16]	@ (8003438 <HAL_RCC_OscConfig+0x76c>)
 8003428:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800342c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800342e:	f7fd fe4d 	bl	80010cc <HAL_GetTick>
 8003432:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003434:	e011      	b.n	800345a <HAL_RCC_OscConfig+0x78e>
 8003436:	bf00      	nop
 8003438:	58024400 	.word	0x58024400
 800343c:	58024800 	.word	0x58024800
 8003440:	fffffc0c 	.word	0xfffffc0c
 8003444:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003448:	f7fd fe40 	bl	80010cc <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b02      	cmp	r3, #2
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e08a      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800345a:	4b47      	ldr	r3, [pc, #284]	@ (8003578 <HAL_RCC_OscConfig+0x8ac>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d0f0      	beq.n	8003448 <HAL_RCC_OscConfig+0x77c>
 8003466:	e082      	b.n	800356e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003468:	4b43      	ldr	r3, [pc, #268]	@ (8003578 <HAL_RCC_OscConfig+0x8ac>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a42      	ldr	r2, [pc, #264]	@ (8003578 <HAL_RCC_OscConfig+0x8ac>)
 800346e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003472:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003474:	f7fd fe2a 	bl	80010cc <HAL_GetTick>
 8003478:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800347a:	e008      	b.n	800348e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800347c:	f7fd fe26 	bl	80010cc <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	2b02      	cmp	r3, #2
 8003488:	d901      	bls.n	800348e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e070      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800348e:	4b3a      	ldr	r3, [pc, #232]	@ (8003578 <HAL_RCC_OscConfig+0x8ac>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d1f0      	bne.n	800347c <HAL_RCC_OscConfig+0x7b0>
 800349a:	e068      	b.n	800356e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800349c:	4b36      	ldr	r3, [pc, #216]	@ (8003578 <HAL_RCC_OscConfig+0x8ac>)
 800349e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80034a2:	4b35      	ldr	r3, [pc, #212]	@ (8003578 <HAL_RCC_OscConfig+0x8ac>)
 80034a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d031      	beq.n	8003514 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	f003 0203 	and.w	r2, r3, #3
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d12a      	bne.n	8003514 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	091b      	lsrs	r3, r3, #4
 80034c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d122      	bne.n	8003514 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80034da:	429a      	cmp	r2, r3
 80034dc:	d11a      	bne.n	8003514 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	0a5b      	lsrs	r3, r3, #9
 80034e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034ea:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d111      	bne.n	8003514 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	0c1b      	lsrs	r3, r3, #16
 80034f4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034fc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80034fe:	429a      	cmp	r2, r3
 8003500:	d108      	bne.n	8003514 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	0e1b      	lsrs	r3, r3, #24
 8003506:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800350e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003510:	429a      	cmp	r2, r3
 8003512:	d001      	beq.n	8003518 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e02b      	b.n	8003570 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003518:	4b17      	ldr	r3, [pc, #92]	@ (8003578 <HAL_RCC_OscConfig+0x8ac>)
 800351a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800351c:	08db      	lsrs	r3, r3, #3
 800351e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003522:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003528:	693a      	ldr	r2, [r7, #16]
 800352a:	429a      	cmp	r2, r3
 800352c:	d01f      	beq.n	800356e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800352e:	4b12      	ldr	r3, [pc, #72]	@ (8003578 <HAL_RCC_OscConfig+0x8ac>)
 8003530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003532:	4a11      	ldr	r2, [pc, #68]	@ (8003578 <HAL_RCC_OscConfig+0x8ac>)
 8003534:	f023 0301 	bic.w	r3, r3, #1
 8003538:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800353a:	f7fd fdc7 	bl	80010cc <HAL_GetTick>
 800353e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003540:	bf00      	nop
 8003542:	f7fd fdc3 	bl	80010cc <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354a:	4293      	cmp	r3, r2
 800354c:	d0f9      	beq.n	8003542 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800354e:	4b0a      	ldr	r3, [pc, #40]	@ (8003578 <HAL_RCC_OscConfig+0x8ac>)
 8003550:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003552:	4b0a      	ldr	r3, [pc, #40]	@ (800357c <HAL_RCC_OscConfig+0x8b0>)
 8003554:	4013      	ands	r3, r2
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800355a:	00d2      	lsls	r2, r2, #3
 800355c:	4906      	ldr	r1, [pc, #24]	@ (8003578 <HAL_RCC_OscConfig+0x8ac>)
 800355e:	4313      	orrs	r3, r2
 8003560:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003562:	4b05      	ldr	r3, [pc, #20]	@ (8003578 <HAL_RCC_OscConfig+0x8ac>)
 8003564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003566:	4a04      	ldr	r2, [pc, #16]	@ (8003578 <HAL_RCC_OscConfig+0x8ac>)
 8003568:	f043 0301 	orr.w	r3, r3, #1
 800356c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800356e:	2300      	movs	r3, #0
}
 8003570:	4618      	mov	r0, r3
 8003572:	3730      	adds	r7, #48	@ 0x30
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	58024400 	.word	0x58024400
 800357c:	ffff0007 	.word	0xffff0007

08003580 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b086      	sub	sp, #24
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d101      	bne.n	8003594 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e19c      	b.n	80038ce <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003594:	4b8a      	ldr	r3, [pc, #552]	@ (80037c0 <HAL_RCC_ClockConfig+0x240>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 030f 	and.w	r3, r3, #15
 800359c:	683a      	ldr	r2, [r7, #0]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d910      	bls.n	80035c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035a2:	4b87      	ldr	r3, [pc, #540]	@ (80037c0 <HAL_RCC_ClockConfig+0x240>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f023 020f 	bic.w	r2, r3, #15
 80035aa:	4985      	ldr	r1, [pc, #532]	@ (80037c0 <HAL_RCC_ClockConfig+0x240>)
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035b2:	4b83      	ldr	r3, [pc, #524]	@ (80037c0 <HAL_RCC_ClockConfig+0x240>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 030f 	and.w	r3, r3, #15
 80035ba:	683a      	ldr	r2, [r7, #0]
 80035bc:	429a      	cmp	r2, r3
 80035be:	d001      	beq.n	80035c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e184      	b.n	80038ce <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0304 	and.w	r3, r3, #4
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d010      	beq.n	80035f2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	691a      	ldr	r2, [r3, #16]
 80035d4:	4b7b      	ldr	r3, [pc, #492]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 80035d6:	699b      	ldr	r3, [r3, #24]
 80035d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80035dc:	429a      	cmp	r2, r3
 80035de:	d908      	bls.n	80035f2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80035e0:	4b78      	ldr	r3, [pc, #480]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 80035e2:	699b      	ldr	r3, [r3, #24]
 80035e4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	691b      	ldr	r3, [r3, #16]
 80035ec:	4975      	ldr	r1, [pc, #468]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0308 	and.w	r3, r3, #8
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d010      	beq.n	8003620 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	695a      	ldr	r2, [r3, #20]
 8003602:	4b70      	ldr	r3, [pc, #448]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 8003604:	69db      	ldr	r3, [r3, #28]
 8003606:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800360a:	429a      	cmp	r2, r3
 800360c:	d908      	bls.n	8003620 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800360e:	4b6d      	ldr	r3, [pc, #436]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 8003610:	69db      	ldr	r3, [r3, #28]
 8003612:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	695b      	ldr	r3, [r3, #20]
 800361a:	496a      	ldr	r1, [pc, #424]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 800361c:	4313      	orrs	r3, r2
 800361e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0310 	and.w	r3, r3, #16
 8003628:	2b00      	cmp	r3, #0
 800362a:	d010      	beq.n	800364e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	699a      	ldr	r2, [r3, #24]
 8003630:	4b64      	ldr	r3, [pc, #400]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 8003632:	69db      	ldr	r3, [r3, #28]
 8003634:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003638:	429a      	cmp	r2, r3
 800363a:	d908      	bls.n	800364e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800363c:	4b61      	ldr	r3, [pc, #388]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 800363e:	69db      	ldr	r3, [r3, #28]
 8003640:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	699b      	ldr	r3, [r3, #24]
 8003648:	495e      	ldr	r1, [pc, #376]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 800364a:	4313      	orrs	r3, r2
 800364c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0320 	and.w	r3, r3, #32
 8003656:	2b00      	cmp	r3, #0
 8003658:	d010      	beq.n	800367c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	69da      	ldr	r2, [r3, #28]
 800365e:	4b59      	ldr	r3, [pc, #356]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 8003660:	6a1b      	ldr	r3, [r3, #32]
 8003662:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003666:	429a      	cmp	r2, r3
 8003668:	d908      	bls.n	800367c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800366a:	4b56      	ldr	r3, [pc, #344]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 800366c:	6a1b      	ldr	r3, [r3, #32]
 800366e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	69db      	ldr	r3, [r3, #28]
 8003676:	4953      	ldr	r1, [pc, #332]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 8003678:	4313      	orrs	r3, r2
 800367a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0302 	and.w	r3, r3, #2
 8003684:	2b00      	cmp	r3, #0
 8003686:	d010      	beq.n	80036aa <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	68da      	ldr	r2, [r3, #12]
 800368c:	4b4d      	ldr	r3, [pc, #308]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	f003 030f 	and.w	r3, r3, #15
 8003694:	429a      	cmp	r2, r3
 8003696:	d908      	bls.n	80036aa <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003698:	4b4a      	ldr	r3, [pc, #296]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 800369a:	699b      	ldr	r3, [r3, #24]
 800369c:	f023 020f 	bic.w	r2, r3, #15
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	4947      	ldr	r1, [pc, #284]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 80036a6:	4313      	orrs	r3, r2
 80036a8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d055      	beq.n	8003762 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80036b6:	4b43      	ldr	r3, [pc, #268]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 80036b8:	699b      	ldr	r3, [r3, #24]
 80036ba:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	4940      	ldr	r1, [pc, #256]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d107      	bne.n	80036e0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80036d0:	4b3c      	ldr	r3, [pc, #240]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d121      	bne.n	8003720 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e0f6      	b.n	80038ce <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	2b03      	cmp	r3, #3
 80036e6:	d107      	bne.n	80036f8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80036e8:	4b36      	ldr	r3, [pc, #216]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d115      	bne.n	8003720 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e0ea      	b.n	80038ce <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d107      	bne.n	8003710 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003700:	4b30      	ldr	r3, [pc, #192]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003708:	2b00      	cmp	r3, #0
 800370a:	d109      	bne.n	8003720 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e0de      	b.n	80038ce <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003710:	4b2c      	ldr	r3, [pc, #176]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0304 	and.w	r3, r3, #4
 8003718:	2b00      	cmp	r3, #0
 800371a:	d101      	bne.n	8003720 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e0d6      	b.n	80038ce <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003720:	4b28      	ldr	r3, [pc, #160]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 8003722:	691b      	ldr	r3, [r3, #16]
 8003724:	f023 0207 	bic.w	r2, r3, #7
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	4925      	ldr	r1, [pc, #148]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 800372e:	4313      	orrs	r3, r2
 8003730:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003732:	f7fd fccb 	bl	80010cc <HAL_GetTick>
 8003736:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003738:	e00a      	b.n	8003750 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800373a:	f7fd fcc7 	bl	80010cc <HAL_GetTick>
 800373e:	4602      	mov	r2, r0
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003748:	4293      	cmp	r3, r2
 800374a:	d901      	bls.n	8003750 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e0be      	b.n	80038ce <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003750:	4b1c      	ldr	r3, [pc, #112]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	429a      	cmp	r2, r3
 8003760:	d1eb      	bne.n	800373a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0302 	and.w	r3, r3, #2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d010      	beq.n	8003790 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	68da      	ldr	r2, [r3, #12]
 8003772:	4b14      	ldr	r3, [pc, #80]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 8003774:	699b      	ldr	r3, [r3, #24]
 8003776:	f003 030f 	and.w	r3, r3, #15
 800377a:	429a      	cmp	r2, r3
 800377c:	d208      	bcs.n	8003790 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800377e:	4b11      	ldr	r3, [pc, #68]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	f023 020f 	bic.w	r2, r3, #15
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	490e      	ldr	r1, [pc, #56]	@ (80037c4 <HAL_RCC_ClockConfig+0x244>)
 800378c:	4313      	orrs	r3, r2
 800378e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003790:	4b0b      	ldr	r3, [pc, #44]	@ (80037c0 <HAL_RCC_ClockConfig+0x240>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 030f 	and.w	r3, r3, #15
 8003798:	683a      	ldr	r2, [r7, #0]
 800379a:	429a      	cmp	r2, r3
 800379c:	d214      	bcs.n	80037c8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800379e:	4b08      	ldr	r3, [pc, #32]	@ (80037c0 <HAL_RCC_ClockConfig+0x240>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f023 020f 	bic.w	r2, r3, #15
 80037a6:	4906      	ldr	r1, [pc, #24]	@ (80037c0 <HAL_RCC_ClockConfig+0x240>)
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ae:	4b04      	ldr	r3, [pc, #16]	@ (80037c0 <HAL_RCC_ClockConfig+0x240>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 030f 	and.w	r3, r3, #15
 80037b6:	683a      	ldr	r2, [r7, #0]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d005      	beq.n	80037c8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e086      	b.n	80038ce <HAL_RCC_ClockConfig+0x34e>
 80037c0:	52002000 	.word	0x52002000
 80037c4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0304 	and.w	r3, r3, #4
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d010      	beq.n	80037f6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	691a      	ldr	r2, [r3, #16]
 80037d8:	4b3f      	ldr	r3, [pc, #252]	@ (80038d8 <HAL_RCC_ClockConfig+0x358>)
 80037da:	699b      	ldr	r3, [r3, #24]
 80037dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d208      	bcs.n	80037f6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80037e4:	4b3c      	ldr	r3, [pc, #240]	@ (80038d8 <HAL_RCC_ClockConfig+0x358>)
 80037e6:	699b      	ldr	r3, [r3, #24]
 80037e8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	691b      	ldr	r3, [r3, #16]
 80037f0:	4939      	ldr	r1, [pc, #228]	@ (80038d8 <HAL_RCC_ClockConfig+0x358>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0308 	and.w	r3, r3, #8
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d010      	beq.n	8003824 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	695a      	ldr	r2, [r3, #20]
 8003806:	4b34      	ldr	r3, [pc, #208]	@ (80038d8 <HAL_RCC_ClockConfig+0x358>)
 8003808:	69db      	ldr	r3, [r3, #28]
 800380a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800380e:	429a      	cmp	r2, r3
 8003810:	d208      	bcs.n	8003824 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003812:	4b31      	ldr	r3, [pc, #196]	@ (80038d8 <HAL_RCC_ClockConfig+0x358>)
 8003814:	69db      	ldr	r3, [r3, #28]
 8003816:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	492e      	ldr	r1, [pc, #184]	@ (80038d8 <HAL_RCC_ClockConfig+0x358>)
 8003820:	4313      	orrs	r3, r2
 8003822:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0310 	and.w	r3, r3, #16
 800382c:	2b00      	cmp	r3, #0
 800382e:	d010      	beq.n	8003852 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	699a      	ldr	r2, [r3, #24]
 8003834:	4b28      	ldr	r3, [pc, #160]	@ (80038d8 <HAL_RCC_ClockConfig+0x358>)
 8003836:	69db      	ldr	r3, [r3, #28]
 8003838:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800383c:	429a      	cmp	r2, r3
 800383e:	d208      	bcs.n	8003852 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003840:	4b25      	ldr	r3, [pc, #148]	@ (80038d8 <HAL_RCC_ClockConfig+0x358>)
 8003842:	69db      	ldr	r3, [r3, #28]
 8003844:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	699b      	ldr	r3, [r3, #24]
 800384c:	4922      	ldr	r1, [pc, #136]	@ (80038d8 <HAL_RCC_ClockConfig+0x358>)
 800384e:	4313      	orrs	r3, r2
 8003850:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0320 	and.w	r3, r3, #32
 800385a:	2b00      	cmp	r3, #0
 800385c:	d010      	beq.n	8003880 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	69da      	ldr	r2, [r3, #28]
 8003862:	4b1d      	ldr	r3, [pc, #116]	@ (80038d8 <HAL_RCC_ClockConfig+0x358>)
 8003864:	6a1b      	ldr	r3, [r3, #32]
 8003866:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800386a:	429a      	cmp	r2, r3
 800386c:	d208      	bcs.n	8003880 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800386e:	4b1a      	ldr	r3, [pc, #104]	@ (80038d8 <HAL_RCC_ClockConfig+0x358>)
 8003870:	6a1b      	ldr	r3, [r3, #32]
 8003872:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	69db      	ldr	r3, [r3, #28]
 800387a:	4917      	ldr	r1, [pc, #92]	@ (80038d8 <HAL_RCC_ClockConfig+0x358>)
 800387c:	4313      	orrs	r3, r2
 800387e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003880:	f000 f834 	bl	80038ec <HAL_RCC_GetSysClockFreq>
 8003884:	4602      	mov	r2, r0
 8003886:	4b14      	ldr	r3, [pc, #80]	@ (80038d8 <HAL_RCC_ClockConfig+0x358>)
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	0a1b      	lsrs	r3, r3, #8
 800388c:	f003 030f 	and.w	r3, r3, #15
 8003890:	4912      	ldr	r1, [pc, #72]	@ (80038dc <HAL_RCC_ClockConfig+0x35c>)
 8003892:	5ccb      	ldrb	r3, [r1, r3]
 8003894:	f003 031f 	and.w	r3, r3, #31
 8003898:	fa22 f303 	lsr.w	r3, r2, r3
 800389c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800389e:	4b0e      	ldr	r3, [pc, #56]	@ (80038d8 <HAL_RCC_ClockConfig+0x358>)
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	f003 030f 	and.w	r3, r3, #15
 80038a6:	4a0d      	ldr	r2, [pc, #52]	@ (80038dc <HAL_RCC_ClockConfig+0x35c>)
 80038a8:	5cd3      	ldrb	r3, [r2, r3]
 80038aa:	f003 031f 	and.w	r3, r3, #31
 80038ae:	693a      	ldr	r2, [r7, #16]
 80038b0:	fa22 f303 	lsr.w	r3, r2, r3
 80038b4:	4a0a      	ldr	r2, [pc, #40]	@ (80038e0 <HAL_RCC_ClockConfig+0x360>)
 80038b6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80038b8:	4a0a      	ldr	r2, [pc, #40]	@ (80038e4 <HAL_RCC_ClockConfig+0x364>)
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80038be:	4b0a      	ldr	r3, [pc, #40]	@ (80038e8 <HAL_RCC_ClockConfig+0x368>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7fd fbb8 	bl	8001038 <HAL_InitTick>
 80038c8:	4603      	mov	r3, r0
 80038ca:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80038cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3718      	adds	r7, #24
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	58024400 	.word	0x58024400
 80038dc:	0800d114 	.word	0x0800d114
 80038e0:	24000004 	.word	0x24000004
 80038e4:	24000000 	.word	0x24000000
 80038e8:	24000008 	.word	0x24000008

080038ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b089      	sub	sp, #36	@ 0x24
 80038f0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038f2:	4bb3      	ldr	r3, [pc, #716]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038f4:	691b      	ldr	r3, [r3, #16]
 80038f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80038fa:	2b18      	cmp	r3, #24
 80038fc:	f200 8155 	bhi.w	8003baa <HAL_RCC_GetSysClockFreq+0x2be>
 8003900:	a201      	add	r2, pc, #4	@ (adr r2, 8003908 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003906:	bf00      	nop
 8003908:	0800396d 	.word	0x0800396d
 800390c:	08003bab 	.word	0x08003bab
 8003910:	08003bab 	.word	0x08003bab
 8003914:	08003bab 	.word	0x08003bab
 8003918:	08003bab 	.word	0x08003bab
 800391c:	08003bab 	.word	0x08003bab
 8003920:	08003bab 	.word	0x08003bab
 8003924:	08003bab 	.word	0x08003bab
 8003928:	08003993 	.word	0x08003993
 800392c:	08003bab 	.word	0x08003bab
 8003930:	08003bab 	.word	0x08003bab
 8003934:	08003bab 	.word	0x08003bab
 8003938:	08003bab 	.word	0x08003bab
 800393c:	08003bab 	.word	0x08003bab
 8003940:	08003bab 	.word	0x08003bab
 8003944:	08003bab 	.word	0x08003bab
 8003948:	08003999 	.word	0x08003999
 800394c:	08003bab 	.word	0x08003bab
 8003950:	08003bab 	.word	0x08003bab
 8003954:	08003bab 	.word	0x08003bab
 8003958:	08003bab 	.word	0x08003bab
 800395c:	08003bab 	.word	0x08003bab
 8003960:	08003bab 	.word	0x08003bab
 8003964:	08003bab 	.word	0x08003bab
 8003968:	0800399f 	.word	0x0800399f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800396c:	4b94      	ldr	r3, [pc, #592]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0320 	and.w	r3, r3, #32
 8003974:	2b00      	cmp	r3, #0
 8003976:	d009      	beq.n	800398c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003978:	4b91      	ldr	r3, [pc, #580]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	08db      	lsrs	r3, r3, #3
 800397e:	f003 0303 	and.w	r3, r3, #3
 8003982:	4a90      	ldr	r2, [pc, #576]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003984:	fa22 f303 	lsr.w	r3, r2, r3
 8003988:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800398a:	e111      	b.n	8003bb0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800398c:	4b8d      	ldr	r3, [pc, #564]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800398e:	61bb      	str	r3, [r7, #24]
      break;
 8003990:	e10e      	b.n	8003bb0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003992:	4b8d      	ldr	r3, [pc, #564]	@ (8003bc8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003994:	61bb      	str	r3, [r7, #24]
      break;
 8003996:	e10b      	b.n	8003bb0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003998:	4b8c      	ldr	r3, [pc, #560]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x2e0>)
 800399a:	61bb      	str	r3, [r7, #24]
      break;
 800399c:	e108      	b.n	8003bb0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800399e:	4b88      	ldr	r3, [pc, #544]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a2:	f003 0303 	and.w	r3, r3, #3
 80039a6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80039a8:	4b85      	ldr	r3, [pc, #532]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ac:	091b      	lsrs	r3, r3, #4
 80039ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039b2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80039b4:	4b82      	ldr	r3, [pc, #520]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b8:	f003 0301 	and.w	r3, r3, #1
 80039bc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80039be:	4b80      	ldr	r3, [pc, #512]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039c2:	08db      	lsrs	r3, r3, #3
 80039c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80039c8:	68fa      	ldr	r2, [r7, #12]
 80039ca:	fb02 f303 	mul.w	r3, r2, r3
 80039ce:	ee07 3a90 	vmov	s15, r3
 80039d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039d6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	f000 80e1 	beq.w	8003ba4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	f000 8083 	beq.w	8003af0 <HAL_RCC_GetSysClockFreq+0x204>
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	f200 80a1 	bhi.w	8003b34 <HAL_RCC_GetSysClockFreq+0x248>
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d003      	beq.n	8003a00 <HAL_RCC_GetSysClockFreq+0x114>
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d056      	beq.n	8003aac <HAL_RCC_GetSysClockFreq+0x1c0>
 80039fe:	e099      	b.n	8003b34 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a00:	4b6f      	ldr	r3, [pc, #444]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0320 	and.w	r3, r3, #32
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d02d      	beq.n	8003a68 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003a0c:	4b6c      	ldr	r3, [pc, #432]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	08db      	lsrs	r3, r3, #3
 8003a12:	f003 0303 	and.w	r3, r3, #3
 8003a16:	4a6b      	ldr	r2, [pc, #428]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003a18:	fa22 f303 	lsr.w	r3, r2, r3
 8003a1c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	ee07 3a90 	vmov	s15, r3
 8003a24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	ee07 3a90 	vmov	s15, r3
 8003a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a36:	4b62      	ldr	r3, [pc, #392]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a3e:	ee07 3a90 	vmov	s15, r3
 8003a42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a46:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a4a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003bd0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a62:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003a66:	e087      	b.n	8003b78 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	ee07 3a90 	vmov	s15, r3
 8003a6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a72:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003bd4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003a76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a7a:	4b51      	ldr	r3, [pc, #324]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a82:	ee07 3a90 	vmov	s15, r3
 8003a86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a8e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003bd0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aa6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003aaa:	e065      	b.n	8003b78 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	ee07 3a90 	vmov	s15, r3
 8003ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ab6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003bd8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003aba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003abe:	4b40      	ldr	r3, [pc, #256]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ac6:	ee07 3a90 	vmov	s15, r3
 8003aca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ace:	ed97 6a02 	vldr	s12, [r7, #8]
 8003ad2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003bd0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003ad6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ada:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ade:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ae2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ae6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003aee:	e043      	b.n	8003b78 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	ee07 3a90 	vmov	s15, r3
 8003af6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003afa:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003bdc <HAL_RCC_GetSysClockFreq+0x2f0>
 8003afe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b02:	4b2f      	ldr	r3, [pc, #188]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b0a:	ee07 3a90 	vmov	s15, r3
 8003b0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b12:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b16:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003bd0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003b1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b2e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003b32:	e021      	b.n	8003b78 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	ee07 3a90 	vmov	s15, r3
 8003b3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b3e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003bd8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003b42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b46:	4b1e      	ldr	r3, [pc, #120]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b4e:	ee07 3a90 	vmov	s15, r3
 8003b52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b56:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b5a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003bd0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003b5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b72:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003b76:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003b78:	4b11      	ldr	r3, [pc, #68]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b7c:	0a5b      	lsrs	r3, r3, #9
 8003b7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b82:	3301      	adds	r3, #1
 8003b84:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	ee07 3a90 	vmov	s15, r3
 8003b8c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003b90:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b9c:	ee17 3a90 	vmov	r3, s15
 8003ba0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003ba2:	e005      	b.n	8003bb0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	61bb      	str	r3, [r7, #24]
      break;
 8003ba8:	e002      	b.n	8003bb0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003baa:	4b07      	ldr	r3, [pc, #28]	@ (8003bc8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003bac:	61bb      	str	r3, [r7, #24]
      break;
 8003bae:	bf00      	nop
  }

  return sysclockfreq;
 8003bb0:	69bb      	ldr	r3, [r7, #24]
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3724      	adds	r7, #36	@ 0x24
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
 8003bbe:	bf00      	nop
 8003bc0:	58024400 	.word	0x58024400
 8003bc4:	03d09000 	.word	0x03d09000
 8003bc8:	003d0900 	.word	0x003d0900
 8003bcc:	017d7840 	.word	0x017d7840
 8003bd0:	46000000 	.word	0x46000000
 8003bd4:	4c742400 	.word	0x4c742400
 8003bd8:	4a742400 	.word	0x4a742400
 8003bdc:	4bbebc20 	.word	0x4bbebc20

08003be0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003be6:	f7ff fe81 	bl	80038ec <HAL_RCC_GetSysClockFreq>
 8003bea:	4602      	mov	r2, r0
 8003bec:	4b10      	ldr	r3, [pc, #64]	@ (8003c30 <HAL_RCC_GetHCLKFreq+0x50>)
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	0a1b      	lsrs	r3, r3, #8
 8003bf2:	f003 030f 	and.w	r3, r3, #15
 8003bf6:	490f      	ldr	r1, [pc, #60]	@ (8003c34 <HAL_RCC_GetHCLKFreq+0x54>)
 8003bf8:	5ccb      	ldrb	r3, [r1, r3]
 8003bfa:	f003 031f 	and.w	r3, r3, #31
 8003bfe:	fa22 f303 	lsr.w	r3, r2, r3
 8003c02:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003c04:	4b0a      	ldr	r3, [pc, #40]	@ (8003c30 <HAL_RCC_GetHCLKFreq+0x50>)
 8003c06:	699b      	ldr	r3, [r3, #24]
 8003c08:	f003 030f 	and.w	r3, r3, #15
 8003c0c:	4a09      	ldr	r2, [pc, #36]	@ (8003c34 <HAL_RCC_GetHCLKFreq+0x54>)
 8003c0e:	5cd3      	ldrb	r3, [r2, r3]
 8003c10:	f003 031f 	and.w	r3, r3, #31
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	fa22 f303 	lsr.w	r3, r2, r3
 8003c1a:	4a07      	ldr	r2, [pc, #28]	@ (8003c38 <HAL_RCC_GetHCLKFreq+0x58>)
 8003c1c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003c1e:	4a07      	ldr	r2, [pc, #28]	@ (8003c3c <HAL_RCC_GetHCLKFreq+0x5c>)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003c24:	4b04      	ldr	r3, [pc, #16]	@ (8003c38 <HAL_RCC_GetHCLKFreq+0x58>)
 8003c26:	681b      	ldr	r3, [r3, #0]
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3708      	adds	r7, #8
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	58024400 	.word	0x58024400
 8003c34:	0800d114 	.word	0x0800d114
 8003c38:	24000004 	.word	0x24000004
 8003c3c:	24000000 	.word	0x24000000

08003c40 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c44:	b0ca      	sub	sp, #296	@ 0x128
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c52:	2300      	movs	r3, #0
 8003c54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c60:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003c64:	2500      	movs	r5, #0
 8003c66:	ea54 0305 	orrs.w	r3, r4, r5
 8003c6a:	d049      	beq.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c72:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003c76:	d02f      	beq.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003c78:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003c7c:	d828      	bhi.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003c7e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c82:	d01a      	beq.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003c84:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c88:	d822      	bhi.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d003      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003c8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c92:	d007      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003c94:	e01c      	b.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c96:	4bb8      	ldr	r3, [pc, #736]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c9a:	4ab7      	ldr	r2, [pc, #732]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ca0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003ca2:	e01a      	b.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ca8:	3308      	adds	r3, #8
 8003caa:	2102      	movs	r1, #2
 8003cac:	4618      	mov	r0, r3
 8003cae:	f001 f9d1 	bl	8005054 <RCCEx_PLL2_Config>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003cb8:	e00f      	b.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003cba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cbe:	3328      	adds	r3, #40	@ 0x28
 8003cc0:	2102      	movs	r1, #2
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f001 fa78 	bl	80051b8 <RCCEx_PLL3_Config>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003cce:	e004      	b.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cd6:	e000      	b.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003cd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d10a      	bne.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003ce2:	4ba5      	ldr	r3, [pc, #660]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ce4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ce6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cf0:	4aa1      	ldr	r2, [pc, #644]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003cf2:	430b      	orrs	r3, r1
 8003cf4:	6513      	str	r3, [r2, #80]	@ 0x50
 8003cf6:	e003      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cf8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cfc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d08:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003d0c:	f04f 0900 	mov.w	r9, #0
 8003d10:	ea58 0309 	orrs.w	r3, r8, r9
 8003d14:	d047      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d1c:	2b04      	cmp	r3, #4
 8003d1e:	d82a      	bhi.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003d20:	a201      	add	r2, pc, #4	@ (adr r2, 8003d28 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d26:	bf00      	nop
 8003d28:	08003d3d 	.word	0x08003d3d
 8003d2c:	08003d4b 	.word	0x08003d4b
 8003d30:	08003d61 	.word	0x08003d61
 8003d34:	08003d7f 	.word	0x08003d7f
 8003d38:	08003d7f 	.word	0x08003d7f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d3c:	4b8e      	ldr	r3, [pc, #568]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d40:	4a8d      	ldr	r2, [pc, #564]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d48:	e01a      	b.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d4e:	3308      	adds	r3, #8
 8003d50:	2100      	movs	r1, #0
 8003d52:	4618      	mov	r0, r3
 8003d54:	f001 f97e 	bl	8005054 <RCCEx_PLL2_Config>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d5e:	e00f      	b.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d64:	3328      	adds	r3, #40	@ 0x28
 8003d66:	2100      	movs	r1, #0
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f001 fa25 	bl	80051b8 <RCCEx_PLL3_Config>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d74:	e004      	b.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d7c:	e000      	b.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003d7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d10a      	bne.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d88:	4b7b      	ldr	r3, [pc, #492]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d8c:	f023 0107 	bic.w	r1, r3, #7
 8003d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d96:	4a78      	ldr	r2, [pc, #480]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d98:	430b      	orrs	r3, r1
 8003d9a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d9c:	e003      	b.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003da2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dae:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003db2:	f04f 0b00 	mov.w	fp, #0
 8003db6:	ea5a 030b 	orrs.w	r3, sl, fp
 8003dba:	d04c      	beq.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003dbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dc6:	d030      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003dc8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dcc:	d829      	bhi.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003dce:	2bc0      	cmp	r3, #192	@ 0xc0
 8003dd0:	d02d      	beq.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003dd2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003dd4:	d825      	bhi.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003dd6:	2b80      	cmp	r3, #128	@ 0x80
 8003dd8:	d018      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003dda:	2b80      	cmp	r3, #128	@ 0x80
 8003ddc:	d821      	bhi.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d002      	beq.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003de2:	2b40      	cmp	r3, #64	@ 0x40
 8003de4:	d007      	beq.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003de6:	e01c      	b.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003de8:	4b63      	ldr	r3, [pc, #396]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dec:	4a62      	ldr	r2, [pc, #392]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003dee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003df2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003df4:	e01c      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dfa:	3308      	adds	r3, #8
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f001 f928 	bl	8005054 <RCCEx_PLL2_Config>
 8003e04:	4603      	mov	r3, r0
 8003e06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003e0a:	e011      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e10:	3328      	adds	r3, #40	@ 0x28
 8003e12:	2100      	movs	r1, #0
 8003e14:	4618      	mov	r0, r3
 8003e16:	f001 f9cf 	bl	80051b8 <RCCEx_PLL3_Config>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003e20:	e006      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e28:	e002      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003e2a:	bf00      	nop
 8003e2c:	e000      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003e2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d10a      	bne.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003e38:	4b4f      	ldr	r3, [pc, #316]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e3c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e46:	4a4c      	ldr	r2, [pc, #304]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e48:	430b      	orrs	r3, r1
 8003e4a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003e4c:	e003      	b.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e5e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003e62:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003e66:	2300      	movs	r3, #0
 8003e68:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003e6c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003e70:	460b      	mov	r3, r1
 8003e72:	4313      	orrs	r3, r2
 8003e74:	d053      	beq.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e7a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003e7e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e82:	d035      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003e84:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e88:	d82e      	bhi.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003e8a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003e8e:	d031      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003e90:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003e94:	d828      	bhi.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003e96:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e9a:	d01a      	beq.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003e9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ea0:	d822      	bhi.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d003      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003ea6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003eaa:	d007      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003eac:	e01c      	b.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003eae:	4b32      	ldr	r3, [pc, #200]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eb2:	4a31      	ldr	r2, [pc, #196]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003eb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003eb8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003eba:	e01c      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ebc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec0:	3308      	adds	r3, #8
 8003ec2:	2100      	movs	r1, #0
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f001 f8c5 	bl	8005054 <RCCEx_PLL2_Config>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003ed0:	e011      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed6:	3328      	adds	r3, #40	@ 0x28
 8003ed8:	2100      	movs	r1, #0
 8003eda:	4618      	mov	r0, r3
 8003edc:	f001 f96c 	bl	80051b8 <RCCEx_PLL3_Config>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ee6:	e006      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003eee:	e002      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003ef0:	bf00      	nop
 8003ef2:	e000      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003ef4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ef6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d10b      	bne.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003efe:	4b1e      	ldr	r3, [pc, #120]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f02:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f0a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003f0e:	4a1a      	ldr	r2, [pc, #104]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f10:	430b      	orrs	r3, r1
 8003f12:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f14:	e003      	b.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003f1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f26:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003f2a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003f2e:	2300      	movs	r3, #0
 8003f30:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003f34:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003f38:	460b      	mov	r3, r1
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	d056      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f42:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003f46:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f4a:	d038      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003f4c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f50:	d831      	bhi.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003f52:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003f56:	d034      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003f58:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003f5c:	d82b      	bhi.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003f5e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f62:	d01d      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003f64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f68:	d825      	bhi.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d006      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003f6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f72:	d00a      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003f74:	e01f      	b.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003f76:	bf00      	nop
 8003f78:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f7c:	4ba2      	ldr	r3, [pc, #648]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f80:	4aa1      	ldr	r2, [pc, #644]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f88:	e01c      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f8e:	3308      	adds	r3, #8
 8003f90:	2100      	movs	r1, #0
 8003f92:	4618      	mov	r0, r3
 8003f94:	f001 f85e 	bl	8005054 <RCCEx_PLL2_Config>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003f9e:	e011      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa4:	3328      	adds	r3, #40	@ 0x28
 8003fa6:	2100      	movs	r1, #0
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f001 f905 	bl	80051b8 <RCCEx_PLL3_Config>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003fb4:	e006      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fbc:	e002      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003fbe:	bf00      	nop
 8003fc0:	e000      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003fc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d10b      	bne.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003fcc:	4b8e      	ldr	r3, [pc, #568]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fd0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003fdc:	4a8a      	ldr	r2, [pc, #552]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fde:	430b      	orrs	r3, r1
 8003fe0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fe2:	e003      	b.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fe4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fe8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003fec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003ff8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004002:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004006:	460b      	mov	r3, r1
 8004008:	4313      	orrs	r3, r2
 800400a:	d03a      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800400c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004012:	2b30      	cmp	r3, #48	@ 0x30
 8004014:	d01f      	beq.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004016:	2b30      	cmp	r3, #48	@ 0x30
 8004018:	d819      	bhi.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800401a:	2b20      	cmp	r3, #32
 800401c:	d00c      	beq.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800401e:	2b20      	cmp	r3, #32
 8004020:	d815      	bhi.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004022:	2b00      	cmp	r3, #0
 8004024:	d019      	beq.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004026:	2b10      	cmp	r3, #16
 8004028:	d111      	bne.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800402a:	4b77      	ldr	r3, [pc, #476]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800402c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800402e:	4a76      	ldr	r2, [pc, #472]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004030:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004034:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004036:	e011      	b.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004038:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800403c:	3308      	adds	r3, #8
 800403e:	2102      	movs	r1, #2
 8004040:	4618      	mov	r0, r3
 8004042:	f001 f807 	bl	8005054 <RCCEx_PLL2_Config>
 8004046:	4603      	mov	r3, r0
 8004048:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800404c:	e006      	b.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004054:	e002      	b.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004056:	bf00      	nop
 8004058:	e000      	b.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800405a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800405c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004060:	2b00      	cmp	r3, #0
 8004062:	d10a      	bne.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004064:	4b68      	ldr	r3, [pc, #416]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004066:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004068:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800406c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004070:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004072:	4a65      	ldr	r2, [pc, #404]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004074:	430b      	orrs	r3, r1
 8004076:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004078:	e003      	b.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800407a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800407e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004082:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800408a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800408e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004092:	2300      	movs	r3, #0
 8004094:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004098:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800409c:	460b      	mov	r3, r1
 800409e:	4313      	orrs	r3, r2
 80040a0:	d051      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80040a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040ac:	d035      	beq.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80040ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040b2:	d82e      	bhi.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80040b4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80040b8:	d031      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80040ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80040be:	d828      	bhi.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80040c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040c4:	d01a      	beq.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80040c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040ca:	d822      	bhi.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d003      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80040d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040d4:	d007      	beq.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80040d6:	e01c      	b.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040d8:	4b4b      	ldr	r3, [pc, #300]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80040da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040dc:	4a4a      	ldr	r2, [pc, #296]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80040de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80040e4:	e01c      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ea:	3308      	adds	r3, #8
 80040ec:	2100      	movs	r1, #0
 80040ee:	4618      	mov	r0, r3
 80040f0:	f000 ffb0 	bl	8005054 <RCCEx_PLL2_Config>
 80040f4:	4603      	mov	r3, r0
 80040f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80040fa:	e011      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80040fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004100:	3328      	adds	r3, #40	@ 0x28
 8004102:	2100      	movs	r1, #0
 8004104:	4618      	mov	r0, r3
 8004106:	f001 f857 	bl	80051b8 <RCCEx_PLL3_Config>
 800410a:	4603      	mov	r3, r0
 800410c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004110:	e006      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004118:	e002      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800411a:	bf00      	nop
 800411c:	e000      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800411e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004120:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004124:	2b00      	cmp	r3, #0
 8004126:	d10a      	bne.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004128:	4b37      	ldr	r3, [pc, #220]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800412a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800412c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004130:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004136:	4a34      	ldr	r2, [pc, #208]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004138:	430b      	orrs	r3, r1
 800413a:	6513      	str	r3, [r2, #80]	@ 0x50
 800413c:	e003      	b.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800413e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004142:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800414a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800414e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004152:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004156:	2300      	movs	r3, #0
 8004158:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800415c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004160:	460b      	mov	r3, r1
 8004162:	4313      	orrs	r3, r2
 8004164:	d056      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800416a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800416c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004170:	d033      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004172:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004176:	d82c      	bhi.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004178:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800417c:	d02f      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800417e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004182:	d826      	bhi.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004184:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004188:	d02b      	beq.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800418a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800418e:	d820      	bhi.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004190:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004194:	d012      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004196:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800419a:	d81a      	bhi.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800419c:	2b00      	cmp	r3, #0
 800419e:	d022      	beq.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80041a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041a4:	d115      	bne.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80041a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041aa:	3308      	adds	r3, #8
 80041ac:	2101      	movs	r1, #1
 80041ae:	4618      	mov	r0, r3
 80041b0:	f000 ff50 	bl	8005054 <RCCEx_PLL2_Config>
 80041b4:	4603      	mov	r3, r0
 80041b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80041ba:	e015      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c0:	3328      	adds	r3, #40	@ 0x28
 80041c2:	2101      	movs	r1, #1
 80041c4:	4618      	mov	r0, r3
 80041c6:	f000 fff7 	bl	80051b8 <RCCEx_PLL3_Config>
 80041ca:	4603      	mov	r3, r0
 80041cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80041d0:	e00a      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041d8:	e006      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80041da:	bf00      	nop
 80041dc:	e004      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80041de:	bf00      	nop
 80041e0:	e002      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80041e2:	bf00      	nop
 80041e4:	e000      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80041e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d10d      	bne.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80041f0:	4b05      	ldr	r3, [pc, #20]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041f4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80041f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041fe:	4a02      	ldr	r2, [pc, #8]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004200:	430b      	orrs	r3, r1
 8004202:	6513      	str	r3, [r2, #80]	@ 0x50
 8004204:	e006      	b.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004206:	bf00      	nop
 8004208:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800420c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004210:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800421c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004220:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004224:	2300      	movs	r3, #0
 8004226:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800422a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800422e:	460b      	mov	r3, r1
 8004230:	4313      	orrs	r3, r2
 8004232:	d055      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004234:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004238:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800423c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004240:	d033      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004242:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004246:	d82c      	bhi.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004248:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800424c:	d02f      	beq.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800424e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004252:	d826      	bhi.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004254:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004258:	d02b      	beq.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800425a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800425e:	d820      	bhi.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004260:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004264:	d012      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004266:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800426a:	d81a      	bhi.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800426c:	2b00      	cmp	r3, #0
 800426e:	d022      	beq.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004270:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004274:	d115      	bne.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800427a:	3308      	adds	r3, #8
 800427c:	2101      	movs	r1, #1
 800427e:	4618      	mov	r0, r3
 8004280:	f000 fee8 	bl	8005054 <RCCEx_PLL2_Config>
 8004284:	4603      	mov	r3, r0
 8004286:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800428a:	e015      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800428c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004290:	3328      	adds	r3, #40	@ 0x28
 8004292:	2101      	movs	r1, #1
 8004294:	4618      	mov	r0, r3
 8004296:	f000 ff8f 	bl	80051b8 <RCCEx_PLL3_Config>
 800429a:	4603      	mov	r3, r0
 800429c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80042a0:	e00a      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042a8:	e006      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80042aa:	bf00      	nop
 80042ac:	e004      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80042ae:	bf00      	nop
 80042b0:	e002      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80042b2:	bf00      	nop
 80042b4:	e000      	b.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80042b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d10b      	bne.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80042c0:	4ba3      	ldr	r3, [pc, #652]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042c4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80042c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80042d0:	4a9f      	ldr	r2, [pc, #636]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042d2:	430b      	orrs	r3, r1
 80042d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80042d6:	e003      	b.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80042e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80042ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80042f0:	2300      	movs	r3, #0
 80042f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80042f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80042fa:	460b      	mov	r3, r1
 80042fc:	4313      	orrs	r3, r2
 80042fe:	d037      	beq.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004304:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004306:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800430a:	d00e      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800430c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004310:	d816      	bhi.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004312:	2b00      	cmp	r3, #0
 8004314:	d018      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004316:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800431a:	d111      	bne.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800431c:	4b8c      	ldr	r3, [pc, #560]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800431e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004320:	4a8b      	ldr	r2, [pc, #556]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004322:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004326:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004328:	e00f      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800432a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800432e:	3308      	adds	r3, #8
 8004330:	2101      	movs	r1, #1
 8004332:	4618      	mov	r0, r3
 8004334:	f000 fe8e 	bl	8005054 <RCCEx_PLL2_Config>
 8004338:	4603      	mov	r3, r0
 800433a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800433e:	e004      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004346:	e000      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004348:	bf00      	nop
    }

    if (ret == HAL_OK)
 800434a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800434e:	2b00      	cmp	r3, #0
 8004350:	d10a      	bne.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004352:	4b7f      	ldr	r3, [pc, #508]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004354:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004356:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800435a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800435e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004360:	4a7b      	ldr	r2, [pc, #492]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004362:	430b      	orrs	r3, r1
 8004364:	6513      	str	r3, [r2, #80]	@ 0x50
 8004366:	e003      	b.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004368:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800436c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004378:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800437c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004380:	2300      	movs	r3, #0
 8004382:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004386:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800438a:	460b      	mov	r3, r1
 800438c:	4313      	orrs	r3, r2
 800438e:	d039      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004390:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004394:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004396:	2b03      	cmp	r3, #3
 8004398:	d81c      	bhi.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800439a:	a201      	add	r2, pc, #4	@ (adr r2, 80043a0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800439c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043a0:	080043dd 	.word	0x080043dd
 80043a4:	080043b1 	.word	0x080043b1
 80043a8:	080043bf 	.word	0x080043bf
 80043ac:	080043dd 	.word	0x080043dd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043b0:	4b67      	ldr	r3, [pc, #412]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043b4:	4a66      	ldr	r2, [pc, #408]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80043bc:	e00f      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80043be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043c2:	3308      	adds	r3, #8
 80043c4:	2102      	movs	r1, #2
 80043c6:	4618      	mov	r0, r3
 80043c8:	f000 fe44 	bl	8005054 <RCCEx_PLL2_Config>
 80043cc:	4603      	mov	r3, r0
 80043ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80043d2:	e004      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043da:	e000      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80043dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d10a      	bne.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80043e6:	4b5a      	ldr	r3, [pc, #360]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043ea:	f023 0103 	bic.w	r1, r3, #3
 80043ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043f4:	4a56      	ldr	r2, [pc, #344]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043f6:	430b      	orrs	r3, r1
 80043f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043fa:	e003      	b.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004400:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004410:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004414:	2300      	movs	r3, #0
 8004416:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800441a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800441e:	460b      	mov	r3, r1
 8004420:	4313      	orrs	r3, r2
 8004422:	f000 809f 	beq.w	8004564 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004426:	4b4b      	ldr	r3, [pc, #300]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a4a      	ldr	r2, [pc, #296]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800442c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004430:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004432:	f7fc fe4b 	bl	80010cc <HAL_GetTick>
 8004436:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800443a:	e00b      	b.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800443c:	f7fc fe46 	bl	80010cc <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	2b64      	cmp	r3, #100	@ 0x64
 800444a:	d903      	bls.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004452:	e005      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004454:	4b3f      	ldr	r3, [pc, #252]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800445c:	2b00      	cmp	r3, #0
 800445e:	d0ed      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004460:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004464:	2b00      	cmp	r3, #0
 8004466:	d179      	bne.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004468:	4b39      	ldr	r3, [pc, #228]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800446a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800446c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004470:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004474:	4053      	eors	r3, r2
 8004476:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800447a:	2b00      	cmp	r3, #0
 800447c:	d015      	beq.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800447e:	4b34      	ldr	r3, [pc, #208]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004482:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004486:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800448a:	4b31      	ldr	r3, [pc, #196]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800448c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800448e:	4a30      	ldr	r2, [pc, #192]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004490:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004494:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004496:	4b2e      	ldr	r3, [pc, #184]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004498:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800449a:	4a2d      	ldr	r2, [pc, #180]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800449c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044a0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80044a2:	4a2b      	ldr	r2, [pc, #172]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80044a8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80044aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80044b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044b6:	d118      	bne.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b8:	f7fc fe08 	bl	80010cc <HAL_GetTick>
 80044bc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044c0:	e00d      	b.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044c2:	f7fc fe03 	bl	80010cc <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80044cc:	1ad2      	subs	r2, r2, r3
 80044ce:	f241 3388 	movw	r3, #5000	@ 0x1388
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d903      	bls.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80044dc:	e005      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80044de:	4b1c      	ldr	r3, [pc, #112]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d0eb      	beq.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80044ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d129      	bne.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80044fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004502:	d10e      	bne.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004504:	4b12      	ldr	r3, [pc, #72]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004506:	691b      	ldr	r3, [r3, #16]
 8004508:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800450c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004510:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004514:	091a      	lsrs	r2, r3, #4
 8004516:	4b10      	ldr	r3, [pc, #64]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004518:	4013      	ands	r3, r2
 800451a:	4a0d      	ldr	r2, [pc, #52]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800451c:	430b      	orrs	r3, r1
 800451e:	6113      	str	r3, [r2, #16]
 8004520:	e005      	b.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004522:	4b0b      	ldr	r3, [pc, #44]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	4a0a      	ldr	r2, [pc, #40]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004528:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800452c:	6113      	str	r3, [r2, #16]
 800452e:	4b08      	ldr	r3, [pc, #32]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004530:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004536:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800453a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800453e:	4a04      	ldr	r2, [pc, #16]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004540:	430b      	orrs	r3, r1
 8004542:	6713      	str	r3, [r2, #112]	@ 0x70
 8004544:	e00e      	b.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004546:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800454a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800454e:	e009      	b.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004550:	58024400 	.word	0x58024400
 8004554:	58024800 	.word	0x58024800
 8004558:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800455c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004560:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800456c:	f002 0301 	and.w	r3, r2, #1
 8004570:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004574:	2300      	movs	r3, #0
 8004576:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800457a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800457e:	460b      	mov	r3, r1
 8004580:	4313      	orrs	r3, r2
 8004582:	f000 8089 	beq.w	8004698 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004586:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800458a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800458c:	2b28      	cmp	r3, #40	@ 0x28
 800458e:	d86b      	bhi.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004590:	a201      	add	r2, pc, #4	@ (adr r2, 8004598 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004596:	bf00      	nop
 8004598:	08004671 	.word	0x08004671
 800459c:	08004669 	.word	0x08004669
 80045a0:	08004669 	.word	0x08004669
 80045a4:	08004669 	.word	0x08004669
 80045a8:	08004669 	.word	0x08004669
 80045ac:	08004669 	.word	0x08004669
 80045b0:	08004669 	.word	0x08004669
 80045b4:	08004669 	.word	0x08004669
 80045b8:	0800463d 	.word	0x0800463d
 80045bc:	08004669 	.word	0x08004669
 80045c0:	08004669 	.word	0x08004669
 80045c4:	08004669 	.word	0x08004669
 80045c8:	08004669 	.word	0x08004669
 80045cc:	08004669 	.word	0x08004669
 80045d0:	08004669 	.word	0x08004669
 80045d4:	08004669 	.word	0x08004669
 80045d8:	08004653 	.word	0x08004653
 80045dc:	08004669 	.word	0x08004669
 80045e0:	08004669 	.word	0x08004669
 80045e4:	08004669 	.word	0x08004669
 80045e8:	08004669 	.word	0x08004669
 80045ec:	08004669 	.word	0x08004669
 80045f0:	08004669 	.word	0x08004669
 80045f4:	08004669 	.word	0x08004669
 80045f8:	08004671 	.word	0x08004671
 80045fc:	08004669 	.word	0x08004669
 8004600:	08004669 	.word	0x08004669
 8004604:	08004669 	.word	0x08004669
 8004608:	08004669 	.word	0x08004669
 800460c:	08004669 	.word	0x08004669
 8004610:	08004669 	.word	0x08004669
 8004614:	08004669 	.word	0x08004669
 8004618:	08004671 	.word	0x08004671
 800461c:	08004669 	.word	0x08004669
 8004620:	08004669 	.word	0x08004669
 8004624:	08004669 	.word	0x08004669
 8004628:	08004669 	.word	0x08004669
 800462c:	08004669 	.word	0x08004669
 8004630:	08004669 	.word	0x08004669
 8004634:	08004669 	.word	0x08004669
 8004638:	08004671 	.word	0x08004671
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800463c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004640:	3308      	adds	r3, #8
 8004642:	2101      	movs	r1, #1
 8004644:	4618      	mov	r0, r3
 8004646:	f000 fd05 	bl	8005054 <RCCEx_PLL2_Config>
 800464a:	4603      	mov	r3, r0
 800464c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004650:	e00f      	b.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004652:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004656:	3328      	adds	r3, #40	@ 0x28
 8004658:	2101      	movs	r1, #1
 800465a:	4618      	mov	r0, r3
 800465c:	f000 fdac 	bl	80051b8 <RCCEx_PLL3_Config>
 8004660:	4603      	mov	r3, r0
 8004662:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004666:	e004      	b.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800466e:	e000      	b.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004670:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004672:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004676:	2b00      	cmp	r3, #0
 8004678:	d10a      	bne.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800467a:	4bbf      	ldr	r3, [pc, #764]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800467c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800467e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004686:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004688:	4abb      	ldr	r2, [pc, #748]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800468a:	430b      	orrs	r3, r1
 800468c:	6553      	str	r3, [r2, #84]	@ 0x54
 800468e:	e003      	b.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004690:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004694:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004698:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800469c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a0:	f002 0302 	and.w	r3, r2, #2
 80046a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80046a8:	2300      	movs	r3, #0
 80046aa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80046ae:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80046b2:	460b      	mov	r3, r1
 80046b4:	4313      	orrs	r3, r2
 80046b6:	d041      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80046b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046be:	2b05      	cmp	r3, #5
 80046c0:	d824      	bhi.n	800470c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80046c2:	a201      	add	r2, pc, #4	@ (adr r2, 80046c8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80046c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046c8:	08004715 	.word	0x08004715
 80046cc:	080046e1 	.word	0x080046e1
 80046d0:	080046f7 	.word	0x080046f7
 80046d4:	08004715 	.word	0x08004715
 80046d8:	08004715 	.word	0x08004715
 80046dc:	08004715 	.word	0x08004715
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80046e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e4:	3308      	adds	r3, #8
 80046e6:	2101      	movs	r1, #1
 80046e8:	4618      	mov	r0, r3
 80046ea:	f000 fcb3 	bl	8005054 <RCCEx_PLL2_Config>
 80046ee:	4603      	mov	r3, r0
 80046f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80046f4:	e00f      	b.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046fa:	3328      	adds	r3, #40	@ 0x28
 80046fc:	2101      	movs	r1, #1
 80046fe:	4618      	mov	r0, r3
 8004700:	f000 fd5a 	bl	80051b8 <RCCEx_PLL3_Config>
 8004704:	4603      	mov	r3, r0
 8004706:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800470a:	e004      	b.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004712:	e000      	b.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004714:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004716:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800471a:	2b00      	cmp	r3, #0
 800471c:	d10a      	bne.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800471e:	4b96      	ldr	r3, [pc, #600]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004722:	f023 0107 	bic.w	r1, r3, #7
 8004726:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800472a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800472c:	4a92      	ldr	r2, [pc, #584]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800472e:	430b      	orrs	r3, r1
 8004730:	6553      	str	r3, [r2, #84]	@ 0x54
 8004732:	e003      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004734:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004738:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800473c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004744:	f002 0304 	and.w	r3, r2, #4
 8004748:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800474c:	2300      	movs	r3, #0
 800474e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004752:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004756:	460b      	mov	r3, r1
 8004758:	4313      	orrs	r3, r2
 800475a:	d044      	beq.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800475c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004760:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004764:	2b05      	cmp	r3, #5
 8004766:	d825      	bhi.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004768:	a201      	add	r2, pc, #4	@ (adr r2, 8004770 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800476a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800476e:	bf00      	nop
 8004770:	080047bd 	.word	0x080047bd
 8004774:	08004789 	.word	0x08004789
 8004778:	0800479f 	.word	0x0800479f
 800477c:	080047bd 	.word	0x080047bd
 8004780:	080047bd 	.word	0x080047bd
 8004784:	080047bd 	.word	0x080047bd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004788:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800478c:	3308      	adds	r3, #8
 800478e:	2101      	movs	r1, #1
 8004790:	4618      	mov	r0, r3
 8004792:	f000 fc5f 	bl	8005054 <RCCEx_PLL2_Config>
 8004796:	4603      	mov	r3, r0
 8004798:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800479c:	e00f      	b.n	80047be <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800479e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a2:	3328      	adds	r3, #40	@ 0x28
 80047a4:	2101      	movs	r1, #1
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 fd06 	bl	80051b8 <RCCEx_PLL3_Config>
 80047ac:	4603      	mov	r3, r0
 80047ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80047b2:	e004      	b.n	80047be <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047ba:	e000      	b.n	80047be <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80047bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d10b      	bne.n	80047de <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047c6:	4b6c      	ldr	r3, [pc, #432]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80047c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ca:	f023 0107 	bic.w	r1, r3, #7
 80047ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047d6:	4a68      	ldr	r2, [pc, #416]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80047d8:	430b      	orrs	r3, r1
 80047da:	6593      	str	r3, [r2, #88]	@ 0x58
 80047dc:	e003      	b.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80047e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ee:	f002 0320 	and.w	r3, r2, #32
 80047f2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80047f6:	2300      	movs	r3, #0
 80047f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80047fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004800:	460b      	mov	r3, r1
 8004802:	4313      	orrs	r3, r2
 8004804:	d055      	beq.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800480a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800480e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004812:	d033      	beq.n	800487c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004814:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004818:	d82c      	bhi.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800481a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800481e:	d02f      	beq.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004820:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004824:	d826      	bhi.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004826:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800482a:	d02b      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800482c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004830:	d820      	bhi.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004832:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004836:	d012      	beq.n	800485e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004838:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800483c:	d81a      	bhi.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800483e:	2b00      	cmp	r3, #0
 8004840:	d022      	beq.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004842:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004846:	d115      	bne.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800484c:	3308      	adds	r3, #8
 800484e:	2100      	movs	r1, #0
 8004850:	4618      	mov	r0, r3
 8004852:	f000 fbff 	bl	8005054 <RCCEx_PLL2_Config>
 8004856:	4603      	mov	r3, r0
 8004858:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800485c:	e015      	b.n	800488a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800485e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004862:	3328      	adds	r3, #40	@ 0x28
 8004864:	2102      	movs	r1, #2
 8004866:	4618      	mov	r0, r3
 8004868:	f000 fca6 	bl	80051b8 <RCCEx_PLL3_Config>
 800486c:	4603      	mov	r3, r0
 800486e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004872:	e00a      	b.n	800488a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800487a:	e006      	b.n	800488a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800487c:	bf00      	nop
 800487e:	e004      	b.n	800488a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004880:	bf00      	nop
 8004882:	e002      	b.n	800488a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004884:	bf00      	nop
 8004886:	e000      	b.n	800488a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004888:	bf00      	nop
    }

    if (ret == HAL_OK)
 800488a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800488e:	2b00      	cmp	r3, #0
 8004890:	d10b      	bne.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004892:	4b39      	ldr	r3, [pc, #228]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004894:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004896:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800489a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800489e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048a2:	4a35      	ldr	r2, [pc, #212]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80048a4:	430b      	orrs	r3, r1
 80048a6:	6553      	str	r3, [r2, #84]	@ 0x54
 80048a8:	e003      	b.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80048b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ba:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80048be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80048c2:	2300      	movs	r3, #0
 80048c4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80048c8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80048cc:	460b      	mov	r3, r1
 80048ce:	4313      	orrs	r3, r2
 80048d0:	d058      	beq.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80048d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80048da:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80048de:	d033      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80048e0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80048e4:	d82c      	bhi.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80048e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048ea:	d02f      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80048ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048f0:	d826      	bhi.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80048f2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048f6:	d02b      	beq.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80048f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048fc:	d820      	bhi.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80048fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004902:	d012      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004904:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004908:	d81a      	bhi.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800490a:	2b00      	cmp	r3, #0
 800490c:	d022      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800490e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004912:	d115      	bne.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004918:	3308      	adds	r3, #8
 800491a:	2100      	movs	r1, #0
 800491c:	4618      	mov	r0, r3
 800491e:	f000 fb99 	bl	8005054 <RCCEx_PLL2_Config>
 8004922:	4603      	mov	r3, r0
 8004924:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004928:	e015      	b.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800492a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800492e:	3328      	adds	r3, #40	@ 0x28
 8004930:	2102      	movs	r1, #2
 8004932:	4618      	mov	r0, r3
 8004934:	f000 fc40 	bl	80051b8 <RCCEx_PLL3_Config>
 8004938:	4603      	mov	r3, r0
 800493a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800493e:	e00a      	b.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004946:	e006      	b.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004948:	bf00      	nop
 800494a:	e004      	b.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800494c:	bf00      	nop
 800494e:	e002      	b.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004950:	bf00      	nop
 8004952:	e000      	b.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004954:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004956:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800495a:	2b00      	cmp	r3, #0
 800495c:	d10e      	bne.n	800497c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800495e:	4b06      	ldr	r3, [pc, #24]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004962:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800496a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800496e:	4a02      	ldr	r2, [pc, #8]	@ (8004978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004970:	430b      	orrs	r3, r1
 8004972:	6593      	str	r3, [r2, #88]	@ 0x58
 8004974:	e006      	b.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004976:	bf00      	nop
 8004978:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800497c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004980:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800498c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004990:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004994:	2300      	movs	r3, #0
 8004996:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800499a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800499e:	460b      	mov	r3, r1
 80049a0:	4313      	orrs	r3, r2
 80049a2:	d055      	beq.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80049a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049a8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80049ac:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80049b0:	d033      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80049b2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80049b6:	d82c      	bhi.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80049b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049bc:	d02f      	beq.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80049be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049c2:	d826      	bhi.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80049c4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80049c8:	d02b      	beq.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80049ca:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80049ce:	d820      	bhi.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80049d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80049d4:	d012      	beq.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80049d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80049da:	d81a      	bhi.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d022      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80049e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049e4:	d115      	bne.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ea:	3308      	adds	r3, #8
 80049ec:	2100      	movs	r1, #0
 80049ee:	4618      	mov	r0, r3
 80049f0:	f000 fb30 	bl	8005054 <RCCEx_PLL2_Config>
 80049f4:	4603      	mov	r3, r0
 80049f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80049fa:	e015      	b.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80049fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a00:	3328      	adds	r3, #40	@ 0x28
 8004a02:	2102      	movs	r1, #2
 8004a04:	4618      	mov	r0, r3
 8004a06:	f000 fbd7 	bl	80051b8 <RCCEx_PLL3_Config>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004a10:	e00a      	b.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a18:	e006      	b.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004a1a:	bf00      	nop
 8004a1c:	e004      	b.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004a1e:	bf00      	nop
 8004a20:	e002      	b.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004a22:	bf00      	nop
 8004a24:	e000      	b.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004a26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d10b      	bne.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004a30:	4ba1      	ldr	r3, [pc, #644]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a34:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004a40:	4a9d      	ldr	r2, [pc, #628]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a42:	430b      	orrs	r3, r1
 8004a44:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a46:	e003      	b.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004a50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a58:	f002 0308 	and.w	r3, r2, #8
 8004a5c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004a60:	2300      	movs	r3, #0
 8004a62:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004a66:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	d01e      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004a70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a7c:	d10c      	bne.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a82:	3328      	adds	r3, #40	@ 0x28
 8004a84:	2102      	movs	r1, #2
 8004a86:	4618      	mov	r0, r3
 8004a88:	f000 fb96 	bl	80051b8 <RCCEx_PLL3_Config>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d002      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004a98:	4b87      	ldr	r3, [pc, #540]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a9c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004aa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004aa8:	4a83      	ldr	r2, [pc, #524]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004aaa:	430b      	orrs	r3, r1
 8004aac:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab6:	f002 0310 	and.w	r3, r2, #16
 8004aba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004abe:	2300      	movs	r3, #0
 8004ac0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004ac4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004ac8:	460b      	mov	r3, r1
 8004aca:	4313      	orrs	r3, r2
 8004acc:	d01e      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ad6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ada:	d10c      	bne.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ae0:	3328      	adds	r3, #40	@ 0x28
 8004ae2:	2102      	movs	r1, #2
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f000 fb67 	bl	80051b8 <RCCEx_PLL3_Config>
 8004aea:	4603      	mov	r3, r0
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d002      	beq.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004af6:	4b70      	ldr	r3, [pc, #448]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004afa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b02:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b06:	4a6c      	ldr	r2, [pc, #432]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b08:	430b      	orrs	r3, r1
 8004b0a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b14:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004b18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004b22:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004b26:	460b      	mov	r3, r1
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	d03e      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b30:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004b34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b38:	d022      	beq.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004b3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b3e:	d81b      	bhi.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d003      	beq.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004b44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b48:	d00b      	beq.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004b4a:	e015      	b.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b50:	3308      	adds	r3, #8
 8004b52:	2100      	movs	r1, #0
 8004b54:	4618      	mov	r0, r3
 8004b56:	f000 fa7d 	bl	8005054 <RCCEx_PLL2_Config>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004b60:	e00f      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b66:	3328      	adds	r3, #40	@ 0x28
 8004b68:	2102      	movs	r1, #2
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f000 fb24 	bl	80051b8 <RCCEx_PLL3_Config>
 8004b70:	4603      	mov	r3, r0
 8004b72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004b76:	e004      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b7e:	e000      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004b80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d10b      	bne.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b8a:	4b4b      	ldr	r3, [pc, #300]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b8e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b96:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004b9a:	4a47      	ldr	r2, [pc, #284]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b9c:	430b      	orrs	r3, r1
 8004b9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ba0:	e003      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ba2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ba6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bb2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004bb6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004bb8:	2300      	movs	r3, #0
 8004bba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004bbc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	d03b      	beq.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004bc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004bd2:	d01f      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004bd4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004bd8:	d818      	bhi.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004bda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004bde:	d003      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004be0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004be4:	d007      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004be6:	e011      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004be8:	4b33      	ldr	r3, [pc, #204]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bec:	4a32      	ldr	r2, [pc, #200]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bf2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004bf4:	e00f      	b.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bfa:	3328      	adds	r3, #40	@ 0x28
 8004bfc:	2101      	movs	r1, #1
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f000 fada 	bl	80051b8 <RCCEx_PLL3_Config>
 8004c04:	4603      	mov	r3, r0
 8004c06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004c0a:	e004      	b.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c12:	e000      	b.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004c14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d10b      	bne.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c1e:	4b26      	ldr	r3, [pc, #152]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c22:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c2e:	4a22      	ldr	r2, [pc, #136]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c30:	430b      	orrs	r3, r1
 8004c32:	6553      	str	r3, [r2, #84]	@ 0x54
 8004c34:	e003      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c46:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004c4a:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004c50:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004c54:	460b      	mov	r3, r1
 8004c56:	4313      	orrs	r3, r2
 8004c58:	d034      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004c5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d003      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004c64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c68:	d007      	beq.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004c6a:	e011      	b.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c6c:	4b12      	ldr	r3, [pc, #72]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c70:	4a11      	ldr	r2, [pc, #68]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004c78:	e00e      	b.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c7e:	3308      	adds	r3, #8
 8004c80:	2102      	movs	r1, #2
 8004c82:	4618      	mov	r0, r3
 8004c84:	f000 f9e6 	bl	8005054 <RCCEx_PLL2_Config>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004c8e:	e003      	b.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d10d      	bne.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004ca0:	4b05      	ldr	r3, [pc, #20]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ca2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ca4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004ca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cae:	4a02      	ldr	r2, [pc, #8]	@ (8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004cb0:	430b      	orrs	r3, r1
 8004cb2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004cb4:	e006      	b.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004cb6:	bf00      	nop
 8004cb8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cc0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004cc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ccc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004cd0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004cd6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004cda:	460b      	mov	r3, r1
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	d00c      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ce4:	3328      	adds	r3, #40	@ 0x28
 8004ce6:	2102      	movs	r1, #2
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f000 fa65 	bl	80051b8 <RCCEx_PLL3_Config>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d002      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004cfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d02:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004d06:	663b      	str	r3, [r7, #96]	@ 0x60
 8004d08:	2300      	movs	r3, #0
 8004d0a:	667b      	str	r3, [r7, #100]	@ 0x64
 8004d0c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004d10:	460b      	mov	r3, r1
 8004d12:	4313      	orrs	r3, r2
 8004d14:	d038      	beq.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d22:	d018      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004d24:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d28:	d811      	bhi.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004d2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d2e:	d014      	beq.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004d30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d34:	d80b      	bhi.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d011      	beq.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004d3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d3e:	d106      	bne.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d40:	4bc3      	ldr	r3, [pc, #780]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d44:	4ac2      	ldr	r2, [pc, #776]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004d4c:	e008      	b.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d54:	e004      	b.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004d56:	bf00      	nop
 8004d58:	e002      	b.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004d5a:	bf00      	nop
 8004d5c:	e000      	b.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004d5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d10b      	bne.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004d68:	4bb9      	ldr	r3, [pc, #740]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d6c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d78:	4ab5      	ldr	r2, [pc, #724]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d7a:	430b      	orrs	r3, r1
 8004d7c:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d7e:	e003      	b.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d90:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004d94:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004d96:	2300      	movs	r3, #0
 8004d98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d9a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004d9e:	460b      	mov	r3, r1
 8004da0:	4313      	orrs	r3, r2
 8004da2:	d009      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004da4:	4baa      	ldr	r3, [pc, #680]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004da6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004da8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004db0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004db2:	4aa7      	ldr	r2, [pc, #668]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004db4:	430b      	orrs	r3, r1
 8004db6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004dc4:	653b      	str	r3, [r7, #80]	@ 0x50
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	657b      	str	r3, [r7, #84]	@ 0x54
 8004dca:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004dce:	460b      	mov	r3, r1
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	d00a      	beq.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004dd4:	4b9e      	ldr	r3, [pc, #632]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004dd6:	691b      	ldr	r3, [r3, #16]
 8004dd8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004ddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004de4:	4a9a      	ldr	r2, [pc, #616]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004de6:	430b      	orrs	r3, r1
 8004de8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004dea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004df6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004df8:	2300      	movs	r3, #0
 8004dfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dfc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004e00:	460b      	mov	r3, r1
 8004e02:	4313      	orrs	r3, r2
 8004e04:	d009      	beq.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004e06:	4b92      	ldr	r3, [pc, #584]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e0a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e14:	4a8e      	ldr	r2, [pc, #568]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e16:	430b      	orrs	r3, r1
 8004e18:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e22:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004e26:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e28:	2300      	movs	r3, #0
 8004e2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e2c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004e30:	460b      	mov	r3, r1
 8004e32:	4313      	orrs	r3, r2
 8004e34:	d00e      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e36:	4b86      	ldr	r3, [pc, #536]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e38:	691b      	ldr	r3, [r3, #16]
 8004e3a:	4a85      	ldr	r2, [pc, #532]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e3c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004e40:	6113      	str	r3, [r2, #16]
 8004e42:	4b83      	ldr	r3, [pc, #524]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e44:	6919      	ldr	r1, [r3, #16]
 8004e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e4a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004e4e:	4a80      	ldr	r2, [pc, #512]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e50:	430b      	orrs	r3, r1
 8004e52:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e5c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004e60:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e62:	2300      	movs	r3, #0
 8004e64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e66:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004e6a:	460b      	mov	r3, r1
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	d009      	beq.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004e70:	4b77      	ldr	r3, [pc, #476]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e74:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004e78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e7e:	4a74      	ldr	r2, [pc, #464]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e80:	430b      	orrs	r3, r1
 8004e82:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e8c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004e90:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e92:	2300      	movs	r3, #0
 8004e94:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e96:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	d00a      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004ea0:	4b6b      	ldr	r3, [pc, #428]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ea4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004eb0:	4a67      	ldr	r2, [pc, #412]	@ (8005050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004eb2:	430b      	orrs	r3, r1
 8004eb4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ebe:	2100      	movs	r1, #0
 8004ec0:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ec8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004ecc:	460b      	mov	r3, r1
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	d011      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed6:	3308      	adds	r3, #8
 8004ed8:	2100      	movs	r1, #0
 8004eda:	4618      	mov	r0, r3
 8004edc:	f000 f8ba 	bl	8005054 <RCCEx_PLL2_Config>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004ee6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d003      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ef2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004efe:	2100      	movs	r1, #0
 8004f00:	6239      	str	r1, [r7, #32]
 8004f02:	f003 0302 	and.w	r3, r3, #2
 8004f06:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f08:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	d011      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f16:	3308      	adds	r3, #8
 8004f18:	2101      	movs	r1, #1
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f000 f89a 	bl	8005054 <RCCEx_PLL2_Config>
 8004f20:	4603      	mov	r3, r0
 8004f22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004f26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d003      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004f36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f3e:	2100      	movs	r1, #0
 8004f40:	61b9      	str	r1, [r7, #24]
 8004f42:	f003 0304 	and.w	r3, r3, #4
 8004f46:	61fb      	str	r3, [r7, #28]
 8004f48:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004f4c:	460b      	mov	r3, r1
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	d011      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004f52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f56:	3308      	adds	r3, #8
 8004f58:	2102      	movs	r1, #2
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f000 f87a 	bl	8005054 <RCCEx_PLL2_Config>
 8004f60:	4603      	mov	r3, r0
 8004f62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004f66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d003      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004f76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7e:	2100      	movs	r1, #0
 8004f80:	6139      	str	r1, [r7, #16]
 8004f82:	f003 0308 	and.w	r3, r3, #8
 8004f86:	617b      	str	r3, [r7, #20]
 8004f88:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004f8c:	460b      	mov	r3, r1
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	d011      	beq.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f96:	3328      	adds	r3, #40	@ 0x28
 8004f98:	2100      	movs	r1, #0
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f000 f90c 	bl	80051b8 <RCCEx_PLL3_Config>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004fa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d003      	beq.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fbe:	2100      	movs	r1, #0
 8004fc0:	60b9      	str	r1, [r7, #8]
 8004fc2:	f003 0310 	and.w	r3, r3, #16
 8004fc6:	60fb      	str	r3, [r7, #12]
 8004fc8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004fcc:	460b      	mov	r3, r1
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	d011      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004fd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd6:	3328      	adds	r3, #40	@ 0x28
 8004fd8:	2101      	movs	r1, #1
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f000 f8ec 	bl	80051b8 <RCCEx_PLL3_Config>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004fe6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d003      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ff2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ffe:	2100      	movs	r1, #0
 8005000:	6039      	str	r1, [r7, #0]
 8005002:	f003 0320 	and.w	r3, r3, #32
 8005006:	607b      	str	r3, [r7, #4]
 8005008:	e9d7 1200 	ldrd	r1, r2, [r7]
 800500c:	460b      	mov	r3, r1
 800500e:	4313      	orrs	r3, r2
 8005010:	d011      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005016:	3328      	adds	r3, #40	@ 0x28
 8005018:	2102      	movs	r1, #2
 800501a:	4618      	mov	r0, r3
 800501c:	f000 f8cc 	bl	80051b8 <RCCEx_PLL3_Config>
 8005020:	4603      	mov	r3, r0
 8005022:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005026:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800502a:	2b00      	cmp	r3, #0
 800502c:	d003      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800502e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005032:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005036:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800503a:	2b00      	cmp	r3, #0
 800503c:	d101      	bne.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800503e:	2300      	movs	r3, #0
 8005040:	e000      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
}
 8005044:	4618      	mov	r0, r3
 8005046:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800504a:	46bd      	mov	sp, r7
 800504c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005050:	58024400 	.word	0x58024400

08005054 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b084      	sub	sp, #16
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800505e:	2300      	movs	r3, #0
 8005060:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005062:	4b53      	ldr	r3, [pc, #332]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 8005064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005066:	f003 0303 	and.w	r3, r3, #3
 800506a:	2b03      	cmp	r3, #3
 800506c:	d101      	bne.n	8005072 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e099      	b.n	80051a6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005072:	4b4f      	ldr	r3, [pc, #316]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a4e      	ldr	r2, [pc, #312]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 8005078:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800507c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800507e:	f7fc f825 	bl	80010cc <HAL_GetTick>
 8005082:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005084:	e008      	b.n	8005098 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005086:	f7fc f821 	bl	80010cc <HAL_GetTick>
 800508a:	4602      	mov	r2, r0
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	1ad3      	subs	r3, r2, r3
 8005090:	2b02      	cmp	r3, #2
 8005092:	d901      	bls.n	8005098 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005094:	2303      	movs	r3, #3
 8005096:	e086      	b.n	80051a6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005098:	4b45      	ldr	r3, [pc, #276]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d1f0      	bne.n	8005086 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80050a4:	4b42      	ldr	r3, [pc, #264]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 80050a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050a8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	031b      	lsls	r3, r3, #12
 80050b2:	493f      	ldr	r1, [pc, #252]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	628b      	str	r3, [r1, #40]	@ 0x28
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	3b01      	subs	r3, #1
 80050be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	3b01      	subs	r3, #1
 80050c8:	025b      	lsls	r3, r3, #9
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	431a      	orrs	r2, r3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	3b01      	subs	r3, #1
 80050d4:	041b      	lsls	r3, r3, #16
 80050d6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80050da:	431a      	orrs	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	691b      	ldr	r3, [r3, #16]
 80050e0:	3b01      	subs	r3, #1
 80050e2:	061b      	lsls	r3, r3, #24
 80050e4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80050e8:	4931      	ldr	r1, [pc, #196]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80050ee:	4b30      	ldr	r3, [pc, #192]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 80050f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	695b      	ldr	r3, [r3, #20]
 80050fa:	492d      	ldr	r1, [pc, #180]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 80050fc:	4313      	orrs	r3, r2
 80050fe:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005100:	4b2b      	ldr	r3, [pc, #172]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 8005102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005104:	f023 0220 	bic.w	r2, r3, #32
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	699b      	ldr	r3, [r3, #24]
 800510c:	4928      	ldr	r1, [pc, #160]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 800510e:	4313      	orrs	r3, r2
 8005110:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005112:	4b27      	ldr	r3, [pc, #156]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 8005114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005116:	4a26      	ldr	r2, [pc, #152]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 8005118:	f023 0310 	bic.w	r3, r3, #16
 800511c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800511e:	4b24      	ldr	r3, [pc, #144]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 8005120:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005122:	4b24      	ldr	r3, [pc, #144]	@ (80051b4 <RCCEx_PLL2_Config+0x160>)
 8005124:	4013      	ands	r3, r2
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	69d2      	ldr	r2, [r2, #28]
 800512a:	00d2      	lsls	r2, r2, #3
 800512c:	4920      	ldr	r1, [pc, #128]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 800512e:	4313      	orrs	r3, r2
 8005130:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005132:	4b1f      	ldr	r3, [pc, #124]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 8005134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005136:	4a1e      	ldr	r2, [pc, #120]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 8005138:	f043 0310 	orr.w	r3, r3, #16
 800513c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d106      	bne.n	8005152 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005144:	4b1a      	ldr	r3, [pc, #104]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 8005146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005148:	4a19      	ldr	r2, [pc, #100]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 800514a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800514e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005150:	e00f      	b.n	8005172 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	2b01      	cmp	r3, #1
 8005156:	d106      	bne.n	8005166 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005158:	4b15      	ldr	r3, [pc, #84]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 800515a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800515c:	4a14      	ldr	r2, [pc, #80]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 800515e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005162:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005164:	e005      	b.n	8005172 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005166:	4b12      	ldr	r3, [pc, #72]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 8005168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800516a:	4a11      	ldr	r2, [pc, #68]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 800516c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005170:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005172:	4b0f      	ldr	r3, [pc, #60]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a0e      	ldr	r2, [pc, #56]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 8005178:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800517c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800517e:	f7fb ffa5 	bl	80010cc <HAL_GetTick>
 8005182:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005184:	e008      	b.n	8005198 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005186:	f7fb ffa1 	bl	80010cc <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	2b02      	cmp	r3, #2
 8005192:	d901      	bls.n	8005198 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	e006      	b.n	80051a6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005198:	4b05      	ldr	r3, [pc, #20]	@ (80051b0 <RCCEx_PLL2_Config+0x15c>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d0f0      	beq.n	8005186 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80051a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3710      	adds	r7, #16
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop
 80051b0:	58024400 	.word	0x58024400
 80051b4:	ffff0007 	.word	0xffff0007

080051b8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80051c2:	2300      	movs	r3, #0
 80051c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80051c6:	4b53      	ldr	r3, [pc, #332]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 80051c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ca:	f003 0303 	and.w	r3, r3, #3
 80051ce:	2b03      	cmp	r3, #3
 80051d0:	d101      	bne.n	80051d6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	e099      	b.n	800530a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80051d6:	4b4f      	ldr	r3, [pc, #316]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a4e      	ldr	r2, [pc, #312]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 80051dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051e2:	f7fb ff73 	bl	80010cc <HAL_GetTick>
 80051e6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80051e8:	e008      	b.n	80051fc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80051ea:	f7fb ff6f 	bl	80010cc <HAL_GetTick>
 80051ee:	4602      	mov	r2, r0
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	1ad3      	subs	r3, r2, r3
 80051f4:	2b02      	cmp	r3, #2
 80051f6:	d901      	bls.n	80051fc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80051f8:	2303      	movs	r3, #3
 80051fa:	e086      	b.n	800530a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80051fc:	4b45      	ldr	r3, [pc, #276]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d1f0      	bne.n	80051ea <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005208:	4b42      	ldr	r3, [pc, #264]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 800520a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800520c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	051b      	lsls	r3, r3, #20
 8005216:	493f      	ldr	r1, [pc, #252]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 8005218:	4313      	orrs	r3, r2
 800521a:	628b      	str	r3, [r1, #40]	@ 0x28
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	3b01      	subs	r3, #1
 8005222:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	3b01      	subs	r3, #1
 800522c:	025b      	lsls	r3, r3, #9
 800522e:	b29b      	uxth	r3, r3
 8005230:	431a      	orrs	r2, r3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	3b01      	subs	r3, #1
 8005238:	041b      	lsls	r3, r3, #16
 800523a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800523e:	431a      	orrs	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	691b      	ldr	r3, [r3, #16]
 8005244:	3b01      	subs	r3, #1
 8005246:	061b      	lsls	r3, r3, #24
 8005248:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800524c:	4931      	ldr	r1, [pc, #196]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 800524e:	4313      	orrs	r3, r2
 8005250:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005252:	4b30      	ldr	r3, [pc, #192]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 8005254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005256:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	492d      	ldr	r1, [pc, #180]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 8005260:	4313      	orrs	r3, r2
 8005262:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005264:	4b2b      	ldr	r3, [pc, #172]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 8005266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005268:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	699b      	ldr	r3, [r3, #24]
 8005270:	4928      	ldr	r1, [pc, #160]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 8005272:	4313      	orrs	r3, r2
 8005274:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005276:	4b27      	ldr	r3, [pc, #156]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 8005278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800527a:	4a26      	ldr	r2, [pc, #152]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 800527c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005280:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005282:	4b24      	ldr	r3, [pc, #144]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 8005284:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005286:	4b24      	ldr	r3, [pc, #144]	@ (8005318 <RCCEx_PLL3_Config+0x160>)
 8005288:	4013      	ands	r3, r2
 800528a:	687a      	ldr	r2, [r7, #4]
 800528c:	69d2      	ldr	r2, [r2, #28]
 800528e:	00d2      	lsls	r2, r2, #3
 8005290:	4920      	ldr	r1, [pc, #128]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 8005292:	4313      	orrs	r3, r2
 8005294:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005296:	4b1f      	ldr	r3, [pc, #124]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 8005298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800529a:	4a1e      	ldr	r2, [pc, #120]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 800529c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d106      	bne.n	80052b6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80052a8:	4b1a      	ldr	r3, [pc, #104]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 80052aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ac:	4a19      	ldr	r2, [pc, #100]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 80052ae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80052b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80052b4:	e00f      	b.n	80052d6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d106      	bne.n	80052ca <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80052bc:	4b15      	ldr	r3, [pc, #84]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 80052be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c0:	4a14      	ldr	r2, [pc, #80]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 80052c2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80052c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80052c8:	e005      	b.n	80052d6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80052ca:	4b12      	ldr	r3, [pc, #72]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 80052cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ce:	4a11      	ldr	r2, [pc, #68]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 80052d0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80052d6:	4b0f      	ldr	r3, [pc, #60]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a0e      	ldr	r2, [pc, #56]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 80052dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052e2:	f7fb fef3 	bl	80010cc <HAL_GetTick>
 80052e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80052e8:	e008      	b.n	80052fc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80052ea:	f7fb feef 	bl	80010cc <HAL_GetTick>
 80052ee:	4602      	mov	r2, r0
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	2b02      	cmp	r3, #2
 80052f6:	d901      	bls.n	80052fc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80052f8:	2303      	movs	r3, #3
 80052fa:	e006      	b.n	800530a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80052fc:	4b05      	ldr	r3, [pc, #20]	@ (8005314 <RCCEx_PLL3_Config+0x15c>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d0f0      	beq.n	80052ea <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005308:	7bfb      	ldrb	r3, [r7, #15]
}
 800530a:	4618      	mov	r0, r3
 800530c:	3710      	adds	r7, #16
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
 8005312:	bf00      	nop
 8005314:	58024400 	.word	0x58024400
 8005318:	ffff0007 	.word	0xffff0007

0800531c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d101      	bne.n	800532e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e10f      	b.n	800554e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a87      	ldr	r2, [pc, #540]	@ (8005558 <HAL_SPI_Init+0x23c>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d00f      	beq.n	800535e <HAL_SPI_Init+0x42>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a86      	ldr	r2, [pc, #536]	@ (800555c <HAL_SPI_Init+0x240>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d00a      	beq.n	800535e <HAL_SPI_Init+0x42>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a84      	ldr	r2, [pc, #528]	@ (8005560 <HAL_SPI_Init+0x244>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d005      	beq.n	800535e <HAL_SPI_Init+0x42>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	2b0f      	cmp	r3, #15
 8005358:	d901      	bls.n	800535e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e0f7      	b.n	800554e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 fe2e 	bl	8005fc0 <SPI_GetPacketSize>
 8005364:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a7b      	ldr	r2, [pc, #492]	@ (8005558 <HAL_SPI_Init+0x23c>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d00c      	beq.n	800538a <HAL_SPI_Init+0x6e>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a79      	ldr	r2, [pc, #484]	@ (800555c <HAL_SPI_Init+0x240>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d007      	beq.n	800538a <HAL_SPI_Init+0x6e>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a78      	ldr	r2, [pc, #480]	@ (8005560 <HAL_SPI_Init+0x244>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d002      	beq.n	800538a <HAL_SPI_Init+0x6e>
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2b08      	cmp	r3, #8
 8005388:	d811      	bhi.n	80053ae <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800538e:	4a72      	ldr	r2, [pc, #456]	@ (8005558 <HAL_SPI_Init+0x23c>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d009      	beq.n	80053a8 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a70      	ldr	r2, [pc, #448]	@ (800555c <HAL_SPI_Init+0x240>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d004      	beq.n	80053a8 <HAL_SPI_Init+0x8c>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a6f      	ldr	r2, [pc, #444]	@ (8005560 <HAL_SPI_Init+0x244>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d104      	bne.n	80053b2 <HAL_SPI_Init+0x96>
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2b10      	cmp	r3, #16
 80053ac:	d901      	bls.n	80053b2 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e0cd      	b.n	800554e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d106      	bne.n	80053cc <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f7fb fb94 	bl	8000af4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2202      	movs	r2, #2
 80053d0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f022 0201 	bic.w	r2, r2, #1
 80053e2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80053ee:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	699b      	ldr	r3, [r3, #24]
 80053f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80053f8:	d119      	bne.n	800542e <HAL_SPI_Init+0x112>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005402:	d103      	bne.n	800540c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005408:	2b00      	cmp	r3, #0
 800540a:	d008      	beq.n	800541e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005410:	2b00      	cmp	r3, #0
 8005412:	d10c      	bne.n	800542e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005418:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800541c:	d107      	bne.n	800542e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800542c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00f      	beq.n	800545a <HAL_SPI_Init+0x13e>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	2b06      	cmp	r3, #6
 8005440:	d90b      	bls.n	800545a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	430a      	orrs	r2, r1
 8005456:	601a      	str	r2, [r3, #0]
 8005458:	e007      	b.n	800546a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005468:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	69da      	ldr	r2, [r3, #28]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005472:	431a      	orrs	r2, r3
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	431a      	orrs	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800547c:	ea42 0103 	orr.w	r1, r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	68da      	ldr	r2, [r3, #12]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	430a      	orrs	r2, r1
 800548a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005494:	431a      	orrs	r2, r3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800549a:	431a      	orrs	r2, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	699b      	ldr	r3, [r3, #24]
 80054a0:	431a      	orrs	r2, r3
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	431a      	orrs	r2, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	695b      	ldr	r3, [r3, #20]
 80054ac:	431a      	orrs	r2, r3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6a1b      	ldr	r3, [r3, #32]
 80054b2:	431a      	orrs	r2, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	431a      	orrs	r2, r3
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054be:	431a      	orrs	r2, r3
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	431a      	orrs	r2, r3
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054ca:	ea42 0103 	orr.w	r1, r2, r3
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d113      	bne.n	800550a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054f4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005508:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f022 0201 	bic.w	r2, r2, #1
 8005518:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00a      	beq.n	800553c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	430a      	orrs	r2, r1
 800553a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2200      	movs	r2, #0
 8005540:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800554c:	2300      	movs	r3, #0
}
 800554e:	4618      	mov	r0, r3
 8005550:	3710      	adds	r7, #16
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	40013000 	.word	0x40013000
 800555c:	40003800 	.word	0x40003800
 8005560:	40003c00 	.word	0x40003c00

08005564 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b088      	sub	sp, #32
 8005568:	af02      	add	r7, sp, #8
 800556a:	60f8      	str	r0, [r7, #12]
 800556c:	60b9      	str	r1, [r7, #8]
 800556e:	603b      	str	r3, [r7, #0]
 8005570:	4613      	mov	r3, r2
 8005572:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	3320      	adds	r3, #32
 800557a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800557c:	f7fb fda6 	bl	80010cc <HAL_GetTick>
 8005580:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005588:	b2db      	uxtb	r3, r3
 800558a:	2b01      	cmp	r3, #1
 800558c:	d001      	beq.n	8005592 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800558e:	2302      	movs	r3, #2
 8005590:	e1d1      	b.n	8005936 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d002      	beq.n	800559e <HAL_SPI_Transmit+0x3a>
 8005598:	88fb      	ldrh	r3, [r7, #6]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d101      	bne.n	80055a2 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	e1c9      	b.n	8005936 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d101      	bne.n	80055b0 <HAL_SPI_Transmit+0x4c>
 80055ac:	2302      	movs	r3, #2
 80055ae:	e1c2      	b.n	8005936 <HAL_SPI_Transmit+0x3d2>
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2203      	movs	r2, #3
 80055bc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2200      	movs	r2, #0
 80055c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	68ba      	ldr	r2, [r7, #8]
 80055cc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	88fa      	ldrh	r2, [r7, #6]
 80055d2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	88fa      	ldrh	r2, [r7, #6]
 80055da:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2200      	movs	r2, #0
 80055e2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2200      	movs	r2, #0
 80055f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2200      	movs	r2, #0
 80055f8:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8005608:	d108      	bne.n	800561c <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005618:	601a      	str	r2, [r3, #0]
 800561a:	e009      	b.n	8005630 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800562e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	685a      	ldr	r2, [r3, #4]
 8005636:	4b96      	ldr	r3, [pc, #600]	@ (8005890 <HAL_SPI_Transmit+0x32c>)
 8005638:	4013      	ands	r3, r2
 800563a:	88f9      	ldrh	r1, [r7, #6]
 800563c:	68fa      	ldr	r2, [r7, #12]
 800563e:	6812      	ldr	r2, [r2, #0]
 8005640:	430b      	orrs	r3, r1
 8005642:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f042 0201 	orr.w	r2, r2, #1
 8005652:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800565c:	d107      	bne.n	800566e <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800566c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	68db      	ldr	r3, [r3, #12]
 8005672:	2b0f      	cmp	r3, #15
 8005674:	d947      	bls.n	8005706 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8005676:	e03f      	b.n	80056f8 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	695b      	ldr	r3, [r3, #20]
 800567e:	f003 0302 	and.w	r3, r3, #2
 8005682:	2b02      	cmp	r3, #2
 8005684:	d114      	bne.n	80056b0 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	6812      	ldr	r2, [r2, #0]
 8005690:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005696:	1d1a      	adds	r2, r3, #4
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	3b01      	subs	r3, #1
 80056a6:	b29a      	uxth	r2, r3
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80056ae:	e023      	b.n	80056f8 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056b0:	f7fb fd0c 	bl	80010cc <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	683a      	ldr	r2, [r7, #0]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d803      	bhi.n	80056c8 <HAL_SPI_Transmit+0x164>
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80056c6:	d102      	bne.n	80056ce <HAL_SPI_Transmit+0x16a>
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d114      	bne.n	80056f8 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80056ce:	68f8      	ldr	r0, [r7, #12]
 80056d0:	f000 fba8 	bl	8005e24 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80056da:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2200      	movs	r2, #0
 80056f0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80056f4:	2303      	movs	r3, #3
 80056f6:	e11e      	b.n	8005936 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80056fe:	b29b      	uxth	r3, r3
 8005700:	2b00      	cmp	r3, #0
 8005702:	d1b9      	bne.n	8005678 <HAL_SPI_Transmit+0x114>
 8005704:	e0f1      	b.n	80058ea <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	2b07      	cmp	r3, #7
 800570c:	f240 80e6 	bls.w	80058dc <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8005710:	e05d      	b.n	80057ce <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	695b      	ldr	r3, [r3, #20]
 8005718:	f003 0302 	and.w	r3, r3, #2
 800571c:	2b02      	cmp	r3, #2
 800571e:	d132      	bne.n	8005786 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005726:	b29b      	uxth	r3, r3
 8005728:	2b01      	cmp	r3, #1
 800572a:	d918      	bls.n	800575e <HAL_SPI_Transmit+0x1fa>
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005730:	2b00      	cmp	r3, #0
 8005732:	d014      	beq.n	800575e <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	6812      	ldr	r2, [r2, #0]
 800573e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005744:	1d1a      	adds	r2, r3, #4
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005750:	b29b      	uxth	r3, r3
 8005752:	3b02      	subs	r3, #2
 8005754:	b29a      	uxth	r2, r3
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800575c:	e037      	b.n	80057ce <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005762:	881a      	ldrh	r2, [r3, #0]
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800576c:	1c9a      	adds	r2, r3, #2
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005778:	b29b      	uxth	r3, r3
 800577a:	3b01      	subs	r3, #1
 800577c:	b29a      	uxth	r2, r3
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005784:	e023      	b.n	80057ce <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005786:	f7fb fca1 	bl	80010cc <HAL_GetTick>
 800578a:	4602      	mov	r2, r0
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	1ad3      	subs	r3, r2, r3
 8005790:	683a      	ldr	r2, [r7, #0]
 8005792:	429a      	cmp	r2, r3
 8005794:	d803      	bhi.n	800579e <HAL_SPI_Transmit+0x23a>
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800579c:	d102      	bne.n	80057a4 <HAL_SPI_Transmit+0x240>
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d114      	bne.n	80057ce <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80057a4:	68f8      	ldr	r0, [r7, #12]
 80057a6:	f000 fb3d 	bl	8005e24 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2201      	movs	r2, #1
 80057be:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80057ca:	2303      	movs	r3, #3
 80057cc:	e0b3      	b.n	8005936 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d19b      	bne.n	8005712 <HAL_SPI_Transmit+0x1ae>
 80057da:	e086      	b.n	80058ea <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	695b      	ldr	r3, [r3, #20]
 80057e2:	f003 0302 	and.w	r3, r3, #2
 80057e6:	2b02      	cmp	r3, #2
 80057e8:	d154      	bne.n	8005894 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	2b03      	cmp	r3, #3
 80057f4:	d918      	bls.n	8005828 <HAL_SPI_Transmit+0x2c4>
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057fa:	2b40      	cmp	r3, #64	@ 0x40
 80057fc:	d914      	bls.n	8005828 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	6812      	ldr	r2, [r2, #0]
 8005808:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800580e:	1d1a      	adds	r2, r3, #4
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800581a:	b29b      	uxth	r3, r3
 800581c:	3b04      	subs	r3, #4
 800581e:	b29a      	uxth	r2, r3
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005826:	e059      	b.n	80058dc <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800582e:	b29b      	uxth	r3, r3
 8005830:	2b01      	cmp	r3, #1
 8005832:	d917      	bls.n	8005864 <HAL_SPI_Transmit+0x300>
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005838:	2b00      	cmp	r3, #0
 800583a:	d013      	beq.n	8005864 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005840:	881a      	ldrh	r2, [r3, #0]
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800584a:	1c9a      	adds	r2, r3, #2
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005856:	b29b      	uxth	r3, r3
 8005858:	3b02      	subs	r3, #2
 800585a:	b29a      	uxth	r2, r3
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005862:	e03b      	b.n	80058dc <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	3320      	adds	r3, #32
 800586e:	7812      	ldrb	r2, [r2, #0]
 8005870:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005876:	1c5a      	adds	r2, r3, #1
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005882:	b29b      	uxth	r3, r3
 8005884:	3b01      	subs	r3, #1
 8005886:	b29a      	uxth	r2, r3
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800588e:	e025      	b.n	80058dc <HAL_SPI_Transmit+0x378>
 8005890:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005894:	f7fb fc1a 	bl	80010cc <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	683a      	ldr	r2, [r7, #0]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d803      	bhi.n	80058ac <HAL_SPI_Transmit+0x348>
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058aa:	d102      	bne.n	80058b2 <HAL_SPI_Transmit+0x34e>
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d114      	bne.n	80058dc <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80058b2:	68f8      	ldr	r0, [r7, #12]
 80058b4:	f000 fab6 	bl	8005e24 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058be:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2201      	movs	r2, #1
 80058cc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80058d8:	2303      	movs	r3, #3
 80058da:	e02c      	b.n	8005936 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80058e2:	b29b      	uxth	r3, r3
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	f47f af79 	bne.w	80057dc <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	9300      	str	r3, [sp, #0]
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	2200      	movs	r2, #0
 80058f2:	2108      	movs	r1, #8
 80058f4:	68f8      	ldr	r0, [r7, #12]
 80058f6:	f000 fb35 	bl	8005f64 <SPI_WaitOnFlagUntilTimeout>
 80058fa:	4603      	mov	r3, r0
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d007      	beq.n	8005910 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005906:	f043 0220 	orr.w	r2, r3, #32
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005910:	68f8      	ldr	r0, [r7, #12]
 8005912:	f000 fa87 	bl	8005e24 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2201      	movs	r2, #1
 800591a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2200      	movs	r2, #0
 8005922:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800592c:	2b00      	cmp	r3, #0
 800592e:	d001      	beq.n	8005934 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e000      	b.n	8005936 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8005934:	2300      	movs	r3, #0
  }
}
 8005936:	4618      	mov	r0, r3
 8005938:	3718      	adds	r7, #24
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
 800593e:	bf00      	nop

08005940 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b088      	sub	sp, #32
 8005944:	af00      	add	r7, sp, #0
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	60b9      	str	r1, [r7, #8]
 800594a:	603b      	str	r3, [r7, #0]
 800594c:	4613      	mov	r3, r2
 800594e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005954:	095b      	lsrs	r3, r3, #5
 8005956:	b29b      	uxth	r3, r3
 8005958:	3301      	adds	r3, #1
 800595a:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	3330      	adds	r3, #48	@ 0x30
 8005962:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005964:	f7fb fbb2 	bl	80010cc <HAL_GetTick>
 8005968:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005970:	b2db      	uxtb	r3, r3
 8005972:	2b01      	cmp	r3, #1
 8005974:	d001      	beq.n	800597a <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 8005976:	2302      	movs	r3, #2
 8005978:	e250      	b.n	8005e1c <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d002      	beq.n	8005986 <HAL_SPI_Receive+0x46>
 8005980:	88fb      	ldrh	r3, [r7, #6]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d101      	bne.n	800598a <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e248      	b.n	8005e1c <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005990:	2b01      	cmp	r3, #1
 8005992:	d101      	bne.n	8005998 <HAL_SPI_Receive+0x58>
 8005994:	2302      	movs	r3, #2
 8005996:	e241      	b.n	8005e1c <HAL_SPI_Receive+0x4dc>
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2204      	movs	r2, #4
 80059a4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	68ba      	ldr	r2, [r7, #8]
 80059b4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	88fa      	ldrh	r2, [r7, #6]
 80059ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	88fa      	ldrh	r2, [r7, #6]
 80059c2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2200      	movs	r2, #0
 80059ca:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2200      	movs	r2, #0
 80059d8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2200      	movs	r2, #0
 80059e0:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80059f0:	d108      	bne.n	8005a04 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a00:	601a      	str	r2, [r3, #0]
 8005a02:	e009      	b.n	8005a18 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	68db      	ldr	r3, [r3, #12]
 8005a0a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005a16:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	685a      	ldr	r2, [r3, #4]
 8005a1e:	4b95      	ldr	r3, [pc, #596]	@ (8005c74 <HAL_SPI_Receive+0x334>)
 8005a20:	4013      	ands	r3, r2
 8005a22:	88f9      	ldrh	r1, [r7, #6]
 8005a24:	68fa      	ldr	r2, [r7, #12]
 8005a26:	6812      	ldr	r2, [r2, #0]
 8005a28:	430b      	orrs	r3, r1
 8005a2a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f042 0201 	orr.w	r2, r2, #1
 8005a3a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a44:	d107      	bne.n	8005a56 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	681a      	ldr	r2, [r3, #0]
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a54:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	2b0f      	cmp	r3, #15
 8005a5c:	d96c      	bls.n	8005b38 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8005a5e:	e064      	b.n	8005b2a <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	695b      	ldr	r3, [r3, #20]
 8005a66:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	f003 0301 	and.w	r3, r3, #1
 8005a72:	2b01      	cmp	r3, #1
 8005a74:	d114      	bne.n	8005aa0 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a7e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005a80:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a86:	1d1a      	adds	r2, r3, #4
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	3b01      	subs	r3, #1
 8005a96:	b29a      	uxth	r2, r3
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005a9e:	e044      	b.n	8005b2a <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005aa6:	b29b      	uxth	r3, r3
 8005aa8:	8bfa      	ldrh	r2, [r7, #30]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d919      	bls.n	8005ae2 <HAL_SPI_Receive+0x1a2>
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d014      	beq.n	8005ae2 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ac0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005ac2:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ac8:	1d1a      	adds	r2, r3, #4
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005ad4:	b29b      	uxth	r3, r3
 8005ad6:	3b01      	subs	r3, #1
 8005ad8:	b29a      	uxth	r2, r3
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005ae0:	e023      	b.n	8005b2a <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ae2:	f7fb faf3 	bl	80010cc <HAL_GetTick>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	1ad3      	subs	r3, r2, r3
 8005aec:	683a      	ldr	r2, [r7, #0]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	d803      	bhi.n	8005afa <HAL_SPI_Receive+0x1ba>
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005af8:	d102      	bne.n	8005b00 <HAL_SPI_Receive+0x1c0>
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d114      	bne.n	8005b2a <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005b00:	68f8      	ldr	r0, [r7, #12]
 8005b02:	f000 f98f 	bl	8005e24 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b0c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2201      	movs	r2, #1
 8005b1a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005b26:	2303      	movs	r3, #3
 8005b28:	e178      	b.n	8005e1c <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b30:	b29b      	uxth	r3, r3
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d194      	bne.n	8005a60 <HAL_SPI_Receive+0x120>
 8005b36:	e15e      	b.n	8005df6 <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	68db      	ldr	r3, [r3, #12]
 8005b3c:	2b07      	cmp	r3, #7
 8005b3e:	f240 8153 	bls.w	8005de8 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8005b42:	e08f      	b.n	8005c64 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	695b      	ldr	r3, [r3, #20]
 8005b4a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	695b      	ldr	r3, [r3, #20]
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d114      	bne.n	8005b84 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b5e:	69ba      	ldr	r2, [r7, #24]
 8005b60:	8812      	ldrh	r2, [r2, #0]
 8005b62:	b292      	uxth	r2, r2
 8005b64:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b6a:	1c9a      	adds	r2, r3, #2
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	3b01      	subs	r3, #1
 8005b7a:	b29a      	uxth	r2, r3
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005b82:	e06f      	b.n	8005c64 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	8bfa      	ldrh	r2, [r7, #30]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d924      	bls.n	8005bdc <HAL_SPI_Receive+0x29c>
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d01f      	beq.n	8005bdc <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ba0:	69ba      	ldr	r2, [r7, #24]
 8005ba2:	8812      	ldrh	r2, [r2, #0]
 8005ba4:	b292      	uxth	r2, r2
 8005ba6:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bac:	1c9a      	adds	r2, r3, #2
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bb6:	69ba      	ldr	r2, [r7, #24]
 8005bb8:	8812      	ldrh	r2, [r2, #0]
 8005bba:	b292      	uxth	r2, r2
 8005bbc:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bc2:	1c9a      	adds	r2, r3, #2
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005bce:	b29b      	uxth	r3, r3
 8005bd0:	3b02      	subs	r3, #2
 8005bd2:	b29a      	uxth	r2, r3
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005bda:	e043      	b.n	8005c64 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d119      	bne.n	8005c1c <HAL_SPI_Receive+0x2dc>
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d014      	beq.n	8005c1c <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bf6:	69ba      	ldr	r2, [r7, #24]
 8005bf8:	8812      	ldrh	r2, [r2, #0]
 8005bfa:	b292      	uxth	r2, r2
 8005bfc:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c02:	1c9a      	adds	r2, r3, #2
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	3b01      	subs	r3, #1
 8005c12:	b29a      	uxth	r2, r3
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005c1a:	e023      	b.n	8005c64 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c1c:	f7fb fa56 	bl	80010cc <HAL_GetTick>
 8005c20:	4602      	mov	r2, r0
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	1ad3      	subs	r3, r2, r3
 8005c26:	683a      	ldr	r2, [r7, #0]
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d803      	bhi.n	8005c34 <HAL_SPI_Receive+0x2f4>
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c32:	d102      	bne.n	8005c3a <HAL_SPI_Receive+0x2fa>
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d114      	bne.n	8005c64 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005c3a:	68f8      	ldr	r0, [r7, #12]
 8005c3c:	f000 f8f2 	bl	8005e24 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c46:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005c60:	2303      	movs	r3, #3
 8005c62:	e0db      	b.n	8005e1c <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	f47f af69 	bne.w	8005b44 <HAL_SPI_Receive+0x204>
 8005c72:	e0c0      	b.n	8005df6 <HAL_SPI_Receive+0x4b6>
 8005c74:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	695b      	ldr	r3, [r3, #20]
 8005c7e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	695b      	ldr	r3, [r3, #20]
 8005c86:	f003 0301 	and.w	r3, r3, #1
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d117      	bne.n	8005cbe <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c9a:	7812      	ldrb	r2, [r2, #0]
 8005c9c:	b2d2      	uxtb	r2, r2
 8005c9e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ca4:	1c5a      	adds	r2, r3, #1
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	3b01      	subs	r3, #1
 8005cb4:	b29a      	uxth	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005cbc:	e094      	b.n	8005de8 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	8bfa      	ldrh	r2, [r7, #30]
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	d946      	bls.n	8005d5a <HAL_SPI_Receive+0x41a>
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d041      	beq.n	8005d5a <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ce2:	7812      	ldrb	r2, [r2, #0]
 8005ce4:	b2d2      	uxtb	r2, r2
 8005ce6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005cec:	1c5a      	adds	r2, r3, #1
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005cfe:	7812      	ldrb	r2, [r2, #0]
 8005d00:	b2d2      	uxtb	r2, r2
 8005d02:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d08:	1c5a      	adds	r2, r3, #1
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d1a:	7812      	ldrb	r2, [r2, #0]
 8005d1c:	b2d2      	uxtb	r2, r2
 8005d1e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d24:	1c5a      	adds	r2, r3, #1
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d36:	7812      	ldrb	r2, [r2, #0]
 8005d38:	b2d2      	uxtb	r2, r2
 8005d3a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d40:	1c5a      	adds	r2, r3, #1
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	3b04      	subs	r3, #4
 8005d50:	b29a      	uxth	r2, r3
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005d58:	e046      	b.n	8005de8 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005d60:	b29b      	uxth	r3, r3
 8005d62:	2b03      	cmp	r3, #3
 8005d64:	d81c      	bhi.n	8005da0 <HAL_SPI_Receive+0x460>
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d017      	beq.n	8005da0 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d7c:	7812      	ldrb	r2, [r2, #0]
 8005d7e:	b2d2      	uxtb	r2, r2
 8005d80:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d86:	1c5a      	adds	r2, r3, #1
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	3b01      	subs	r3, #1
 8005d96:	b29a      	uxth	r2, r3
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005d9e:	e023      	b.n	8005de8 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005da0:	f7fb f994 	bl	80010cc <HAL_GetTick>
 8005da4:	4602      	mov	r2, r0
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	1ad3      	subs	r3, r2, r3
 8005daa:	683a      	ldr	r2, [r7, #0]
 8005dac:	429a      	cmp	r2, r3
 8005dae:	d803      	bhi.n	8005db8 <HAL_SPI_Receive+0x478>
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005db6:	d102      	bne.n	8005dbe <HAL_SPI_Receive+0x47e>
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d114      	bne.n	8005de8 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005dbe:	68f8      	ldr	r0, [r7, #12]
 8005dc0:	f000 f830 	bl	8005e24 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005dca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2200      	movs	r2, #0
 8005de0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005de4:	2303      	movs	r3, #3
 8005de6:	e019      	b.n	8005e1c <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005dee:	b29b      	uxth	r3, r3
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	f47f af41 	bne.w	8005c78 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005df6:	68f8      	ldr	r0, [r7, #12]
 8005df8:	f000 f814 	bl	8005e24 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2201      	movs	r2, #1
 8005e00:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d001      	beq.n	8005e1a <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e000      	b.n	8005e1c <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8005e1a:	2300      	movs	r3, #0
  }
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3720      	adds	r7, #32
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	695b      	ldr	r3, [r3, #20]
 8005e32:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	699a      	ldr	r2, [r3, #24]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f042 0208 	orr.w	r2, r2, #8
 8005e42:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	699a      	ldr	r2, [r3, #24]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f042 0210 	orr.w	r2, r2, #16
 8005e52:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f022 0201 	bic.w	r2, r2, #1
 8005e62:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	6919      	ldr	r1, [r3, #16]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	4b3c      	ldr	r3, [pc, #240]	@ (8005f60 <SPI_CloseTransfer+0x13c>)
 8005e70:	400b      	ands	r3, r1
 8005e72:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	689a      	ldr	r2, [r3, #8]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005e82:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	2b04      	cmp	r3, #4
 8005e8e:	d014      	beq.n	8005eba <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f003 0320 	and.w	r3, r3, #32
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00f      	beq.n	8005eba <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ea0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	699a      	ldr	r2, [r3, #24]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f042 0220 	orr.w	r2, r2, #32
 8005eb8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	2b03      	cmp	r3, #3
 8005ec4:	d014      	beq.n	8005ef0 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d00f      	beq.n	8005ef0 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ed6:	f043 0204 	orr.w	r2, r3, #4
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	699a      	ldr	r2, [r3, #24]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005eee:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d00f      	beq.n	8005f1a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f00:	f043 0201 	orr.w	r2, r3, #1
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	699a      	ldr	r2, [r3, #24]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f18:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d00f      	beq.n	8005f44 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f2a:	f043 0208 	orr.w	r2, r3, #8
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	699a      	ldr	r2, [r3, #24]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f42:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8005f54:	bf00      	nop
 8005f56:	3714      	adds	r7, #20
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr
 8005f60:	fffffc90 	.word	0xfffffc90

08005f64 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b084      	sub	sp, #16
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	60b9      	str	r1, [r7, #8]
 8005f6e:	603b      	str	r3, [r7, #0]
 8005f70:	4613      	mov	r3, r2
 8005f72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005f74:	e010      	b.n	8005f98 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f76:	f7fb f8a9 	bl	80010cc <HAL_GetTick>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	683a      	ldr	r2, [r7, #0]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d803      	bhi.n	8005f8e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f8c:	d102      	bne.n	8005f94 <SPI_WaitOnFlagUntilTimeout+0x30>
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d101      	bne.n	8005f98 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8005f94:	2303      	movs	r3, #3
 8005f96:	e00f      	b.n	8005fb8 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	695a      	ldr	r2, [r3, #20]
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	bf0c      	ite	eq
 8005fa8:	2301      	moveq	r3, #1
 8005faa:	2300      	movne	r3, #0
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	461a      	mov	r2, r3
 8005fb0:	79fb      	ldrb	r3, [r7, #7]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d0df      	beq.n	8005f76 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8005fb6:	2300      	movs	r3, #0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3710      	adds	r7, #16
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}

08005fc0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fcc:	095b      	lsrs	r3, r3, #5
 8005fce:	3301      	adds	r3, #1
 8005fd0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	68db      	ldr	r3, [r3, #12]
 8005fd6:	3301      	adds	r3, #1
 8005fd8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	3307      	adds	r3, #7
 8005fde:	08db      	lsrs	r3, r3, #3
 8005fe0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	68fa      	ldr	r2, [r7, #12]
 8005fe6:	fb02 f303 	mul.w	r3, r2, r3
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3714      	adds	r7, #20
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr
	...

08005ff8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005ff8:	b084      	sub	sp, #16
 8005ffa:	b580      	push	{r7, lr}
 8005ffc:	b084      	sub	sp, #16
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
 8006002:	f107 001c 	add.w	r0, r7, #28
 8006006:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800600a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800600e:	2b01      	cmp	r3, #1
 8006010:	d121      	bne.n	8006056 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006016:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	68da      	ldr	r2, [r3, #12]
 8006022:	4b2c      	ldr	r3, [pc, #176]	@ (80060d4 <USB_CoreInit+0xdc>)
 8006024:	4013      	ands	r3, r2
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	68db      	ldr	r3, [r3, #12]
 800602e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006036:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800603a:	2b01      	cmp	r3, #1
 800603c:	d105      	bne.n	800604a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	68db      	ldr	r3, [r3, #12]
 8006042:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f001 fafa 	bl	8007644 <USB_CoreReset>
 8006050:	4603      	mov	r3, r0
 8006052:	73fb      	strb	r3, [r7, #15]
 8006054:	e01b      	b.n	800608e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f001 faee 	bl	8007644 <USB_CoreReset>
 8006068:	4603      	mov	r3, r0
 800606a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800606c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006070:	2b00      	cmp	r3, #0
 8006072:	d106      	bne.n	8006082 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006078:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006080:	e005      	b.n	800608e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006086:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800608e:	7fbb      	ldrb	r3, [r7, #30]
 8006090:	2b01      	cmp	r3, #1
 8006092:	d116      	bne.n	80060c2 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006098:	b29a      	uxth	r2, r3
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80060a2:	4b0d      	ldr	r3, [pc, #52]	@ (80060d8 <USB_CoreInit+0xe0>)
 80060a4:	4313      	orrs	r3, r2
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	f043 0206 	orr.w	r2, r3, #6
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	f043 0220 	orr.w	r2, r3, #32
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80060c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3710      	adds	r7, #16
 80060c8:	46bd      	mov	sp, r7
 80060ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80060ce:	b004      	add	sp, #16
 80060d0:	4770      	bx	lr
 80060d2:	bf00      	nop
 80060d4:	ffbdffbf 	.word	0xffbdffbf
 80060d8:	03ee0000 	.word	0x03ee0000

080060dc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80060dc:	b480      	push	{r7}
 80060de:	b087      	sub	sp, #28
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	4613      	mov	r3, r2
 80060e8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80060ea:	79fb      	ldrb	r3, [r7, #7]
 80060ec:	2b02      	cmp	r3, #2
 80060ee:	d165      	bne.n	80061bc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	4a41      	ldr	r2, [pc, #260]	@ (80061f8 <USB_SetTurnaroundTime+0x11c>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d906      	bls.n	8006106 <USB_SetTurnaroundTime+0x2a>
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	4a40      	ldr	r2, [pc, #256]	@ (80061fc <USB_SetTurnaroundTime+0x120>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d202      	bcs.n	8006106 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006100:	230f      	movs	r3, #15
 8006102:	617b      	str	r3, [r7, #20]
 8006104:	e062      	b.n	80061cc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	4a3c      	ldr	r2, [pc, #240]	@ (80061fc <USB_SetTurnaroundTime+0x120>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d306      	bcc.n	800611c <USB_SetTurnaroundTime+0x40>
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	4a3b      	ldr	r2, [pc, #236]	@ (8006200 <USB_SetTurnaroundTime+0x124>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d202      	bcs.n	800611c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006116:	230e      	movs	r3, #14
 8006118:	617b      	str	r3, [r7, #20]
 800611a:	e057      	b.n	80061cc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	4a38      	ldr	r2, [pc, #224]	@ (8006200 <USB_SetTurnaroundTime+0x124>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d306      	bcc.n	8006132 <USB_SetTurnaroundTime+0x56>
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	4a37      	ldr	r2, [pc, #220]	@ (8006204 <USB_SetTurnaroundTime+0x128>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d202      	bcs.n	8006132 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800612c:	230d      	movs	r3, #13
 800612e:	617b      	str	r3, [r7, #20]
 8006130:	e04c      	b.n	80061cc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	4a33      	ldr	r2, [pc, #204]	@ (8006204 <USB_SetTurnaroundTime+0x128>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d306      	bcc.n	8006148 <USB_SetTurnaroundTime+0x6c>
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	4a32      	ldr	r2, [pc, #200]	@ (8006208 <USB_SetTurnaroundTime+0x12c>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d802      	bhi.n	8006148 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006142:	230c      	movs	r3, #12
 8006144:	617b      	str	r3, [r7, #20]
 8006146:	e041      	b.n	80061cc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	4a2f      	ldr	r2, [pc, #188]	@ (8006208 <USB_SetTurnaroundTime+0x12c>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d906      	bls.n	800615e <USB_SetTurnaroundTime+0x82>
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	4a2e      	ldr	r2, [pc, #184]	@ (800620c <USB_SetTurnaroundTime+0x130>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d802      	bhi.n	800615e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006158:	230b      	movs	r3, #11
 800615a:	617b      	str	r3, [r7, #20]
 800615c:	e036      	b.n	80061cc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	4a2a      	ldr	r2, [pc, #168]	@ (800620c <USB_SetTurnaroundTime+0x130>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d906      	bls.n	8006174 <USB_SetTurnaroundTime+0x98>
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	4a29      	ldr	r2, [pc, #164]	@ (8006210 <USB_SetTurnaroundTime+0x134>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d802      	bhi.n	8006174 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800616e:	230a      	movs	r3, #10
 8006170:	617b      	str	r3, [r7, #20]
 8006172:	e02b      	b.n	80061cc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	4a26      	ldr	r2, [pc, #152]	@ (8006210 <USB_SetTurnaroundTime+0x134>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d906      	bls.n	800618a <USB_SetTurnaroundTime+0xae>
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	4a25      	ldr	r2, [pc, #148]	@ (8006214 <USB_SetTurnaroundTime+0x138>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d202      	bcs.n	800618a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006184:	2309      	movs	r3, #9
 8006186:	617b      	str	r3, [r7, #20]
 8006188:	e020      	b.n	80061cc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	4a21      	ldr	r2, [pc, #132]	@ (8006214 <USB_SetTurnaroundTime+0x138>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d306      	bcc.n	80061a0 <USB_SetTurnaroundTime+0xc4>
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	4a20      	ldr	r2, [pc, #128]	@ (8006218 <USB_SetTurnaroundTime+0x13c>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d802      	bhi.n	80061a0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800619a:	2308      	movs	r3, #8
 800619c:	617b      	str	r3, [r7, #20]
 800619e:	e015      	b.n	80061cc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	4a1d      	ldr	r2, [pc, #116]	@ (8006218 <USB_SetTurnaroundTime+0x13c>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d906      	bls.n	80061b6 <USB_SetTurnaroundTime+0xda>
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	4a1c      	ldr	r2, [pc, #112]	@ (800621c <USB_SetTurnaroundTime+0x140>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d202      	bcs.n	80061b6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80061b0:	2307      	movs	r3, #7
 80061b2:	617b      	str	r3, [r7, #20]
 80061b4:	e00a      	b.n	80061cc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80061b6:	2306      	movs	r3, #6
 80061b8:	617b      	str	r3, [r7, #20]
 80061ba:	e007      	b.n	80061cc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80061bc:	79fb      	ldrb	r3, [r7, #7]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d102      	bne.n	80061c8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80061c2:	2309      	movs	r3, #9
 80061c4:	617b      	str	r3, [r7, #20]
 80061c6:	e001      	b.n	80061cc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80061c8:	2309      	movs	r3, #9
 80061ca:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	68da      	ldr	r2, [r3, #12]
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	029b      	lsls	r3, r3, #10
 80061e0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80061e4:	431a      	orrs	r2, r3
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80061ea:	2300      	movs	r3, #0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	371c      	adds	r7, #28
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr
 80061f8:	00d8acbf 	.word	0x00d8acbf
 80061fc:	00e4e1c0 	.word	0x00e4e1c0
 8006200:	00f42400 	.word	0x00f42400
 8006204:	01067380 	.word	0x01067380
 8006208:	011a499f 	.word	0x011a499f
 800620c:	01312cff 	.word	0x01312cff
 8006210:	014ca43f 	.word	0x014ca43f
 8006214:	016e3600 	.word	0x016e3600
 8006218:	01a6ab1f 	.word	0x01a6ab1f
 800621c:	01e84800 	.word	0x01e84800

08006220 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	f043 0201 	orr.w	r2, r3, #1
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006234:	2300      	movs	r3, #0
}
 8006236:	4618      	mov	r0, r3
 8006238:	370c      	adds	r7, #12
 800623a:	46bd      	mov	sp, r7
 800623c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006240:	4770      	bx	lr

08006242 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006242:	b480      	push	{r7}
 8006244:	b083      	sub	sp, #12
 8006246:	af00      	add	r7, sp, #0
 8006248:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	689b      	ldr	r3, [r3, #8]
 800624e:	f023 0201 	bic.w	r2, r3, #1
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	370c      	adds	r7, #12
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr

08006264 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b084      	sub	sp, #16
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
 800626c:	460b      	mov	r3, r1
 800626e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006270:	2300      	movs	r3, #0
 8006272:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	68db      	ldr	r3, [r3, #12]
 8006278:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006280:	78fb      	ldrb	r3, [r7, #3]
 8006282:	2b01      	cmp	r3, #1
 8006284:	d115      	bne.n	80062b2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	68db      	ldr	r3, [r3, #12]
 800628a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006292:	200a      	movs	r0, #10
 8006294:	f7fa ff26 	bl	80010e4 <HAL_Delay>
      ms += 10U;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	330a      	adds	r3, #10
 800629c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f001 f93f 	bl	8007522 <USB_GetMode>
 80062a4:	4603      	mov	r3, r0
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d01e      	beq.n	80062e8 <USB_SetCurrentMode+0x84>
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2bc7      	cmp	r3, #199	@ 0xc7
 80062ae:	d9f0      	bls.n	8006292 <USB_SetCurrentMode+0x2e>
 80062b0:	e01a      	b.n	80062e8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80062b2:	78fb      	ldrb	r3, [r7, #3]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d115      	bne.n	80062e4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80062c4:	200a      	movs	r0, #10
 80062c6:	f7fa ff0d 	bl	80010e4 <HAL_Delay>
      ms += 10U;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	330a      	adds	r3, #10
 80062ce:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f001 f926 	bl	8007522 <USB_GetMode>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d005      	beq.n	80062e8 <USB_SetCurrentMode+0x84>
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2bc7      	cmp	r3, #199	@ 0xc7
 80062e0:	d9f0      	bls.n	80062c4 <USB_SetCurrentMode+0x60>
 80062e2:	e001      	b.n	80062e8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	e005      	b.n	80062f4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2bc8      	cmp	r3, #200	@ 0xc8
 80062ec:	d101      	bne.n	80062f2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e000      	b.n	80062f4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80062f2:	2300      	movs	r3, #0
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	3710      	adds	r7, #16
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}

080062fc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80062fc:	b084      	sub	sp, #16
 80062fe:	b580      	push	{r7, lr}
 8006300:	b086      	sub	sp, #24
 8006302:	af00      	add	r7, sp, #0
 8006304:	6078      	str	r0, [r7, #4]
 8006306:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800630a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800630e:	2300      	movs	r3, #0
 8006310:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006316:	2300      	movs	r3, #0
 8006318:	613b      	str	r3, [r7, #16]
 800631a:	e009      	b.n	8006330 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800631c:	687a      	ldr	r2, [r7, #4]
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	3340      	adds	r3, #64	@ 0x40
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	4413      	add	r3, r2
 8006326:	2200      	movs	r2, #0
 8006328:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	3301      	adds	r3, #1
 800632e:	613b      	str	r3, [r7, #16]
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	2b0e      	cmp	r3, #14
 8006334:	d9f2      	bls.n	800631c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006336:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800633a:	2b00      	cmp	r3, #0
 800633c:	d11c      	bne.n	8006378 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800634c:	f043 0302 	orr.w	r3, r3, #2
 8006350:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006356:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	601a      	str	r2, [r3, #0]
 8006376:	e005      	b.n	8006384 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800637c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800638a:	461a      	mov	r2, r3
 800638c:	2300      	movs	r3, #0
 800638e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006390:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006394:	2b01      	cmp	r3, #1
 8006396:	d10d      	bne.n	80063b4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006398:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800639c:	2b00      	cmp	r3, #0
 800639e:	d104      	bne.n	80063aa <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80063a0:	2100      	movs	r1, #0
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f000 f968 	bl	8006678 <USB_SetDevSpeed>
 80063a8:	e008      	b.n	80063bc <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80063aa:	2101      	movs	r1, #1
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f000 f963 	bl	8006678 <USB_SetDevSpeed>
 80063b2:	e003      	b.n	80063bc <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80063b4:	2103      	movs	r1, #3
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f000 f95e 	bl	8006678 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80063bc:	2110      	movs	r1, #16
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 f8fa 	bl	80065b8 <USB_FlushTxFifo>
 80063c4:	4603      	mov	r3, r0
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d001      	beq.n	80063ce <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f000 f924 	bl	800661c <USB_FlushRxFifo>
 80063d4:	4603      	mov	r3, r0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d001      	beq.n	80063de <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80063da:	2301      	movs	r3, #1
 80063dc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063e4:	461a      	mov	r2, r3
 80063e6:	2300      	movs	r3, #0
 80063e8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063f0:	461a      	mov	r2, r3
 80063f2:	2300      	movs	r3, #0
 80063f4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063fc:	461a      	mov	r2, r3
 80063fe:	2300      	movs	r3, #0
 8006400:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006402:	2300      	movs	r3, #0
 8006404:	613b      	str	r3, [r7, #16]
 8006406:	e043      	b.n	8006490 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	015a      	lsls	r2, r3, #5
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	4413      	add	r3, r2
 8006410:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800641a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800641e:	d118      	bne.n	8006452 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8006420:	693b      	ldr	r3, [r7, #16]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d10a      	bne.n	800643c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	015a      	lsls	r2, r3, #5
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	4413      	add	r3, r2
 800642e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006432:	461a      	mov	r2, r3
 8006434:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006438:	6013      	str	r3, [r2, #0]
 800643a:	e013      	b.n	8006464 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	015a      	lsls	r2, r3, #5
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	4413      	add	r3, r2
 8006444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006448:	461a      	mov	r2, r3
 800644a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800644e:	6013      	str	r3, [r2, #0]
 8006450:	e008      	b.n	8006464 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	015a      	lsls	r2, r3, #5
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	4413      	add	r3, r2
 800645a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800645e:	461a      	mov	r2, r3
 8006460:	2300      	movs	r3, #0
 8006462:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	015a      	lsls	r2, r3, #5
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	4413      	add	r3, r2
 800646c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006470:	461a      	mov	r2, r3
 8006472:	2300      	movs	r3, #0
 8006474:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	015a      	lsls	r2, r3, #5
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	4413      	add	r3, r2
 800647e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006482:	461a      	mov	r2, r3
 8006484:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006488:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	3301      	adds	r3, #1
 800648e:	613b      	str	r3, [r7, #16]
 8006490:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006494:	461a      	mov	r2, r3
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	4293      	cmp	r3, r2
 800649a:	d3b5      	bcc.n	8006408 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800649c:	2300      	movs	r3, #0
 800649e:	613b      	str	r3, [r7, #16]
 80064a0:	e043      	b.n	800652a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	015a      	lsls	r2, r3, #5
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	4413      	add	r3, r2
 80064aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80064b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80064b8:	d118      	bne.n	80064ec <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d10a      	bne.n	80064d6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	015a      	lsls	r2, r3, #5
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	4413      	add	r3, r2
 80064c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064cc:	461a      	mov	r2, r3
 80064ce:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80064d2:	6013      	str	r3, [r2, #0]
 80064d4:	e013      	b.n	80064fe <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	015a      	lsls	r2, r3, #5
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	4413      	add	r3, r2
 80064de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064e2:	461a      	mov	r2, r3
 80064e4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80064e8:	6013      	str	r3, [r2, #0]
 80064ea:	e008      	b.n	80064fe <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	015a      	lsls	r2, r3, #5
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	4413      	add	r3, r2
 80064f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064f8:	461a      	mov	r2, r3
 80064fa:	2300      	movs	r3, #0
 80064fc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	015a      	lsls	r2, r3, #5
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	4413      	add	r3, r2
 8006506:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800650a:	461a      	mov	r2, r3
 800650c:	2300      	movs	r3, #0
 800650e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	015a      	lsls	r2, r3, #5
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	4413      	add	r3, r2
 8006518:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800651c:	461a      	mov	r2, r3
 800651e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006522:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	3301      	adds	r3, #1
 8006528:	613b      	str	r3, [r7, #16]
 800652a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800652e:	461a      	mov	r2, r3
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	4293      	cmp	r3, r2
 8006534:	d3b5      	bcc.n	80064a2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800653c:	691b      	ldr	r3, [r3, #16]
 800653e:	68fa      	ldr	r2, [r7, #12]
 8006540:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006544:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006548:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2200      	movs	r2, #0
 800654e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006556:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006558:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800655c:	2b00      	cmp	r3, #0
 800655e:	d105      	bne.n	800656c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	699b      	ldr	r3, [r3, #24]
 8006564:	f043 0210 	orr.w	r2, r3, #16
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	699a      	ldr	r2, [r3, #24]
 8006570:	4b0f      	ldr	r3, [pc, #60]	@ (80065b0 <USB_DevInit+0x2b4>)
 8006572:	4313      	orrs	r3, r2
 8006574:	687a      	ldr	r2, [r7, #4]
 8006576:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006578:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800657c:	2b00      	cmp	r3, #0
 800657e:	d005      	beq.n	800658c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	699b      	ldr	r3, [r3, #24]
 8006584:	f043 0208 	orr.w	r2, r3, #8
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800658c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006590:	2b01      	cmp	r3, #1
 8006592:	d105      	bne.n	80065a0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	699a      	ldr	r2, [r3, #24]
 8006598:	4b06      	ldr	r3, [pc, #24]	@ (80065b4 <USB_DevInit+0x2b8>)
 800659a:	4313      	orrs	r3, r2
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80065a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3718      	adds	r7, #24
 80065a6:	46bd      	mov	sp, r7
 80065a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80065ac:	b004      	add	sp, #16
 80065ae:	4770      	bx	lr
 80065b0:	803c3800 	.word	0x803c3800
 80065b4:	40000004 	.word	0x40000004

080065b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b085      	sub	sp, #20
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80065c2:	2300      	movs	r3, #0
 80065c4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	3301      	adds	r3, #1
 80065ca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065d2:	d901      	bls.n	80065d8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80065d4:	2303      	movs	r3, #3
 80065d6:	e01b      	b.n	8006610 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	691b      	ldr	r3, [r3, #16]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	daf2      	bge.n	80065c6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80065e0:	2300      	movs	r3, #0
 80065e2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	019b      	lsls	r3, r3, #6
 80065e8:	f043 0220 	orr.w	r2, r3, #32
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	3301      	adds	r3, #1
 80065f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065fc:	d901      	bls.n	8006602 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80065fe:	2303      	movs	r3, #3
 8006600:	e006      	b.n	8006610 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	691b      	ldr	r3, [r3, #16]
 8006606:	f003 0320 	and.w	r3, r3, #32
 800660a:	2b20      	cmp	r3, #32
 800660c:	d0f0      	beq.n	80065f0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800660e:	2300      	movs	r3, #0
}
 8006610:	4618      	mov	r0, r3
 8006612:	3714      	adds	r7, #20
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr

0800661c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800661c:	b480      	push	{r7}
 800661e:	b085      	sub	sp, #20
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006624:	2300      	movs	r3, #0
 8006626:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	3301      	adds	r3, #1
 800662c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006634:	d901      	bls.n	800663a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006636:	2303      	movs	r3, #3
 8006638:	e018      	b.n	800666c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	2b00      	cmp	r3, #0
 8006640:	daf2      	bge.n	8006628 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006642:	2300      	movs	r3, #0
 8006644:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2210      	movs	r2, #16
 800664a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	3301      	adds	r3, #1
 8006650:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006658:	d901      	bls.n	800665e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	e006      	b.n	800666c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	691b      	ldr	r3, [r3, #16]
 8006662:	f003 0310 	and.w	r3, r3, #16
 8006666:	2b10      	cmp	r3, #16
 8006668:	d0f0      	beq.n	800664c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800666a:	2300      	movs	r3, #0
}
 800666c:	4618      	mov	r0, r3
 800666e:	3714      	adds	r7, #20
 8006670:	46bd      	mov	sp, r7
 8006672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006676:	4770      	bx	lr

08006678 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006678:	b480      	push	{r7}
 800667a:	b085      	sub	sp, #20
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	460b      	mov	r3, r1
 8006682:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	78fb      	ldrb	r3, [r7, #3]
 8006692:	68f9      	ldr	r1, [r7, #12]
 8006694:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006698:	4313      	orrs	r3, r2
 800669a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800669c:	2300      	movs	r3, #0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3714      	adds	r7, #20
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr

080066aa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80066aa:	b480      	push	{r7}
 80066ac:	b087      	sub	sp, #28
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	f003 0306 	and.w	r3, r3, #6
 80066c2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d102      	bne.n	80066d0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80066ca:	2300      	movs	r3, #0
 80066cc:	75fb      	strb	r3, [r7, #23]
 80066ce:	e00a      	b.n	80066e6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2b02      	cmp	r3, #2
 80066d4:	d002      	beq.n	80066dc <USB_GetDevSpeed+0x32>
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2b06      	cmp	r3, #6
 80066da:	d102      	bne.n	80066e2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80066dc:	2302      	movs	r3, #2
 80066de:	75fb      	strb	r3, [r7, #23]
 80066e0:	e001      	b.n	80066e6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80066e2:	230f      	movs	r3, #15
 80066e4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80066e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	371c      	adds	r7, #28
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b085      	sub	sp, #20
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	785b      	ldrb	r3, [r3, #1]
 800670c:	2b01      	cmp	r3, #1
 800670e:	d139      	bne.n	8006784 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006716:	69da      	ldr	r2, [r3, #28]
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	781b      	ldrb	r3, [r3, #0]
 800671c:	f003 030f 	and.w	r3, r3, #15
 8006720:	2101      	movs	r1, #1
 8006722:	fa01 f303 	lsl.w	r3, r1, r3
 8006726:	b29b      	uxth	r3, r3
 8006728:	68f9      	ldr	r1, [r7, #12]
 800672a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800672e:	4313      	orrs	r3, r2
 8006730:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	015a      	lsls	r2, r3, #5
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	4413      	add	r3, r2
 800673a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006744:	2b00      	cmp	r3, #0
 8006746:	d153      	bne.n	80067f0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	015a      	lsls	r2, r3, #5
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	4413      	add	r3, r2
 8006750:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	791b      	ldrb	r3, [r3, #4]
 8006762:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006764:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	059b      	lsls	r3, r3, #22
 800676a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800676c:	431a      	orrs	r2, r3
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	0159      	lsls	r1, r3, #5
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	440b      	add	r3, r1
 8006776:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800677a:	4619      	mov	r1, r3
 800677c:	4b20      	ldr	r3, [pc, #128]	@ (8006800 <USB_ActivateEndpoint+0x10c>)
 800677e:	4313      	orrs	r3, r2
 8006780:	600b      	str	r3, [r1, #0]
 8006782:	e035      	b.n	80067f0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800678a:	69da      	ldr	r2, [r3, #28]
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	781b      	ldrb	r3, [r3, #0]
 8006790:	f003 030f 	and.w	r3, r3, #15
 8006794:	2101      	movs	r1, #1
 8006796:	fa01 f303 	lsl.w	r3, r1, r3
 800679a:	041b      	lsls	r3, r3, #16
 800679c:	68f9      	ldr	r1, [r7, #12]
 800679e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80067a2:	4313      	orrs	r3, r2
 80067a4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	015a      	lsls	r2, r3, #5
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	4413      	add	r3, r2
 80067ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d119      	bne.n	80067f0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	015a      	lsls	r2, r3, #5
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	4413      	add	r3, r2
 80067c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	791b      	ldrb	r3, [r3, #4]
 80067d6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80067d8:	430b      	orrs	r3, r1
 80067da:	431a      	orrs	r2, r3
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	0159      	lsls	r1, r3, #5
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	440b      	add	r3, r1
 80067e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067e8:	4619      	mov	r1, r3
 80067ea:	4b05      	ldr	r3, [pc, #20]	@ (8006800 <USB_ActivateEndpoint+0x10c>)
 80067ec:	4313      	orrs	r3, r2
 80067ee:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80067f0:	2300      	movs	r3, #0
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3714      	adds	r7, #20
 80067f6:	46bd      	mov	sp, r7
 80067f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fc:	4770      	bx	lr
 80067fe:	bf00      	nop
 8006800:	10008000 	.word	0x10008000

08006804 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006804:	b480      	push	{r7}
 8006806:	b085      	sub	sp, #20
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	781b      	ldrb	r3, [r3, #0]
 8006816:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	785b      	ldrb	r3, [r3, #1]
 800681c:	2b01      	cmp	r3, #1
 800681e:	d161      	bne.n	80068e4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	015a      	lsls	r2, r3, #5
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	4413      	add	r3, r2
 8006828:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006832:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006836:	d11f      	bne.n	8006878 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	015a      	lsls	r2, r3, #5
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	4413      	add	r3, r2
 8006840:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68ba      	ldr	r2, [r7, #8]
 8006848:	0151      	lsls	r1, r2, #5
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	440a      	add	r2, r1
 800684e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006852:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006856:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	015a      	lsls	r2, r3, #5
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	4413      	add	r3, r2
 8006860:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	68ba      	ldr	r2, [r7, #8]
 8006868:	0151      	lsls	r1, r2, #5
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	440a      	add	r2, r1
 800686e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006872:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006876:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800687e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	781b      	ldrb	r3, [r3, #0]
 8006884:	f003 030f 	and.w	r3, r3, #15
 8006888:	2101      	movs	r1, #1
 800688a:	fa01 f303 	lsl.w	r3, r1, r3
 800688e:	b29b      	uxth	r3, r3
 8006890:	43db      	mvns	r3, r3
 8006892:	68f9      	ldr	r1, [r7, #12]
 8006894:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006898:	4013      	ands	r3, r2
 800689a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068a2:	69da      	ldr	r2, [r3, #28]
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	f003 030f 	and.w	r3, r3, #15
 80068ac:	2101      	movs	r1, #1
 80068ae:	fa01 f303 	lsl.w	r3, r1, r3
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	43db      	mvns	r3, r3
 80068b6:	68f9      	ldr	r1, [r7, #12]
 80068b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80068bc:	4013      	ands	r3, r2
 80068be:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	015a      	lsls	r2, r3, #5
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	4413      	add	r3, r2
 80068c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	0159      	lsls	r1, r3, #5
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	440b      	add	r3, r1
 80068d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068da:	4619      	mov	r1, r3
 80068dc:	4b35      	ldr	r3, [pc, #212]	@ (80069b4 <USB_DeactivateEndpoint+0x1b0>)
 80068de:	4013      	ands	r3, r2
 80068e0:	600b      	str	r3, [r1, #0]
 80068e2:	e060      	b.n	80069a6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	015a      	lsls	r2, r3, #5
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	4413      	add	r3, r2
 80068ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80068f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80068fa:	d11f      	bne.n	800693c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	015a      	lsls	r2, r3, #5
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	4413      	add	r3, r2
 8006904:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	68ba      	ldr	r2, [r7, #8]
 800690c:	0151      	lsls	r1, r2, #5
 800690e:	68fa      	ldr	r2, [r7, #12]
 8006910:	440a      	add	r2, r1
 8006912:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006916:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800691a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	015a      	lsls	r2, r3, #5
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	4413      	add	r3, r2
 8006924:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	68ba      	ldr	r2, [r7, #8]
 800692c:	0151      	lsls	r1, r2, #5
 800692e:	68fa      	ldr	r2, [r7, #12]
 8006930:	440a      	add	r2, r1
 8006932:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006936:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800693a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006942:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	781b      	ldrb	r3, [r3, #0]
 8006948:	f003 030f 	and.w	r3, r3, #15
 800694c:	2101      	movs	r1, #1
 800694e:	fa01 f303 	lsl.w	r3, r1, r3
 8006952:	041b      	lsls	r3, r3, #16
 8006954:	43db      	mvns	r3, r3
 8006956:	68f9      	ldr	r1, [r7, #12]
 8006958:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800695c:	4013      	ands	r3, r2
 800695e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006966:	69da      	ldr	r2, [r3, #28]
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	f003 030f 	and.w	r3, r3, #15
 8006970:	2101      	movs	r1, #1
 8006972:	fa01 f303 	lsl.w	r3, r1, r3
 8006976:	041b      	lsls	r3, r3, #16
 8006978:	43db      	mvns	r3, r3
 800697a:	68f9      	ldr	r1, [r7, #12]
 800697c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006980:	4013      	ands	r3, r2
 8006982:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	015a      	lsls	r2, r3, #5
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	4413      	add	r3, r2
 800698c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	0159      	lsls	r1, r3, #5
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	440b      	add	r3, r1
 800699a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800699e:	4619      	mov	r1, r3
 80069a0:	4b05      	ldr	r3, [pc, #20]	@ (80069b8 <USB_DeactivateEndpoint+0x1b4>)
 80069a2:	4013      	ands	r3, r2
 80069a4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80069a6:	2300      	movs	r3, #0
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3714      	adds	r7, #20
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr
 80069b4:	ec337800 	.word	0xec337800
 80069b8:	eff37800 	.word	0xeff37800

080069bc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b08a      	sub	sp, #40	@ 0x28
 80069c0:	af02      	add	r7, sp, #8
 80069c2:	60f8      	str	r0, [r7, #12]
 80069c4:	60b9      	str	r1, [r7, #8]
 80069c6:	4613      	mov	r3, r2
 80069c8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	781b      	ldrb	r3, [r3, #0]
 80069d2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	785b      	ldrb	r3, [r3, #1]
 80069d8:	2b01      	cmp	r3, #1
 80069da:	f040 8185 	bne.w	8006ce8 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	691b      	ldr	r3, [r3, #16]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d132      	bne.n	8006a4c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80069e6:	69bb      	ldr	r3, [r7, #24]
 80069e8:	015a      	lsls	r2, r3, #5
 80069ea:	69fb      	ldr	r3, [r7, #28]
 80069ec:	4413      	add	r3, r2
 80069ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069f2:	691a      	ldr	r2, [r3, #16]
 80069f4:	69bb      	ldr	r3, [r7, #24]
 80069f6:	0159      	lsls	r1, r3, #5
 80069f8:	69fb      	ldr	r3, [r7, #28]
 80069fa:	440b      	add	r3, r1
 80069fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a00:	4619      	mov	r1, r3
 8006a02:	4ba7      	ldr	r3, [pc, #668]	@ (8006ca0 <USB_EPStartXfer+0x2e4>)
 8006a04:	4013      	ands	r3, r2
 8006a06:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006a08:	69bb      	ldr	r3, [r7, #24]
 8006a0a:	015a      	lsls	r2, r3, #5
 8006a0c:	69fb      	ldr	r3, [r7, #28]
 8006a0e:	4413      	add	r3, r2
 8006a10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a14:	691b      	ldr	r3, [r3, #16]
 8006a16:	69ba      	ldr	r2, [r7, #24]
 8006a18:	0151      	lsls	r1, r2, #5
 8006a1a:	69fa      	ldr	r2, [r7, #28]
 8006a1c:	440a      	add	r2, r1
 8006a1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a22:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006a26:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	015a      	lsls	r2, r3, #5
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	4413      	add	r3, r2
 8006a30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a34:	691a      	ldr	r2, [r3, #16]
 8006a36:	69bb      	ldr	r3, [r7, #24]
 8006a38:	0159      	lsls	r1, r3, #5
 8006a3a:	69fb      	ldr	r3, [r7, #28]
 8006a3c:	440b      	add	r3, r1
 8006a3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a42:	4619      	mov	r1, r3
 8006a44:	4b97      	ldr	r3, [pc, #604]	@ (8006ca4 <USB_EPStartXfer+0x2e8>)
 8006a46:	4013      	ands	r3, r2
 8006a48:	610b      	str	r3, [r1, #16]
 8006a4a:	e097      	b.n	8006b7c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006a4c:	69bb      	ldr	r3, [r7, #24]
 8006a4e:	015a      	lsls	r2, r3, #5
 8006a50:	69fb      	ldr	r3, [r7, #28]
 8006a52:	4413      	add	r3, r2
 8006a54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a58:	691a      	ldr	r2, [r3, #16]
 8006a5a:	69bb      	ldr	r3, [r7, #24]
 8006a5c:	0159      	lsls	r1, r3, #5
 8006a5e:	69fb      	ldr	r3, [r7, #28]
 8006a60:	440b      	add	r3, r1
 8006a62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a66:	4619      	mov	r1, r3
 8006a68:	4b8e      	ldr	r3, [pc, #568]	@ (8006ca4 <USB_EPStartXfer+0x2e8>)
 8006a6a:	4013      	ands	r3, r2
 8006a6c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006a6e:	69bb      	ldr	r3, [r7, #24]
 8006a70:	015a      	lsls	r2, r3, #5
 8006a72:	69fb      	ldr	r3, [r7, #28]
 8006a74:	4413      	add	r3, r2
 8006a76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a7a:	691a      	ldr	r2, [r3, #16]
 8006a7c:	69bb      	ldr	r3, [r7, #24]
 8006a7e:	0159      	lsls	r1, r3, #5
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	440b      	add	r3, r1
 8006a84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a88:	4619      	mov	r1, r3
 8006a8a:	4b85      	ldr	r3, [pc, #532]	@ (8006ca0 <USB_EPStartXfer+0x2e4>)
 8006a8c:	4013      	ands	r3, r2
 8006a8e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8006a90:	69bb      	ldr	r3, [r7, #24]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d11a      	bne.n	8006acc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	691a      	ldr	r2, [r3, #16]
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	689b      	ldr	r3, [r3, #8]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d903      	bls.n	8006aaa <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	689a      	ldr	r2, [r3, #8]
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006aaa:	69bb      	ldr	r3, [r7, #24]
 8006aac:	015a      	lsls	r2, r3, #5
 8006aae:	69fb      	ldr	r3, [r7, #28]
 8006ab0:	4413      	add	r3, r2
 8006ab2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ab6:	691b      	ldr	r3, [r3, #16]
 8006ab8:	69ba      	ldr	r2, [r7, #24]
 8006aba:	0151      	lsls	r1, r2, #5
 8006abc:	69fa      	ldr	r2, [r7, #28]
 8006abe:	440a      	add	r2, r1
 8006ac0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ac4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006ac8:	6113      	str	r3, [r2, #16]
 8006aca:	e044      	b.n	8006b56 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	691a      	ldr	r2, [r3, #16]
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	4413      	add	r3, r2
 8006ad6:	1e5a      	subs	r2, r3, #1
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ae0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006ae2:	69bb      	ldr	r3, [r7, #24]
 8006ae4:	015a      	lsls	r2, r3, #5
 8006ae6:	69fb      	ldr	r3, [r7, #28]
 8006ae8:	4413      	add	r3, r2
 8006aea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006aee:	691a      	ldr	r2, [r3, #16]
 8006af0:	8afb      	ldrh	r3, [r7, #22]
 8006af2:	04d9      	lsls	r1, r3, #19
 8006af4:	4b6c      	ldr	r3, [pc, #432]	@ (8006ca8 <USB_EPStartXfer+0x2ec>)
 8006af6:	400b      	ands	r3, r1
 8006af8:	69b9      	ldr	r1, [r7, #24]
 8006afa:	0148      	lsls	r0, r1, #5
 8006afc:	69f9      	ldr	r1, [r7, #28]
 8006afe:	4401      	add	r1, r0
 8006b00:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006b04:	4313      	orrs	r3, r2
 8006b06:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	791b      	ldrb	r3, [r3, #4]
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d122      	bne.n	8006b56 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006b10:	69bb      	ldr	r3, [r7, #24]
 8006b12:	015a      	lsls	r2, r3, #5
 8006b14:	69fb      	ldr	r3, [r7, #28]
 8006b16:	4413      	add	r3, r2
 8006b18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b1c:	691b      	ldr	r3, [r3, #16]
 8006b1e:	69ba      	ldr	r2, [r7, #24]
 8006b20:	0151      	lsls	r1, r2, #5
 8006b22:	69fa      	ldr	r2, [r7, #28]
 8006b24:	440a      	add	r2, r1
 8006b26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b2a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006b2e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006b30:	69bb      	ldr	r3, [r7, #24]
 8006b32:	015a      	lsls	r2, r3, #5
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	4413      	add	r3, r2
 8006b38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b3c:	691a      	ldr	r2, [r3, #16]
 8006b3e:	8afb      	ldrh	r3, [r7, #22]
 8006b40:	075b      	lsls	r3, r3, #29
 8006b42:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006b46:	69b9      	ldr	r1, [r7, #24]
 8006b48:	0148      	lsls	r0, r1, #5
 8006b4a:	69f9      	ldr	r1, [r7, #28]
 8006b4c:	4401      	add	r1, r0
 8006b4e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006b52:	4313      	orrs	r3, r2
 8006b54:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006b56:	69bb      	ldr	r3, [r7, #24]
 8006b58:	015a      	lsls	r2, r3, #5
 8006b5a:	69fb      	ldr	r3, [r7, #28]
 8006b5c:	4413      	add	r3, r2
 8006b5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b62:	691a      	ldr	r2, [r3, #16]
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	691b      	ldr	r3, [r3, #16]
 8006b68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b6c:	69b9      	ldr	r1, [r7, #24]
 8006b6e:	0148      	lsls	r0, r1, #5
 8006b70:	69f9      	ldr	r1, [r7, #28]
 8006b72:	4401      	add	r1, r0
 8006b74:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006b7c:	79fb      	ldrb	r3, [r7, #7]
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	d14b      	bne.n	8006c1a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	69db      	ldr	r3, [r3, #28]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d009      	beq.n	8006b9e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006b8a:	69bb      	ldr	r3, [r7, #24]
 8006b8c:	015a      	lsls	r2, r3, #5
 8006b8e:	69fb      	ldr	r3, [r7, #28]
 8006b90:	4413      	add	r3, r2
 8006b92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b96:	461a      	mov	r2, r3
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	69db      	ldr	r3, [r3, #28]
 8006b9c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	791b      	ldrb	r3, [r3, #4]
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	d128      	bne.n	8006bf8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006ba6:	69fb      	ldr	r3, [r7, #28]
 8006ba8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d110      	bne.n	8006bd8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006bb6:	69bb      	ldr	r3, [r7, #24]
 8006bb8:	015a      	lsls	r2, r3, #5
 8006bba:	69fb      	ldr	r3, [r7, #28]
 8006bbc:	4413      	add	r3, r2
 8006bbe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	69ba      	ldr	r2, [r7, #24]
 8006bc6:	0151      	lsls	r1, r2, #5
 8006bc8:	69fa      	ldr	r2, [r7, #28]
 8006bca:	440a      	add	r2, r1
 8006bcc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006bd0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006bd4:	6013      	str	r3, [r2, #0]
 8006bd6:	e00f      	b.n	8006bf8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006bd8:	69bb      	ldr	r3, [r7, #24]
 8006bda:	015a      	lsls	r2, r3, #5
 8006bdc:	69fb      	ldr	r3, [r7, #28]
 8006bde:	4413      	add	r3, r2
 8006be0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	69ba      	ldr	r2, [r7, #24]
 8006be8:	0151      	lsls	r1, r2, #5
 8006bea:	69fa      	ldr	r2, [r7, #28]
 8006bec:	440a      	add	r2, r1
 8006bee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006bf2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bf6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	015a      	lsls	r2, r3, #5
 8006bfc:	69fb      	ldr	r3, [r7, #28]
 8006bfe:	4413      	add	r3, r2
 8006c00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	69ba      	ldr	r2, [r7, #24]
 8006c08:	0151      	lsls	r1, r2, #5
 8006c0a:	69fa      	ldr	r2, [r7, #28]
 8006c0c:	440a      	add	r2, r1
 8006c0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c12:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006c16:	6013      	str	r3, [r2, #0]
 8006c18:	e169      	b.n	8006eee <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	015a      	lsls	r2, r3, #5
 8006c1e:	69fb      	ldr	r3, [r7, #28]
 8006c20:	4413      	add	r3, r2
 8006c22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	69ba      	ldr	r2, [r7, #24]
 8006c2a:	0151      	lsls	r1, r2, #5
 8006c2c:	69fa      	ldr	r2, [r7, #28]
 8006c2e:	440a      	add	r2, r1
 8006c30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c34:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006c38:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	791b      	ldrb	r3, [r3, #4]
 8006c3e:	2b01      	cmp	r3, #1
 8006c40:	d015      	beq.n	8006c6e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	691b      	ldr	r3, [r3, #16]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	f000 8151 	beq.w	8006eee <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006c4c:	69fb      	ldr	r3, [r7, #28]
 8006c4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	781b      	ldrb	r3, [r3, #0]
 8006c58:	f003 030f 	and.w	r3, r3, #15
 8006c5c:	2101      	movs	r1, #1
 8006c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8006c62:	69f9      	ldr	r1, [r7, #28]
 8006c64:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	634b      	str	r3, [r1, #52]	@ 0x34
 8006c6c:	e13f      	b.n	8006eee <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006c6e:	69fb      	ldr	r3, [r7, #28]
 8006c70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c74:	689b      	ldr	r3, [r3, #8]
 8006c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d116      	bne.n	8006cac <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006c7e:	69bb      	ldr	r3, [r7, #24]
 8006c80:	015a      	lsls	r2, r3, #5
 8006c82:	69fb      	ldr	r3, [r7, #28]
 8006c84:	4413      	add	r3, r2
 8006c86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	69ba      	ldr	r2, [r7, #24]
 8006c8e:	0151      	lsls	r1, r2, #5
 8006c90:	69fa      	ldr	r2, [r7, #28]
 8006c92:	440a      	add	r2, r1
 8006c94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c98:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006c9c:	6013      	str	r3, [r2, #0]
 8006c9e:	e015      	b.n	8006ccc <USB_EPStartXfer+0x310>
 8006ca0:	e007ffff 	.word	0xe007ffff
 8006ca4:	fff80000 	.word	0xfff80000
 8006ca8:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006cac:	69bb      	ldr	r3, [r7, #24]
 8006cae:	015a      	lsls	r2, r3, #5
 8006cb0:	69fb      	ldr	r3, [r7, #28]
 8006cb2:	4413      	add	r3, r2
 8006cb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	69ba      	ldr	r2, [r7, #24]
 8006cbc:	0151      	lsls	r1, r2, #5
 8006cbe:	69fa      	ldr	r2, [r7, #28]
 8006cc0:	440a      	add	r2, r1
 8006cc2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cca:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	68d9      	ldr	r1, [r3, #12]
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	781a      	ldrb	r2, [r3, #0]
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	691b      	ldr	r3, [r3, #16]
 8006cd8:	b298      	uxth	r0, r3
 8006cda:	79fb      	ldrb	r3, [r7, #7]
 8006cdc:	9300      	str	r3, [sp, #0]
 8006cde:	4603      	mov	r3, r0
 8006ce0:	68f8      	ldr	r0, [r7, #12]
 8006ce2:	f000 f9b9 	bl	8007058 <USB_WritePacket>
 8006ce6:	e102      	b.n	8006eee <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006ce8:	69bb      	ldr	r3, [r7, #24]
 8006cea:	015a      	lsls	r2, r3, #5
 8006cec:	69fb      	ldr	r3, [r7, #28]
 8006cee:	4413      	add	r3, r2
 8006cf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cf4:	691a      	ldr	r2, [r3, #16]
 8006cf6:	69bb      	ldr	r3, [r7, #24]
 8006cf8:	0159      	lsls	r1, r3, #5
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	440b      	add	r3, r1
 8006cfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d02:	4619      	mov	r1, r3
 8006d04:	4b7c      	ldr	r3, [pc, #496]	@ (8006ef8 <USB_EPStartXfer+0x53c>)
 8006d06:	4013      	ands	r3, r2
 8006d08:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	015a      	lsls	r2, r3, #5
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	4413      	add	r3, r2
 8006d12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d16:	691a      	ldr	r2, [r3, #16]
 8006d18:	69bb      	ldr	r3, [r7, #24]
 8006d1a:	0159      	lsls	r1, r3, #5
 8006d1c:	69fb      	ldr	r3, [r7, #28]
 8006d1e:	440b      	add	r3, r1
 8006d20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d24:	4619      	mov	r1, r3
 8006d26:	4b75      	ldr	r3, [pc, #468]	@ (8006efc <USB_EPStartXfer+0x540>)
 8006d28:	4013      	ands	r3, r2
 8006d2a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8006d2c:	69bb      	ldr	r3, [r7, #24]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d12f      	bne.n	8006d92 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	691b      	ldr	r3, [r3, #16]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d003      	beq.n	8006d42 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	689a      	ldr	r2, [r3, #8]
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	689a      	ldr	r2, [r3, #8]
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006d4a:	69bb      	ldr	r3, [r7, #24]
 8006d4c:	015a      	lsls	r2, r3, #5
 8006d4e:	69fb      	ldr	r3, [r7, #28]
 8006d50:	4413      	add	r3, r2
 8006d52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d56:	691a      	ldr	r2, [r3, #16]
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	6a1b      	ldr	r3, [r3, #32]
 8006d5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d60:	69b9      	ldr	r1, [r7, #24]
 8006d62:	0148      	lsls	r0, r1, #5
 8006d64:	69f9      	ldr	r1, [r7, #28]
 8006d66:	4401      	add	r1, r0
 8006d68:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006d70:	69bb      	ldr	r3, [r7, #24]
 8006d72:	015a      	lsls	r2, r3, #5
 8006d74:	69fb      	ldr	r3, [r7, #28]
 8006d76:	4413      	add	r3, r2
 8006d78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d7c:	691b      	ldr	r3, [r3, #16]
 8006d7e:	69ba      	ldr	r2, [r7, #24]
 8006d80:	0151      	lsls	r1, r2, #5
 8006d82:	69fa      	ldr	r2, [r7, #28]
 8006d84:	440a      	add	r2, r1
 8006d86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d8a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006d8e:	6113      	str	r3, [r2, #16]
 8006d90:	e05f      	b.n	8006e52 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	691b      	ldr	r3, [r3, #16]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d123      	bne.n	8006de2 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006d9a:	69bb      	ldr	r3, [r7, #24]
 8006d9c:	015a      	lsls	r2, r3, #5
 8006d9e:	69fb      	ldr	r3, [r7, #28]
 8006da0:	4413      	add	r3, r2
 8006da2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006da6:	691a      	ldr	r2, [r3, #16]
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	689b      	ldr	r3, [r3, #8]
 8006dac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006db0:	69b9      	ldr	r1, [r7, #24]
 8006db2:	0148      	lsls	r0, r1, #5
 8006db4:	69f9      	ldr	r1, [r7, #28]
 8006db6:	4401      	add	r1, r0
 8006db8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006dc0:	69bb      	ldr	r3, [r7, #24]
 8006dc2:	015a      	lsls	r2, r3, #5
 8006dc4:	69fb      	ldr	r3, [r7, #28]
 8006dc6:	4413      	add	r3, r2
 8006dc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dcc:	691b      	ldr	r3, [r3, #16]
 8006dce:	69ba      	ldr	r2, [r7, #24]
 8006dd0:	0151      	lsls	r1, r2, #5
 8006dd2:	69fa      	ldr	r2, [r7, #28]
 8006dd4:	440a      	add	r2, r1
 8006dd6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006dda:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006dde:	6113      	str	r3, [r2, #16]
 8006de0:	e037      	b.n	8006e52 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	691a      	ldr	r2, [r3, #16]
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	4413      	add	r3, r2
 8006dec:	1e5a      	subs	r2, r3, #1
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	689b      	ldr	r3, [r3, #8]
 8006df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006df6:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	689b      	ldr	r3, [r3, #8]
 8006dfc:	8afa      	ldrh	r2, [r7, #22]
 8006dfe:	fb03 f202 	mul.w	r2, r3, r2
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006e06:	69bb      	ldr	r3, [r7, #24]
 8006e08:	015a      	lsls	r2, r3, #5
 8006e0a:	69fb      	ldr	r3, [r7, #28]
 8006e0c:	4413      	add	r3, r2
 8006e0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e12:	691a      	ldr	r2, [r3, #16]
 8006e14:	8afb      	ldrh	r3, [r7, #22]
 8006e16:	04d9      	lsls	r1, r3, #19
 8006e18:	4b39      	ldr	r3, [pc, #228]	@ (8006f00 <USB_EPStartXfer+0x544>)
 8006e1a:	400b      	ands	r3, r1
 8006e1c:	69b9      	ldr	r1, [r7, #24]
 8006e1e:	0148      	lsls	r0, r1, #5
 8006e20:	69f9      	ldr	r1, [r7, #28]
 8006e22:	4401      	add	r1, r0
 8006e24:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006e2c:	69bb      	ldr	r3, [r7, #24]
 8006e2e:	015a      	lsls	r2, r3, #5
 8006e30:	69fb      	ldr	r3, [r7, #28]
 8006e32:	4413      	add	r3, r2
 8006e34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e38:	691a      	ldr	r2, [r3, #16]
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	6a1b      	ldr	r3, [r3, #32]
 8006e3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e42:	69b9      	ldr	r1, [r7, #24]
 8006e44:	0148      	lsls	r0, r1, #5
 8006e46:	69f9      	ldr	r1, [r7, #28]
 8006e48:	4401      	add	r1, r0
 8006e4a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006e52:	79fb      	ldrb	r3, [r7, #7]
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d10d      	bne.n	8006e74 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	68db      	ldr	r3, [r3, #12]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d009      	beq.n	8006e74 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	68d9      	ldr	r1, [r3, #12]
 8006e64:	69bb      	ldr	r3, [r7, #24]
 8006e66:	015a      	lsls	r2, r3, #5
 8006e68:	69fb      	ldr	r3, [r7, #28]
 8006e6a:	4413      	add	r3, r2
 8006e6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e70:	460a      	mov	r2, r1
 8006e72:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	791b      	ldrb	r3, [r3, #4]
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d128      	bne.n	8006ece <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006e7c:	69fb      	ldr	r3, [r7, #28]
 8006e7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e82:	689b      	ldr	r3, [r3, #8]
 8006e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d110      	bne.n	8006eae <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006e8c:	69bb      	ldr	r3, [r7, #24]
 8006e8e:	015a      	lsls	r2, r3, #5
 8006e90:	69fb      	ldr	r3, [r7, #28]
 8006e92:	4413      	add	r3, r2
 8006e94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	69ba      	ldr	r2, [r7, #24]
 8006e9c:	0151      	lsls	r1, r2, #5
 8006e9e:	69fa      	ldr	r2, [r7, #28]
 8006ea0:	440a      	add	r2, r1
 8006ea2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ea6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006eaa:	6013      	str	r3, [r2, #0]
 8006eac:	e00f      	b.n	8006ece <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	015a      	lsls	r2, r3, #5
 8006eb2:	69fb      	ldr	r3, [r7, #28]
 8006eb4:	4413      	add	r3, r2
 8006eb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	69ba      	ldr	r2, [r7, #24]
 8006ebe:	0151      	lsls	r1, r2, #5
 8006ec0:	69fa      	ldr	r2, [r7, #28]
 8006ec2:	440a      	add	r2, r1
 8006ec4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ec8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ecc:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006ece:	69bb      	ldr	r3, [r7, #24]
 8006ed0:	015a      	lsls	r2, r3, #5
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	4413      	add	r3, r2
 8006ed6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	69ba      	ldr	r2, [r7, #24]
 8006ede:	0151      	lsls	r1, r2, #5
 8006ee0:	69fa      	ldr	r2, [r7, #28]
 8006ee2:	440a      	add	r2, r1
 8006ee4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ee8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006eec:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006eee:	2300      	movs	r3, #0
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	3720      	adds	r7, #32
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}
 8006ef8:	fff80000 	.word	0xfff80000
 8006efc:	e007ffff 	.word	0xe007ffff
 8006f00:	1ff80000 	.word	0x1ff80000

08006f04 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b087      	sub	sp, #28
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006f12:	2300      	movs	r3, #0
 8006f14:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	785b      	ldrb	r3, [r3, #1]
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d14a      	bne.n	8006fb8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	015a      	lsls	r2, r3, #5
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	4413      	add	r3, r2
 8006f2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f36:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f3a:	f040 8086 	bne.w	800704a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	015a      	lsls	r2, r3, #5
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	4413      	add	r3, r2
 8006f48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	683a      	ldr	r2, [r7, #0]
 8006f50:	7812      	ldrb	r2, [r2, #0]
 8006f52:	0151      	lsls	r1, r2, #5
 8006f54:	693a      	ldr	r2, [r7, #16]
 8006f56:	440a      	add	r2, r1
 8006f58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f5c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006f60:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	781b      	ldrb	r3, [r3, #0]
 8006f66:	015a      	lsls	r2, r3, #5
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	683a      	ldr	r2, [r7, #0]
 8006f74:	7812      	ldrb	r2, [r2, #0]
 8006f76:	0151      	lsls	r1, r2, #5
 8006f78:	693a      	ldr	r2, [r7, #16]
 8006f7a:	440a      	add	r2, r1
 8006f7c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f80:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006f84:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	3301      	adds	r3, #1
 8006f8a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d902      	bls.n	8006f9c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006f96:	2301      	movs	r3, #1
 8006f98:	75fb      	strb	r3, [r7, #23]
          break;
 8006f9a:	e056      	b.n	800704a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	015a      	lsls	r2, r3, #5
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	4413      	add	r3, r2
 8006fa6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006fb0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006fb4:	d0e7      	beq.n	8006f86 <USB_EPStopXfer+0x82>
 8006fb6:	e048      	b.n	800704a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	015a      	lsls	r2, r3, #5
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	4413      	add	r3, r2
 8006fc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006fcc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006fd0:	d13b      	bne.n	800704a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	781b      	ldrb	r3, [r3, #0]
 8006fd6:	015a      	lsls	r2, r3, #5
 8006fd8:	693b      	ldr	r3, [r7, #16]
 8006fda:	4413      	add	r3, r2
 8006fdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	683a      	ldr	r2, [r7, #0]
 8006fe4:	7812      	ldrb	r2, [r2, #0]
 8006fe6:	0151      	lsls	r1, r2, #5
 8006fe8:	693a      	ldr	r2, [r7, #16]
 8006fea:	440a      	add	r2, r1
 8006fec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ff0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006ff4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	781b      	ldrb	r3, [r3, #0]
 8006ffa:	015a      	lsls	r2, r3, #5
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	4413      	add	r3, r2
 8007000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	683a      	ldr	r2, [r7, #0]
 8007008:	7812      	ldrb	r2, [r2, #0]
 800700a:	0151      	lsls	r1, r2, #5
 800700c:	693a      	ldr	r2, [r7, #16]
 800700e:	440a      	add	r2, r1
 8007010:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007014:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007018:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	3301      	adds	r3, #1
 800701e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007026:	4293      	cmp	r3, r2
 8007028:	d902      	bls.n	8007030 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	75fb      	strb	r3, [r7, #23]
          break;
 800702e:	e00c      	b.n	800704a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	781b      	ldrb	r3, [r3, #0]
 8007034:	015a      	lsls	r2, r3, #5
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	4413      	add	r3, r2
 800703a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007044:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007048:	d0e7      	beq.n	800701a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800704a:	7dfb      	ldrb	r3, [r7, #23]
}
 800704c:	4618      	mov	r0, r3
 800704e:	371c      	adds	r7, #28
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr

08007058 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007058:	b480      	push	{r7}
 800705a:	b089      	sub	sp, #36	@ 0x24
 800705c:	af00      	add	r7, sp, #0
 800705e:	60f8      	str	r0, [r7, #12]
 8007060:	60b9      	str	r1, [r7, #8]
 8007062:	4611      	mov	r1, r2
 8007064:	461a      	mov	r2, r3
 8007066:	460b      	mov	r3, r1
 8007068:	71fb      	strb	r3, [r7, #7]
 800706a:	4613      	mov	r3, r2
 800706c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007076:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800707a:	2b00      	cmp	r3, #0
 800707c:	d123      	bne.n	80070c6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800707e:	88bb      	ldrh	r3, [r7, #4]
 8007080:	3303      	adds	r3, #3
 8007082:	089b      	lsrs	r3, r3, #2
 8007084:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007086:	2300      	movs	r3, #0
 8007088:	61bb      	str	r3, [r7, #24]
 800708a:	e018      	b.n	80070be <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800708c:	79fb      	ldrb	r3, [r7, #7]
 800708e:	031a      	lsls	r2, r3, #12
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	4413      	add	r3, r2
 8007094:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007098:	461a      	mov	r2, r3
 800709a:	69fb      	ldr	r3, [r7, #28]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	6013      	str	r3, [r2, #0]
      pSrc++;
 80070a0:	69fb      	ldr	r3, [r7, #28]
 80070a2:	3301      	adds	r3, #1
 80070a4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070a6:	69fb      	ldr	r3, [r7, #28]
 80070a8:	3301      	adds	r3, #1
 80070aa:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	3301      	adds	r3, #1
 80070b0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070b2:	69fb      	ldr	r3, [r7, #28]
 80070b4:	3301      	adds	r3, #1
 80070b6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80070b8:	69bb      	ldr	r3, [r7, #24]
 80070ba:	3301      	adds	r3, #1
 80070bc:	61bb      	str	r3, [r7, #24]
 80070be:	69ba      	ldr	r2, [r7, #24]
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d3e2      	bcc.n	800708c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80070c6:	2300      	movs	r3, #0
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3724      	adds	r7, #36	@ 0x24
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr

080070d4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b08b      	sub	sp, #44	@ 0x2c
 80070d8:	af00      	add	r7, sp, #0
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	60b9      	str	r1, [r7, #8]
 80070de:	4613      	mov	r3, r2
 80070e0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80070ea:	88fb      	ldrh	r3, [r7, #6]
 80070ec:	089b      	lsrs	r3, r3, #2
 80070ee:	b29b      	uxth	r3, r3
 80070f0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80070f2:	88fb      	ldrh	r3, [r7, #6]
 80070f4:	f003 0303 	and.w	r3, r3, #3
 80070f8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80070fa:	2300      	movs	r3, #0
 80070fc:	623b      	str	r3, [r7, #32]
 80070fe:	e014      	b.n	800712a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007100:	69bb      	ldr	r3, [r7, #24]
 8007102:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800710a:	601a      	str	r2, [r3, #0]
    pDest++;
 800710c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800710e:	3301      	adds	r3, #1
 8007110:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007114:	3301      	adds	r3, #1
 8007116:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800711a:	3301      	adds	r3, #1
 800711c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800711e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007120:	3301      	adds	r3, #1
 8007122:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007124:	6a3b      	ldr	r3, [r7, #32]
 8007126:	3301      	adds	r3, #1
 8007128:	623b      	str	r3, [r7, #32]
 800712a:	6a3a      	ldr	r2, [r7, #32]
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	429a      	cmp	r2, r3
 8007130:	d3e6      	bcc.n	8007100 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007132:	8bfb      	ldrh	r3, [r7, #30]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d01e      	beq.n	8007176 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007138:	2300      	movs	r3, #0
 800713a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007142:	461a      	mov	r2, r3
 8007144:	f107 0310 	add.w	r3, r7, #16
 8007148:	6812      	ldr	r2, [r2, #0]
 800714a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800714c:	693a      	ldr	r2, [r7, #16]
 800714e:	6a3b      	ldr	r3, [r7, #32]
 8007150:	b2db      	uxtb	r3, r3
 8007152:	00db      	lsls	r3, r3, #3
 8007154:	fa22 f303 	lsr.w	r3, r2, r3
 8007158:	b2da      	uxtb	r2, r3
 800715a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715c:	701a      	strb	r2, [r3, #0]
      i++;
 800715e:	6a3b      	ldr	r3, [r7, #32]
 8007160:	3301      	adds	r3, #1
 8007162:	623b      	str	r3, [r7, #32]
      pDest++;
 8007164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007166:	3301      	adds	r3, #1
 8007168:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800716a:	8bfb      	ldrh	r3, [r7, #30]
 800716c:	3b01      	subs	r3, #1
 800716e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007170:	8bfb      	ldrh	r3, [r7, #30]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d1ea      	bne.n	800714c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007178:	4618      	mov	r0, r3
 800717a:	372c      	adds	r7, #44	@ 0x2c
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr

08007184 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007184:	b480      	push	{r7}
 8007186:	b085      	sub	sp, #20
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	781b      	ldrb	r3, [r3, #0]
 8007196:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	785b      	ldrb	r3, [r3, #1]
 800719c:	2b01      	cmp	r3, #1
 800719e:	d12c      	bne.n	80071fa <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	015a      	lsls	r2, r3, #5
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	4413      	add	r3, r2
 80071a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	db12      	blt.n	80071d8 <USB_EPSetStall+0x54>
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d00f      	beq.n	80071d8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	015a      	lsls	r2, r3, #5
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	4413      	add	r3, r2
 80071c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	68ba      	ldr	r2, [r7, #8]
 80071c8:	0151      	lsls	r1, r2, #5
 80071ca:	68fa      	ldr	r2, [r7, #12]
 80071cc:	440a      	add	r2, r1
 80071ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071d2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80071d6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	015a      	lsls	r2, r3, #5
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	4413      	add	r3, r2
 80071e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	68ba      	ldr	r2, [r7, #8]
 80071e8:	0151      	lsls	r1, r2, #5
 80071ea:	68fa      	ldr	r2, [r7, #12]
 80071ec:	440a      	add	r2, r1
 80071ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071f2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80071f6:	6013      	str	r3, [r2, #0]
 80071f8:	e02b      	b.n	8007252 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	015a      	lsls	r2, r3, #5
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	4413      	add	r3, r2
 8007202:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	2b00      	cmp	r3, #0
 800720a:	db12      	blt.n	8007232 <USB_EPSetStall+0xae>
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00f      	beq.n	8007232 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	015a      	lsls	r2, r3, #5
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	4413      	add	r3, r2
 800721a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	68ba      	ldr	r2, [r7, #8]
 8007222:	0151      	lsls	r1, r2, #5
 8007224:	68fa      	ldr	r2, [r7, #12]
 8007226:	440a      	add	r2, r1
 8007228:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800722c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007230:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	015a      	lsls	r2, r3, #5
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	4413      	add	r3, r2
 800723a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	68ba      	ldr	r2, [r7, #8]
 8007242:	0151      	lsls	r1, r2, #5
 8007244:	68fa      	ldr	r2, [r7, #12]
 8007246:	440a      	add	r2, r1
 8007248:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800724c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007250:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007252:	2300      	movs	r3, #0
}
 8007254:	4618      	mov	r0, r3
 8007256:	3714      	adds	r7, #20
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007260:	b480      	push	{r7}
 8007262:	b085      	sub	sp, #20
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
 8007268:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	781b      	ldrb	r3, [r3, #0]
 8007272:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	785b      	ldrb	r3, [r3, #1]
 8007278:	2b01      	cmp	r3, #1
 800727a:	d128      	bne.n	80072ce <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	015a      	lsls	r2, r3, #5
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	4413      	add	r3, r2
 8007284:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	68ba      	ldr	r2, [r7, #8]
 800728c:	0151      	lsls	r1, r2, #5
 800728e:	68fa      	ldr	r2, [r7, #12]
 8007290:	440a      	add	r2, r1
 8007292:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007296:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800729a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	791b      	ldrb	r3, [r3, #4]
 80072a0:	2b03      	cmp	r3, #3
 80072a2:	d003      	beq.n	80072ac <USB_EPClearStall+0x4c>
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	791b      	ldrb	r3, [r3, #4]
 80072a8:	2b02      	cmp	r3, #2
 80072aa:	d138      	bne.n	800731e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	015a      	lsls	r2, r3, #5
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	4413      	add	r3, r2
 80072b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	68ba      	ldr	r2, [r7, #8]
 80072bc:	0151      	lsls	r1, r2, #5
 80072be:	68fa      	ldr	r2, [r7, #12]
 80072c0:	440a      	add	r2, r1
 80072c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072ca:	6013      	str	r3, [r2, #0]
 80072cc:	e027      	b.n	800731e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	015a      	lsls	r2, r3, #5
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	4413      	add	r3, r2
 80072d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	68ba      	ldr	r2, [r7, #8]
 80072de:	0151      	lsls	r1, r2, #5
 80072e0:	68fa      	ldr	r2, [r7, #12]
 80072e2:	440a      	add	r2, r1
 80072e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072e8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80072ec:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	791b      	ldrb	r3, [r3, #4]
 80072f2:	2b03      	cmp	r3, #3
 80072f4:	d003      	beq.n	80072fe <USB_EPClearStall+0x9e>
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	791b      	ldrb	r3, [r3, #4]
 80072fa:	2b02      	cmp	r3, #2
 80072fc:	d10f      	bne.n	800731e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	015a      	lsls	r2, r3, #5
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	4413      	add	r3, r2
 8007306:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	68ba      	ldr	r2, [r7, #8]
 800730e:	0151      	lsls	r1, r2, #5
 8007310:	68fa      	ldr	r2, [r7, #12]
 8007312:	440a      	add	r2, r1
 8007314:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007318:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800731c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800731e:	2300      	movs	r3, #0
}
 8007320:	4618      	mov	r0, r3
 8007322:	3714      	adds	r7, #20
 8007324:	46bd      	mov	sp, r7
 8007326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732a:	4770      	bx	lr

0800732c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800732c:	b480      	push	{r7}
 800732e:	b085      	sub	sp, #20
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
 8007334:	460b      	mov	r3, r1
 8007336:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	68fa      	ldr	r2, [r7, #12]
 8007346:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800734a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800734e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	78fb      	ldrb	r3, [r7, #3]
 800735a:	011b      	lsls	r3, r3, #4
 800735c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007360:	68f9      	ldr	r1, [r7, #12]
 8007362:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007366:	4313      	orrs	r3, r2
 8007368:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800736a:	2300      	movs	r3, #0
}
 800736c:	4618      	mov	r0, r3
 800736e:	3714      	adds	r7, #20
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr

08007378 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007378:	b480      	push	{r7}
 800737a:	b085      	sub	sp, #20
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	68fa      	ldr	r2, [r7, #12]
 800738e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007392:	f023 0303 	bic.w	r3, r3, #3
 8007396:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	68fa      	ldr	r2, [r7, #12]
 80073a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80073a6:	f023 0302 	bic.w	r3, r3, #2
 80073aa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80073ac:	2300      	movs	r3, #0
}
 80073ae:	4618      	mov	r0, r3
 80073b0:	3714      	adds	r7, #20
 80073b2:	46bd      	mov	sp, r7
 80073b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b8:	4770      	bx	lr

080073ba <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80073ba:	b480      	push	{r7}
 80073bc:	b085      	sub	sp, #20
 80073be:	af00      	add	r7, sp, #0
 80073c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	68fa      	ldr	r2, [r7, #12]
 80073d0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80073d4:	f023 0303 	bic.w	r3, r3, #3
 80073d8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	68fa      	ldr	r2, [r7, #12]
 80073e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80073e8:	f043 0302 	orr.w	r3, r3, #2
 80073ec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80073ee:	2300      	movs	r3, #0
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3714      	adds	r7, #20
 80073f4:	46bd      	mov	sp, r7
 80073f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fa:	4770      	bx	lr

080073fc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b085      	sub	sp, #20
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	695b      	ldr	r3, [r3, #20]
 8007408:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	699b      	ldr	r3, [r3, #24]
 800740e:	68fa      	ldr	r2, [r7, #12]
 8007410:	4013      	ands	r3, r2
 8007412:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007414:	68fb      	ldr	r3, [r7, #12]
}
 8007416:	4618      	mov	r0, r3
 8007418:	3714      	adds	r7, #20
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr

08007422 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007422:	b480      	push	{r7}
 8007424:	b085      	sub	sp, #20
 8007426:	af00      	add	r7, sp, #0
 8007428:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007434:	699b      	ldr	r3, [r3, #24]
 8007436:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800743e:	69db      	ldr	r3, [r3, #28]
 8007440:	68ba      	ldr	r2, [r7, #8]
 8007442:	4013      	ands	r3, r2
 8007444:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	0c1b      	lsrs	r3, r3, #16
}
 800744a:	4618      	mov	r0, r3
 800744c:	3714      	adds	r7, #20
 800744e:	46bd      	mov	sp, r7
 8007450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007454:	4770      	bx	lr

08007456 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007456:	b480      	push	{r7}
 8007458:	b085      	sub	sp, #20
 800745a:	af00      	add	r7, sp, #0
 800745c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007468:	699b      	ldr	r3, [r3, #24]
 800746a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007472:	69db      	ldr	r3, [r3, #28]
 8007474:	68ba      	ldr	r2, [r7, #8]
 8007476:	4013      	ands	r3, r2
 8007478:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	b29b      	uxth	r3, r3
}
 800747e:	4618      	mov	r0, r3
 8007480:	3714      	adds	r7, #20
 8007482:	46bd      	mov	sp, r7
 8007484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007488:	4770      	bx	lr

0800748a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800748a:	b480      	push	{r7}
 800748c:	b085      	sub	sp, #20
 800748e:	af00      	add	r7, sp, #0
 8007490:	6078      	str	r0, [r7, #4]
 8007492:	460b      	mov	r3, r1
 8007494:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800749a:	78fb      	ldrb	r3, [r7, #3]
 800749c:	015a      	lsls	r2, r3, #5
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	4413      	add	r3, r2
 80074a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074b0:	695b      	ldr	r3, [r3, #20]
 80074b2:	68ba      	ldr	r2, [r7, #8]
 80074b4:	4013      	ands	r3, r2
 80074b6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80074b8:	68bb      	ldr	r3, [r7, #8]
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3714      	adds	r7, #20
 80074be:	46bd      	mov	sp, r7
 80074c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c4:	4770      	bx	lr

080074c6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80074c6:	b480      	push	{r7}
 80074c8:	b087      	sub	sp, #28
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	6078      	str	r0, [r7, #4]
 80074ce:	460b      	mov	r3, r1
 80074d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074dc:	691b      	ldr	r3, [r3, #16]
 80074de:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074e8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80074ea:	78fb      	ldrb	r3, [r7, #3]
 80074ec:	f003 030f 	and.w	r3, r3, #15
 80074f0:	68fa      	ldr	r2, [r7, #12]
 80074f2:	fa22 f303 	lsr.w	r3, r2, r3
 80074f6:	01db      	lsls	r3, r3, #7
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	693a      	ldr	r2, [r7, #16]
 80074fc:	4313      	orrs	r3, r2
 80074fe:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007500:	78fb      	ldrb	r3, [r7, #3]
 8007502:	015a      	lsls	r2, r3, #5
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	4413      	add	r3, r2
 8007508:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	693a      	ldr	r2, [r7, #16]
 8007510:	4013      	ands	r3, r2
 8007512:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007514:	68bb      	ldr	r3, [r7, #8]
}
 8007516:	4618      	mov	r0, r3
 8007518:	371c      	adds	r7, #28
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr

08007522 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007522:	b480      	push	{r7}
 8007524:	b083      	sub	sp, #12
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	695b      	ldr	r3, [r3, #20]
 800752e:	f003 0301 	and.w	r3, r3, #1
}
 8007532:	4618      	mov	r0, r3
 8007534:	370c      	adds	r7, #12
 8007536:	46bd      	mov	sp, r7
 8007538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753c:	4770      	bx	lr
	...

08007540 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007540:	b480      	push	{r7}
 8007542:	b085      	sub	sp, #20
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800755a:	4619      	mov	r1, r3
 800755c:	4b09      	ldr	r3, [pc, #36]	@ (8007584 <USB_ActivateSetup+0x44>)
 800755e:	4013      	ands	r3, r2
 8007560:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	68fa      	ldr	r2, [r7, #12]
 800756c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007570:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007574:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007576:	2300      	movs	r3, #0
}
 8007578:	4618      	mov	r0, r3
 800757a:	3714      	adds	r7, #20
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr
 8007584:	fffff800 	.word	0xfffff800

08007588 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007588:	b480      	push	{r7}
 800758a:	b087      	sub	sp, #28
 800758c:	af00      	add	r7, sp, #0
 800758e:	60f8      	str	r0, [r7, #12]
 8007590:	460b      	mov	r3, r1
 8007592:	607a      	str	r2, [r7, #4]
 8007594:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	333c      	adds	r3, #60	@ 0x3c
 800759e:	3304      	adds	r3, #4
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	4a26      	ldr	r2, [pc, #152]	@ (8007640 <USB_EP0_OutStart+0xb8>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d90a      	bls.n	80075c2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80075b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80075bc:	d101      	bne.n	80075c2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80075be:	2300      	movs	r3, #0
 80075c0:	e037      	b.n	8007632 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80075c2:	697b      	ldr	r3, [r7, #20]
 80075c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075c8:	461a      	mov	r2, r3
 80075ca:	2300      	movs	r3, #0
 80075cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80075ce:	697b      	ldr	r3, [r7, #20]
 80075d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075d4:	691b      	ldr	r3, [r3, #16]
 80075d6:	697a      	ldr	r2, [r7, #20]
 80075d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80075dc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80075e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075e8:	691b      	ldr	r3, [r3, #16]
 80075ea:	697a      	ldr	r2, [r7, #20]
 80075ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80075f0:	f043 0318 	orr.w	r3, r3, #24
 80075f4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075fc:	691b      	ldr	r3, [r3, #16]
 80075fe:	697a      	ldr	r2, [r7, #20]
 8007600:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007604:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007608:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800760a:	7afb      	ldrb	r3, [r7, #11]
 800760c:	2b01      	cmp	r3, #1
 800760e:	d10f      	bne.n	8007630 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007616:	461a      	mov	r2, r3
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	697a      	ldr	r2, [r7, #20]
 8007626:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800762a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800762e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007630:	2300      	movs	r3, #0
}
 8007632:	4618      	mov	r0, r3
 8007634:	371c      	adds	r7, #28
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr
 800763e:	bf00      	nop
 8007640:	4f54300a 	.word	0x4f54300a

08007644 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007644:	b480      	push	{r7}
 8007646:	b085      	sub	sp, #20
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800764c:	2300      	movs	r3, #0
 800764e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	3301      	adds	r3, #1
 8007654:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800765c:	d901      	bls.n	8007662 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800765e:	2303      	movs	r3, #3
 8007660:	e01b      	b.n	800769a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	691b      	ldr	r3, [r3, #16]
 8007666:	2b00      	cmp	r3, #0
 8007668:	daf2      	bge.n	8007650 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800766a:	2300      	movs	r3, #0
 800766c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	691b      	ldr	r3, [r3, #16]
 8007672:	f043 0201 	orr.w	r2, r3, #1
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	3301      	adds	r3, #1
 800767e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007686:	d901      	bls.n	800768c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007688:	2303      	movs	r3, #3
 800768a:	e006      	b.n	800769a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	691b      	ldr	r3, [r3, #16]
 8007690:	f003 0301 	and.w	r3, r3, #1
 8007694:	2b01      	cmp	r3, #1
 8007696:	d0f0      	beq.n	800767a <USB_CoreReset+0x36>

  return HAL_OK;
 8007698:	2300      	movs	r3, #0
}
 800769a:	4618      	mov	r0, r3
 800769c:	3714      	adds	r7, #20
 800769e:	46bd      	mov	sp, r7
 80076a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a4:	4770      	bx	lr
	...

080076a8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	460b      	mov	r3, r1
 80076b2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80076b4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80076b8:	f002 fcee 	bl	800a098 <USBD_static_malloc>
 80076bc:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d109      	bne.n	80076d8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	32b0      	adds	r2, #176	@ 0xb0
 80076ce:	2100      	movs	r1, #0
 80076d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80076d4:	2302      	movs	r3, #2
 80076d6:	e0d4      	b.n	8007882 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80076d8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80076dc:	2100      	movs	r1, #0
 80076de:	68f8      	ldr	r0, [r7, #12]
 80076e0:	f003 fc67 	bl	800afb2 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	32b0      	adds	r2, #176	@ 0xb0
 80076ee:	68f9      	ldr	r1, [r7, #12]
 80076f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	32b0      	adds	r2, #176	@ 0xb0
 80076fe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	7c1b      	ldrb	r3, [r3, #16]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d138      	bne.n	8007782 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007710:	4b5e      	ldr	r3, [pc, #376]	@ (800788c <USBD_CDC_Init+0x1e4>)
 8007712:	7819      	ldrb	r1, [r3, #0]
 8007714:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007718:	2202      	movs	r2, #2
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f002 fb99 	bl	8009e52 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007720:	4b5a      	ldr	r3, [pc, #360]	@ (800788c <USBD_CDC_Init+0x1e4>)
 8007722:	781b      	ldrb	r3, [r3, #0]
 8007724:	f003 020f 	and.w	r2, r3, #15
 8007728:	6879      	ldr	r1, [r7, #4]
 800772a:	4613      	mov	r3, r2
 800772c:	009b      	lsls	r3, r3, #2
 800772e:	4413      	add	r3, r2
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	440b      	add	r3, r1
 8007734:	3324      	adds	r3, #36	@ 0x24
 8007736:	2201      	movs	r2, #1
 8007738:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800773a:	4b55      	ldr	r3, [pc, #340]	@ (8007890 <USBD_CDC_Init+0x1e8>)
 800773c:	7819      	ldrb	r1, [r3, #0]
 800773e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007742:	2202      	movs	r2, #2
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f002 fb84 	bl	8009e52 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800774a:	4b51      	ldr	r3, [pc, #324]	@ (8007890 <USBD_CDC_Init+0x1e8>)
 800774c:	781b      	ldrb	r3, [r3, #0]
 800774e:	f003 020f 	and.w	r2, r3, #15
 8007752:	6879      	ldr	r1, [r7, #4]
 8007754:	4613      	mov	r3, r2
 8007756:	009b      	lsls	r3, r3, #2
 8007758:	4413      	add	r3, r2
 800775a:	009b      	lsls	r3, r3, #2
 800775c:	440b      	add	r3, r1
 800775e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007762:	2201      	movs	r2, #1
 8007764:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007766:	4b4b      	ldr	r3, [pc, #300]	@ (8007894 <USBD_CDC_Init+0x1ec>)
 8007768:	781b      	ldrb	r3, [r3, #0]
 800776a:	f003 020f 	and.w	r2, r3, #15
 800776e:	6879      	ldr	r1, [r7, #4]
 8007770:	4613      	mov	r3, r2
 8007772:	009b      	lsls	r3, r3, #2
 8007774:	4413      	add	r3, r2
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	440b      	add	r3, r1
 800777a:	3326      	adds	r3, #38	@ 0x26
 800777c:	2210      	movs	r2, #16
 800777e:	801a      	strh	r2, [r3, #0]
 8007780:	e035      	b.n	80077ee <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007782:	4b42      	ldr	r3, [pc, #264]	@ (800788c <USBD_CDC_Init+0x1e4>)
 8007784:	7819      	ldrb	r1, [r3, #0]
 8007786:	2340      	movs	r3, #64	@ 0x40
 8007788:	2202      	movs	r2, #2
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f002 fb61 	bl	8009e52 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007790:	4b3e      	ldr	r3, [pc, #248]	@ (800788c <USBD_CDC_Init+0x1e4>)
 8007792:	781b      	ldrb	r3, [r3, #0]
 8007794:	f003 020f 	and.w	r2, r3, #15
 8007798:	6879      	ldr	r1, [r7, #4]
 800779a:	4613      	mov	r3, r2
 800779c:	009b      	lsls	r3, r3, #2
 800779e:	4413      	add	r3, r2
 80077a0:	009b      	lsls	r3, r3, #2
 80077a2:	440b      	add	r3, r1
 80077a4:	3324      	adds	r3, #36	@ 0x24
 80077a6:	2201      	movs	r2, #1
 80077a8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80077aa:	4b39      	ldr	r3, [pc, #228]	@ (8007890 <USBD_CDC_Init+0x1e8>)
 80077ac:	7819      	ldrb	r1, [r3, #0]
 80077ae:	2340      	movs	r3, #64	@ 0x40
 80077b0:	2202      	movs	r2, #2
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f002 fb4d 	bl	8009e52 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80077b8:	4b35      	ldr	r3, [pc, #212]	@ (8007890 <USBD_CDC_Init+0x1e8>)
 80077ba:	781b      	ldrb	r3, [r3, #0]
 80077bc:	f003 020f 	and.w	r2, r3, #15
 80077c0:	6879      	ldr	r1, [r7, #4]
 80077c2:	4613      	mov	r3, r2
 80077c4:	009b      	lsls	r3, r3, #2
 80077c6:	4413      	add	r3, r2
 80077c8:	009b      	lsls	r3, r3, #2
 80077ca:	440b      	add	r3, r1
 80077cc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80077d0:	2201      	movs	r2, #1
 80077d2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80077d4:	4b2f      	ldr	r3, [pc, #188]	@ (8007894 <USBD_CDC_Init+0x1ec>)
 80077d6:	781b      	ldrb	r3, [r3, #0]
 80077d8:	f003 020f 	and.w	r2, r3, #15
 80077dc:	6879      	ldr	r1, [r7, #4]
 80077de:	4613      	mov	r3, r2
 80077e0:	009b      	lsls	r3, r3, #2
 80077e2:	4413      	add	r3, r2
 80077e4:	009b      	lsls	r3, r3, #2
 80077e6:	440b      	add	r3, r1
 80077e8:	3326      	adds	r3, #38	@ 0x26
 80077ea:	2210      	movs	r2, #16
 80077ec:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80077ee:	4b29      	ldr	r3, [pc, #164]	@ (8007894 <USBD_CDC_Init+0x1ec>)
 80077f0:	7819      	ldrb	r1, [r3, #0]
 80077f2:	2308      	movs	r3, #8
 80077f4:	2203      	movs	r2, #3
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f002 fb2b 	bl	8009e52 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80077fc:	4b25      	ldr	r3, [pc, #148]	@ (8007894 <USBD_CDC_Init+0x1ec>)
 80077fe:	781b      	ldrb	r3, [r3, #0]
 8007800:	f003 020f 	and.w	r2, r3, #15
 8007804:	6879      	ldr	r1, [r7, #4]
 8007806:	4613      	mov	r3, r2
 8007808:	009b      	lsls	r3, r3, #2
 800780a:	4413      	add	r3, r2
 800780c:	009b      	lsls	r3, r3, #2
 800780e:	440b      	add	r3, r1
 8007810:	3324      	adds	r3, #36	@ 0x24
 8007812:	2201      	movs	r2, #1
 8007814:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2200      	movs	r2, #0
 800781a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007824:	687a      	ldr	r2, [r7, #4]
 8007826:	33b0      	adds	r3, #176	@ 0xb0
 8007828:	009b      	lsls	r3, r3, #2
 800782a:	4413      	add	r3, r2
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	2200      	movs	r2, #0
 8007836:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2200      	movs	r2, #0
 800783e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007848:	2b00      	cmp	r3, #0
 800784a:	d101      	bne.n	8007850 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800784c:	2302      	movs	r3, #2
 800784e:	e018      	b.n	8007882 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	7c1b      	ldrb	r3, [r3, #16]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d10a      	bne.n	800786e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007858:	4b0d      	ldr	r3, [pc, #52]	@ (8007890 <USBD_CDC_Init+0x1e8>)
 800785a:	7819      	ldrb	r1, [r3, #0]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007862:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f002 fbe2 	bl	800a030 <USBD_LL_PrepareReceive>
 800786c:	e008      	b.n	8007880 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800786e:	4b08      	ldr	r3, [pc, #32]	@ (8007890 <USBD_CDC_Init+0x1e8>)
 8007870:	7819      	ldrb	r1, [r3, #0]
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007878:	2340      	movs	r3, #64	@ 0x40
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f002 fbd8 	bl	800a030 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007880:	2300      	movs	r3, #0
}
 8007882:	4618      	mov	r0, r3
 8007884:	3710      	adds	r7, #16
 8007886:	46bd      	mov	sp, r7
 8007888:	bd80      	pop	{r7, pc}
 800788a:	bf00      	nop
 800788c:	24000097 	.word	0x24000097
 8007890:	24000098 	.word	0x24000098
 8007894:	24000099 	.word	0x24000099

08007898 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b082      	sub	sp, #8
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
 80078a0:	460b      	mov	r3, r1
 80078a2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80078a4:	4b3a      	ldr	r3, [pc, #232]	@ (8007990 <USBD_CDC_DeInit+0xf8>)
 80078a6:	781b      	ldrb	r3, [r3, #0]
 80078a8:	4619      	mov	r1, r3
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f002 faf7 	bl	8009e9e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80078b0:	4b37      	ldr	r3, [pc, #220]	@ (8007990 <USBD_CDC_DeInit+0xf8>)
 80078b2:	781b      	ldrb	r3, [r3, #0]
 80078b4:	f003 020f 	and.w	r2, r3, #15
 80078b8:	6879      	ldr	r1, [r7, #4]
 80078ba:	4613      	mov	r3, r2
 80078bc:	009b      	lsls	r3, r3, #2
 80078be:	4413      	add	r3, r2
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	440b      	add	r3, r1
 80078c4:	3324      	adds	r3, #36	@ 0x24
 80078c6:	2200      	movs	r2, #0
 80078c8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80078ca:	4b32      	ldr	r3, [pc, #200]	@ (8007994 <USBD_CDC_DeInit+0xfc>)
 80078cc:	781b      	ldrb	r3, [r3, #0]
 80078ce:	4619      	mov	r1, r3
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f002 fae4 	bl	8009e9e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80078d6:	4b2f      	ldr	r3, [pc, #188]	@ (8007994 <USBD_CDC_DeInit+0xfc>)
 80078d8:	781b      	ldrb	r3, [r3, #0]
 80078da:	f003 020f 	and.w	r2, r3, #15
 80078de:	6879      	ldr	r1, [r7, #4]
 80078e0:	4613      	mov	r3, r2
 80078e2:	009b      	lsls	r3, r3, #2
 80078e4:	4413      	add	r3, r2
 80078e6:	009b      	lsls	r3, r3, #2
 80078e8:	440b      	add	r3, r1
 80078ea:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80078ee:	2200      	movs	r2, #0
 80078f0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80078f2:	4b29      	ldr	r3, [pc, #164]	@ (8007998 <USBD_CDC_DeInit+0x100>)
 80078f4:	781b      	ldrb	r3, [r3, #0]
 80078f6:	4619      	mov	r1, r3
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f002 fad0 	bl	8009e9e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80078fe:	4b26      	ldr	r3, [pc, #152]	@ (8007998 <USBD_CDC_DeInit+0x100>)
 8007900:	781b      	ldrb	r3, [r3, #0]
 8007902:	f003 020f 	and.w	r2, r3, #15
 8007906:	6879      	ldr	r1, [r7, #4]
 8007908:	4613      	mov	r3, r2
 800790a:	009b      	lsls	r3, r3, #2
 800790c:	4413      	add	r3, r2
 800790e:	009b      	lsls	r3, r3, #2
 8007910:	440b      	add	r3, r1
 8007912:	3324      	adds	r3, #36	@ 0x24
 8007914:	2200      	movs	r2, #0
 8007916:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8007918:	4b1f      	ldr	r3, [pc, #124]	@ (8007998 <USBD_CDC_DeInit+0x100>)
 800791a:	781b      	ldrb	r3, [r3, #0]
 800791c:	f003 020f 	and.w	r2, r3, #15
 8007920:	6879      	ldr	r1, [r7, #4]
 8007922:	4613      	mov	r3, r2
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	4413      	add	r3, r2
 8007928:	009b      	lsls	r3, r3, #2
 800792a:	440b      	add	r3, r1
 800792c:	3326      	adds	r3, #38	@ 0x26
 800792e:	2200      	movs	r2, #0
 8007930:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	32b0      	adds	r2, #176	@ 0xb0
 800793c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d01f      	beq.n	8007984 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800794a:	687a      	ldr	r2, [r7, #4]
 800794c:	33b0      	adds	r3, #176	@ 0xb0
 800794e:	009b      	lsls	r3, r3, #2
 8007950:	4413      	add	r3, r2
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	32b0      	adds	r2, #176	@ 0xb0
 8007962:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007966:	4618      	mov	r0, r3
 8007968:	f002 fba4 	bl	800a0b4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	32b0      	adds	r2, #176	@ 0xb0
 8007976:	2100      	movs	r1, #0
 8007978:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2200      	movs	r2, #0
 8007980:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007984:	2300      	movs	r3, #0
}
 8007986:	4618      	mov	r0, r3
 8007988:	3708      	adds	r7, #8
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}
 800798e:	bf00      	nop
 8007990:	24000097 	.word	0x24000097
 8007994:	24000098 	.word	0x24000098
 8007998:	24000099 	.word	0x24000099

0800799c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b086      	sub	sp, #24
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
 80079a4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	32b0      	adds	r2, #176	@ 0xb0
 80079b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079b4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80079b6:	2300      	movs	r3, #0
 80079b8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80079ba:	2300      	movs	r3, #0
 80079bc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80079be:	2300      	movs	r3, #0
 80079c0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d101      	bne.n	80079cc <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80079c8:	2303      	movs	r3, #3
 80079ca:	e0bf      	b.n	8007b4c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	781b      	ldrb	r3, [r3, #0]
 80079d0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d050      	beq.n	8007a7a <USBD_CDC_Setup+0xde>
 80079d8:	2b20      	cmp	r3, #32
 80079da:	f040 80af 	bne.w	8007b3c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	88db      	ldrh	r3, [r3, #6]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d03a      	beq.n	8007a5c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	781b      	ldrb	r3, [r3, #0]
 80079ea:	b25b      	sxtb	r3, r3
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	da1b      	bge.n	8007a28 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80079f6:	687a      	ldr	r2, [r7, #4]
 80079f8:	33b0      	adds	r3, #176	@ 0xb0
 80079fa:	009b      	lsls	r3, r3, #2
 80079fc:	4413      	add	r3, r2
 80079fe:	685b      	ldr	r3, [r3, #4]
 8007a00:	689b      	ldr	r3, [r3, #8]
 8007a02:	683a      	ldr	r2, [r7, #0]
 8007a04:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007a06:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007a08:	683a      	ldr	r2, [r7, #0]
 8007a0a:	88d2      	ldrh	r2, [r2, #6]
 8007a0c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	88db      	ldrh	r3, [r3, #6]
 8007a12:	2b07      	cmp	r3, #7
 8007a14:	bf28      	it	cs
 8007a16:	2307      	movcs	r3, #7
 8007a18:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	89fa      	ldrh	r2, [r7, #14]
 8007a1e:	4619      	mov	r1, r3
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f001 fdbd 	bl	80095a0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007a26:	e090      	b.n	8007b4a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	785a      	ldrb	r2, [r3, #1]
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	88db      	ldrh	r3, [r3, #6]
 8007a36:	2b3f      	cmp	r3, #63	@ 0x3f
 8007a38:	d803      	bhi.n	8007a42 <USBD_CDC_Setup+0xa6>
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	88db      	ldrh	r3, [r3, #6]
 8007a3e:	b2da      	uxtb	r2, r3
 8007a40:	e000      	b.n	8007a44 <USBD_CDC_Setup+0xa8>
 8007a42:	2240      	movs	r2, #64	@ 0x40
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007a4a:	6939      	ldr	r1, [r7, #16]
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007a52:	461a      	mov	r2, r3
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	f001 fdcf 	bl	80095f8 <USBD_CtlPrepareRx>
      break;
 8007a5a:	e076      	b.n	8007b4a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007a62:	687a      	ldr	r2, [r7, #4]
 8007a64:	33b0      	adds	r3, #176	@ 0xb0
 8007a66:	009b      	lsls	r3, r3, #2
 8007a68:	4413      	add	r3, r2
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	689b      	ldr	r3, [r3, #8]
 8007a6e:	683a      	ldr	r2, [r7, #0]
 8007a70:	7850      	ldrb	r0, [r2, #1]
 8007a72:	2200      	movs	r2, #0
 8007a74:	6839      	ldr	r1, [r7, #0]
 8007a76:	4798      	blx	r3
      break;
 8007a78:	e067      	b.n	8007b4a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	785b      	ldrb	r3, [r3, #1]
 8007a7e:	2b0b      	cmp	r3, #11
 8007a80:	d851      	bhi.n	8007b26 <USBD_CDC_Setup+0x18a>
 8007a82:	a201      	add	r2, pc, #4	@ (adr r2, 8007a88 <USBD_CDC_Setup+0xec>)
 8007a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a88:	08007ab9 	.word	0x08007ab9
 8007a8c:	08007b35 	.word	0x08007b35
 8007a90:	08007b27 	.word	0x08007b27
 8007a94:	08007b27 	.word	0x08007b27
 8007a98:	08007b27 	.word	0x08007b27
 8007a9c:	08007b27 	.word	0x08007b27
 8007aa0:	08007b27 	.word	0x08007b27
 8007aa4:	08007b27 	.word	0x08007b27
 8007aa8:	08007b27 	.word	0x08007b27
 8007aac:	08007b27 	.word	0x08007b27
 8007ab0:	08007ae3 	.word	0x08007ae3
 8007ab4:	08007b0d 	.word	0x08007b0d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007abe:	b2db      	uxtb	r3, r3
 8007ac0:	2b03      	cmp	r3, #3
 8007ac2:	d107      	bne.n	8007ad4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007ac4:	f107 030a 	add.w	r3, r7, #10
 8007ac8:	2202      	movs	r2, #2
 8007aca:	4619      	mov	r1, r3
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	f001 fd67 	bl	80095a0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007ad2:	e032      	b.n	8007b3a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007ad4:	6839      	ldr	r1, [r7, #0]
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f001 fce5 	bl	80094a6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007adc:	2303      	movs	r3, #3
 8007ade:	75fb      	strb	r3, [r7, #23]
          break;
 8007ae0:	e02b      	b.n	8007b3a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ae8:	b2db      	uxtb	r3, r3
 8007aea:	2b03      	cmp	r3, #3
 8007aec:	d107      	bne.n	8007afe <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007aee:	f107 030d 	add.w	r3, r7, #13
 8007af2:	2201      	movs	r2, #1
 8007af4:	4619      	mov	r1, r3
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f001 fd52 	bl	80095a0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007afc:	e01d      	b.n	8007b3a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007afe:	6839      	ldr	r1, [r7, #0]
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f001 fcd0 	bl	80094a6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b06:	2303      	movs	r3, #3
 8007b08:	75fb      	strb	r3, [r7, #23]
          break;
 8007b0a:	e016      	b.n	8007b3a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	2b03      	cmp	r3, #3
 8007b16:	d00f      	beq.n	8007b38 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007b18:	6839      	ldr	r1, [r7, #0]
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f001 fcc3 	bl	80094a6 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b20:	2303      	movs	r3, #3
 8007b22:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007b24:	e008      	b.n	8007b38 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007b26:	6839      	ldr	r1, [r7, #0]
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f001 fcbc 	bl	80094a6 <USBD_CtlError>
          ret = USBD_FAIL;
 8007b2e:	2303      	movs	r3, #3
 8007b30:	75fb      	strb	r3, [r7, #23]
          break;
 8007b32:	e002      	b.n	8007b3a <USBD_CDC_Setup+0x19e>
          break;
 8007b34:	bf00      	nop
 8007b36:	e008      	b.n	8007b4a <USBD_CDC_Setup+0x1ae>
          break;
 8007b38:	bf00      	nop
      }
      break;
 8007b3a:	e006      	b.n	8007b4a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007b3c:	6839      	ldr	r1, [r7, #0]
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f001 fcb1 	bl	80094a6 <USBD_CtlError>
      ret = USBD_FAIL;
 8007b44:	2303      	movs	r3, #3
 8007b46:	75fb      	strb	r3, [r7, #23]
      break;
 8007b48:	bf00      	nop
  }

  return (uint8_t)ret;
 8007b4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	3718      	adds	r7, #24
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}

08007b54 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b084      	sub	sp, #16
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	460b      	mov	r3, r1
 8007b5e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007b66:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	32b0      	adds	r2, #176	@ 0xb0
 8007b72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d101      	bne.n	8007b7e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007b7a:	2303      	movs	r3, #3
 8007b7c:	e065      	b.n	8007c4a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	32b0      	adds	r2, #176	@ 0xb0
 8007b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b8c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007b8e:	78fb      	ldrb	r3, [r7, #3]
 8007b90:	f003 020f 	and.w	r2, r3, #15
 8007b94:	6879      	ldr	r1, [r7, #4]
 8007b96:	4613      	mov	r3, r2
 8007b98:	009b      	lsls	r3, r3, #2
 8007b9a:	4413      	add	r3, r2
 8007b9c:	009b      	lsls	r3, r3, #2
 8007b9e:	440b      	add	r3, r1
 8007ba0:	3318      	adds	r3, #24
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d02f      	beq.n	8007c08 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007ba8:	78fb      	ldrb	r3, [r7, #3]
 8007baa:	f003 020f 	and.w	r2, r3, #15
 8007bae:	6879      	ldr	r1, [r7, #4]
 8007bb0:	4613      	mov	r3, r2
 8007bb2:	009b      	lsls	r3, r3, #2
 8007bb4:	4413      	add	r3, r2
 8007bb6:	009b      	lsls	r3, r3, #2
 8007bb8:	440b      	add	r3, r1
 8007bba:	3318      	adds	r3, #24
 8007bbc:	681a      	ldr	r2, [r3, #0]
 8007bbe:	78fb      	ldrb	r3, [r7, #3]
 8007bc0:	f003 010f 	and.w	r1, r3, #15
 8007bc4:	68f8      	ldr	r0, [r7, #12]
 8007bc6:	460b      	mov	r3, r1
 8007bc8:	00db      	lsls	r3, r3, #3
 8007bca:	440b      	add	r3, r1
 8007bcc:	009b      	lsls	r3, r3, #2
 8007bce:	4403      	add	r3, r0
 8007bd0:	331c      	adds	r3, #28
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	fbb2 f1f3 	udiv	r1, r2, r3
 8007bd8:	fb01 f303 	mul.w	r3, r1, r3
 8007bdc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d112      	bne.n	8007c08 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007be2:	78fb      	ldrb	r3, [r7, #3]
 8007be4:	f003 020f 	and.w	r2, r3, #15
 8007be8:	6879      	ldr	r1, [r7, #4]
 8007bea:	4613      	mov	r3, r2
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	4413      	add	r3, r2
 8007bf0:	009b      	lsls	r3, r3, #2
 8007bf2:	440b      	add	r3, r1
 8007bf4:	3318      	adds	r3, #24
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007bfa:	78f9      	ldrb	r1, [r7, #3]
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	2200      	movs	r2, #0
 8007c00:	6878      	ldr	r0, [r7, #4]
 8007c02:	f002 f9f4 	bl	8009fee <USBD_LL_Transmit>
 8007c06:	e01f      	b.n	8007c48 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007c16:	687a      	ldr	r2, [r7, #4]
 8007c18:	33b0      	adds	r3, #176	@ 0xb0
 8007c1a:	009b      	lsls	r3, r3, #2
 8007c1c:	4413      	add	r3, r2
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	691b      	ldr	r3, [r3, #16]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d010      	beq.n	8007c48 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007c2c:	687a      	ldr	r2, [r7, #4]
 8007c2e:	33b0      	adds	r3, #176	@ 0xb0
 8007c30:	009b      	lsls	r3, r3, #2
 8007c32:	4413      	add	r3, r2
 8007c34:	685b      	ldr	r3, [r3, #4]
 8007c36:	691b      	ldr	r3, [r3, #16]
 8007c38:	68ba      	ldr	r2, [r7, #8]
 8007c3a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8007c3e:	68ba      	ldr	r2, [r7, #8]
 8007c40:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007c44:	78fa      	ldrb	r2, [r7, #3]
 8007c46:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007c48:	2300      	movs	r3, #0
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	3710      	adds	r7, #16
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}

08007c52 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c52:	b580      	push	{r7, lr}
 8007c54:	b084      	sub	sp, #16
 8007c56:	af00      	add	r7, sp, #0
 8007c58:	6078      	str	r0, [r7, #4]
 8007c5a:	460b      	mov	r3, r1
 8007c5c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	32b0      	adds	r2, #176	@ 0xb0
 8007c68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c6c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	32b0      	adds	r2, #176	@ 0xb0
 8007c78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d101      	bne.n	8007c84 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007c80:	2303      	movs	r3, #3
 8007c82:	e01a      	b.n	8007cba <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007c84:	78fb      	ldrb	r3, [r7, #3]
 8007c86:	4619      	mov	r1, r3
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f002 f9f2 	bl	800a072 <USBD_LL_GetRxDataSize>
 8007c8e:	4602      	mov	r2, r0
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	33b0      	adds	r3, #176	@ 0xb0
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	4413      	add	r3, r2
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	68db      	ldr	r3, [r3, #12]
 8007ca8:	68fa      	ldr	r2, [r7, #12]
 8007caa:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007cae:	68fa      	ldr	r2, [r7, #12]
 8007cb0:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007cb4:	4611      	mov	r1, r2
 8007cb6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007cb8:	2300      	movs	r3, #0
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3710      	adds	r7, #16
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}

08007cc2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007cc2:	b580      	push	{r7, lr}
 8007cc4:	b084      	sub	sp, #16
 8007cc6:	af00      	add	r7, sp, #0
 8007cc8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	32b0      	adds	r2, #176	@ 0xb0
 8007cd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cd8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d101      	bne.n	8007ce4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007ce0:	2303      	movs	r3, #3
 8007ce2:	e024      	b.n	8007d2e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007cea:	687a      	ldr	r2, [r7, #4]
 8007cec:	33b0      	adds	r3, #176	@ 0xb0
 8007cee:	009b      	lsls	r3, r3, #2
 8007cf0:	4413      	add	r3, r2
 8007cf2:	685b      	ldr	r3, [r3, #4]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d019      	beq.n	8007d2c <USBD_CDC_EP0_RxReady+0x6a>
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007cfe:	2bff      	cmp	r3, #255	@ 0xff
 8007d00:	d014      	beq.n	8007d2c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d08:	687a      	ldr	r2, [r7, #4]
 8007d0a:	33b0      	adds	r3, #176	@ 0xb0
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	4413      	add	r3, r2
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	68fa      	ldr	r2, [r7, #12]
 8007d16:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007d1a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007d1c:	68fa      	ldr	r2, [r7, #12]
 8007d1e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007d22:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	22ff      	movs	r2, #255	@ 0xff
 8007d28:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007d2c:	2300      	movs	r3, #0
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3710      	adds	r7, #16
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}
	...

08007d38 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b086      	sub	sp, #24
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007d40:	2182      	movs	r1, #130	@ 0x82
 8007d42:	4818      	ldr	r0, [pc, #96]	@ (8007da4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007d44:	f000 fd4f 	bl	80087e6 <USBD_GetEpDesc>
 8007d48:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007d4a:	2101      	movs	r1, #1
 8007d4c:	4815      	ldr	r0, [pc, #84]	@ (8007da4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007d4e:	f000 fd4a 	bl	80087e6 <USBD_GetEpDesc>
 8007d52:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007d54:	2181      	movs	r1, #129	@ 0x81
 8007d56:	4813      	ldr	r0, [pc, #76]	@ (8007da4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007d58:	f000 fd45 	bl	80087e6 <USBD_GetEpDesc>
 8007d5c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d002      	beq.n	8007d6a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	2210      	movs	r2, #16
 8007d68:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d006      	beq.n	8007d7e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	2200      	movs	r2, #0
 8007d74:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d78:	711a      	strb	r2, [r3, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d006      	beq.n	8007d92 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	2200      	movs	r2, #0
 8007d88:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d8c:	711a      	strb	r2, [r3, #4]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2243      	movs	r2, #67	@ 0x43
 8007d96:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007d98:	4b02      	ldr	r3, [pc, #8]	@ (8007da4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3718      	adds	r7, #24
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}
 8007da2:	bf00      	nop
 8007da4:	24000054 	.word	0x24000054

08007da8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b086      	sub	sp, #24
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007db0:	2182      	movs	r1, #130	@ 0x82
 8007db2:	4818      	ldr	r0, [pc, #96]	@ (8007e14 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007db4:	f000 fd17 	bl	80087e6 <USBD_GetEpDesc>
 8007db8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007dba:	2101      	movs	r1, #1
 8007dbc:	4815      	ldr	r0, [pc, #84]	@ (8007e14 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007dbe:	f000 fd12 	bl	80087e6 <USBD_GetEpDesc>
 8007dc2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007dc4:	2181      	movs	r1, #129	@ 0x81
 8007dc6:	4813      	ldr	r0, [pc, #76]	@ (8007e14 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007dc8:	f000 fd0d 	bl	80087e6 <USBD_GetEpDesc>
 8007dcc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d002      	beq.n	8007dda <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	2210      	movs	r2, #16
 8007dd8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d006      	beq.n	8007dee <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	2200      	movs	r2, #0
 8007de4:	711a      	strb	r2, [r3, #4]
 8007de6:	2200      	movs	r2, #0
 8007de8:	f042 0202 	orr.w	r2, r2, #2
 8007dec:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d006      	beq.n	8007e02 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	2200      	movs	r2, #0
 8007df8:	711a      	strb	r2, [r3, #4]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f042 0202 	orr.w	r2, r2, #2
 8007e00:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2243      	movs	r2, #67	@ 0x43
 8007e06:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007e08:	4b02      	ldr	r3, [pc, #8]	@ (8007e14 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	3718      	adds	r7, #24
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}
 8007e12:	bf00      	nop
 8007e14:	24000054 	.word	0x24000054

08007e18 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b086      	sub	sp, #24
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e20:	2182      	movs	r1, #130	@ 0x82
 8007e22:	4818      	ldr	r0, [pc, #96]	@ (8007e84 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007e24:	f000 fcdf 	bl	80087e6 <USBD_GetEpDesc>
 8007e28:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e2a:	2101      	movs	r1, #1
 8007e2c:	4815      	ldr	r0, [pc, #84]	@ (8007e84 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007e2e:	f000 fcda 	bl	80087e6 <USBD_GetEpDesc>
 8007e32:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e34:	2181      	movs	r1, #129	@ 0x81
 8007e36:	4813      	ldr	r0, [pc, #76]	@ (8007e84 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007e38:	f000 fcd5 	bl	80087e6 <USBD_GetEpDesc>
 8007e3c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d002      	beq.n	8007e4a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007e44:	697b      	ldr	r3, [r7, #20]
 8007e46:	2210      	movs	r2, #16
 8007e48:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d006      	beq.n	8007e5e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e50:	693b      	ldr	r3, [r7, #16]
 8007e52:	2200      	movs	r2, #0
 8007e54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e58:	711a      	strb	r2, [r3, #4]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d006      	beq.n	8007e72 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2200      	movs	r2, #0
 8007e68:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e6c:	711a      	strb	r2, [r3, #4]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2243      	movs	r2, #67	@ 0x43
 8007e76:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007e78:	4b02      	ldr	r3, [pc, #8]	@ (8007e84 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3718      	adds	r7, #24
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
 8007e82:	bf00      	nop
 8007e84:	24000054 	.word	0x24000054

08007e88 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b083      	sub	sp, #12
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	220a      	movs	r2, #10
 8007e94:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007e96:	4b03      	ldr	r3, [pc, #12]	@ (8007ea4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	370c      	adds	r7, #12
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr
 8007ea4:	24000010 	.word	0x24000010

08007ea8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b083      	sub	sp, #12
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d101      	bne.n	8007ebc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007eb8:	2303      	movs	r3, #3
 8007eba:	e009      	b.n	8007ed0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	33b0      	adds	r3, #176	@ 0xb0
 8007ec6:	009b      	lsls	r3, r3, #2
 8007ec8:	4413      	add	r3, r2
 8007eca:	683a      	ldr	r2, [r7, #0]
 8007ecc:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007ece:	2300      	movs	r3, #0
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	370c      	adds	r7, #12
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr

08007edc <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b087      	sub	sp, #28
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	60f8      	str	r0, [r7, #12]
 8007ee4:	60b9      	str	r1, [r7, #8]
 8007ee6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	32b0      	adds	r2, #176	@ 0xb0
 8007ef2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ef6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d101      	bne.n	8007f02 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007efe:	2303      	movs	r3, #3
 8007f00:	e008      	b.n	8007f14 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	68ba      	ldr	r2, [r7, #8]
 8007f06:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	687a      	ldr	r2, [r7, #4]
 8007f0e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007f12:	2300      	movs	r3, #0
}
 8007f14:	4618      	mov	r0, r3
 8007f16:	371c      	adds	r7, #28
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1e:	4770      	bx	lr

08007f20 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007f20:	b480      	push	{r7}
 8007f22:	b085      	sub	sp, #20
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
 8007f28:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	32b0      	adds	r2, #176	@ 0xb0
 8007f34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f38:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d101      	bne.n	8007f44 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007f40:	2303      	movs	r3, #3
 8007f42:	e004      	b.n	8007f4e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	683a      	ldr	r2, [r7, #0]
 8007f48:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007f4c:	2300      	movs	r3, #0
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3714      	adds	r7, #20
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr
	...

08007f5c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b084      	sub	sp, #16
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	32b0      	adds	r2, #176	@ 0xb0
 8007f6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f72:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8007f74:	2301      	movs	r3, #1
 8007f76:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d101      	bne.n	8007f82 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007f7e:	2303      	movs	r3, #3
 8007f80:	e025      	b.n	8007fce <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d11f      	bne.n	8007fcc <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	2201      	movs	r2, #1
 8007f90:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007f94:	4b10      	ldr	r3, [pc, #64]	@ (8007fd8 <USBD_CDC_TransmitPacket+0x7c>)
 8007f96:	781b      	ldrb	r3, [r3, #0]
 8007f98:	f003 020f 	and.w	r2, r3, #15
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	4613      	mov	r3, r2
 8007fa6:	009b      	lsls	r3, r3, #2
 8007fa8:	4413      	add	r3, r2
 8007faa:	009b      	lsls	r3, r3, #2
 8007fac:	4403      	add	r3, r0
 8007fae:	3318      	adds	r3, #24
 8007fb0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007fb2:	4b09      	ldr	r3, [pc, #36]	@ (8007fd8 <USBD_CDC_TransmitPacket+0x7c>)
 8007fb4:	7819      	ldrb	r1, [r3, #0]
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f002 f813 	bl	8009fee <USBD_LL_Transmit>

    ret = USBD_OK;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	3710      	adds	r7, #16
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}
 8007fd6:	bf00      	nop
 8007fd8:	24000097 	.word	0x24000097

08007fdc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	32b0      	adds	r2, #176	@ 0xb0
 8007fee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ff2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	32b0      	adds	r2, #176	@ 0xb0
 8007ffe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d101      	bne.n	800800a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008006:	2303      	movs	r3, #3
 8008008:	e018      	b.n	800803c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	7c1b      	ldrb	r3, [r3, #16]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d10a      	bne.n	8008028 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008012:	4b0c      	ldr	r3, [pc, #48]	@ (8008044 <USBD_CDC_ReceivePacket+0x68>)
 8008014:	7819      	ldrb	r1, [r3, #0]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800801c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008020:	6878      	ldr	r0, [r7, #4]
 8008022:	f002 f805 	bl	800a030 <USBD_LL_PrepareReceive>
 8008026:	e008      	b.n	800803a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008028:	4b06      	ldr	r3, [pc, #24]	@ (8008044 <USBD_CDC_ReceivePacket+0x68>)
 800802a:	7819      	ldrb	r1, [r3, #0]
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008032:	2340      	movs	r3, #64	@ 0x40
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f001 fffb 	bl	800a030 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800803a:	2300      	movs	r3, #0
}
 800803c:	4618      	mov	r0, r3
 800803e:	3710      	adds	r7, #16
 8008040:	46bd      	mov	sp, r7
 8008042:	bd80      	pop	{r7, pc}
 8008044:	24000098 	.word	0x24000098

08008048 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b086      	sub	sp, #24
 800804c:	af00      	add	r7, sp, #0
 800804e:	60f8      	str	r0, [r7, #12]
 8008050:	60b9      	str	r1, [r7, #8]
 8008052:	4613      	mov	r3, r2
 8008054:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d101      	bne.n	8008060 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800805c:	2303      	movs	r3, #3
 800805e:	e01f      	b.n	80080a0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2200      	movs	r2, #0
 8008064:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2200      	movs	r2, #0
 800806c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2200      	movs	r2, #0
 8008074:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d003      	beq.n	8008086 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	68ba      	ldr	r2, [r7, #8]
 8008082:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2201      	movs	r2, #1
 800808a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	79fa      	ldrb	r2, [r7, #7]
 8008092:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008094:	68f8      	ldr	r0, [r7, #12]
 8008096:	f001 fe71 	bl	8009d7c <USBD_LL_Init>
 800809a:	4603      	mov	r3, r0
 800809c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800809e:	7dfb      	ldrb	r3, [r7, #23]
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	3718      	adds	r7, #24
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}

080080a8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b084      	sub	sp, #16
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
 80080b0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80080b2:	2300      	movs	r3, #0
 80080b4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d101      	bne.n	80080c0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80080bc:	2303      	movs	r3, #3
 80080be:	e025      	b.n	800810c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	683a      	ldr	r2, [r7, #0]
 80080c4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	32ae      	adds	r2, #174	@ 0xae
 80080d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d00f      	beq.n	80080fc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	32ae      	adds	r2, #174	@ 0xae
 80080e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080ec:	f107 020e 	add.w	r2, r7, #14
 80080f0:	4610      	mov	r0, r2
 80080f2:	4798      	blx	r3
 80080f4:	4602      	mov	r2, r0
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008102:	1c5a      	adds	r2, r3, #1
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800810a:	2300      	movs	r3, #0
}
 800810c:	4618      	mov	r0, r3
 800810e:	3710      	adds	r7, #16
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}

08008114 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b082      	sub	sp, #8
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f001 fe7d 	bl	8009e1c <USBD_LL_Start>
 8008122:	4603      	mov	r3, r0
}
 8008124:	4618      	mov	r0, r3
 8008126:	3708      	adds	r7, #8
 8008128:	46bd      	mov	sp, r7
 800812a:	bd80      	pop	{r7, pc}

0800812c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800812c:	b480      	push	{r7}
 800812e:	b083      	sub	sp, #12
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008134:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008136:	4618      	mov	r0, r3
 8008138:	370c      	adds	r7, #12
 800813a:	46bd      	mov	sp, r7
 800813c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008140:	4770      	bx	lr

08008142 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008142:	b580      	push	{r7, lr}
 8008144:	b084      	sub	sp, #16
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
 800814a:	460b      	mov	r3, r1
 800814c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800814e:	2300      	movs	r3, #0
 8008150:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008158:	2b00      	cmp	r3, #0
 800815a:	d009      	beq.n	8008170 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	78fa      	ldrb	r2, [r7, #3]
 8008166:	4611      	mov	r1, r2
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	4798      	blx	r3
 800816c:	4603      	mov	r3, r0
 800816e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008170:	7bfb      	ldrb	r3, [r7, #15]
}
 8008172:	4618      	mov	r0, r3
 8008174:	3710      	adds	r7, #16
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}

0800817a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800817a:	b580      	push	{r7, lr}
 800817c:	b084      	sub	sp, #16
 800817e:	af00      	add	r7, sp, #0
 8008180:	6078      	str	r0, [r7, #4]
 8008182:	460b      	mov	r3, r1
 8008184:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008186:	2300      	movs	r3, #0
 8008188:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	78fa      	ldrb	r2, [r7, #3]
 8008194:	4611      	mov	r1, r2
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	4798      	blx	r3
 800819a:	4603      	mov	r3, r0
 800819c:	2b00      	cmp	r3, #0
 800819e:	d001      	beq.n	80081a4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80081a0:	2303      	movs	r3, #3
 80081a2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80081a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3710      	adds	r7, #16
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}

080081ae <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80081ae:	b580      	push	{r7, lr}
 80081b0:	b084      	sub	sp, #16
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	6078      	str	r0, [r7, #4]
 80081b6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80081be:	6839      	ldr	r1, [r7, #0]
 80081c0:	4618      	mov	r0, r3
 80081c2:	f001 f936 	bl	8009432 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2201      	movs	r2, #1
 80081ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80081d4:	461a      	mov	r2, r3
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80081e2:	f003 031f 	and.w	r3, r3, #31
 80081e6:	2b02      	cmp	r3, #2
 80081e8:	d01a      	beq.n	8008220 <USBD_LL_SetupStage+0x72>
 80081ea:	2b02      	cmp	r3, #2
 80081ec:	d822      	bhi.n	8008234 <USBD_LL_SetupStage+0x86>
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d002      	beq.n	80081f8 <USBD_LL_SetupStage+0x4a>
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	d00a      	beq.n	800820c <USBD_LL_SetupStage+0x5e>
 80081f6:	e01d      	b.n	8008234 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80081fe:	4619      	mov	r1, r3
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f000 fb63 	bl	80088cc <USBD_StdDevReq>
 8008206:	4603      	mov	r3, r0
 8008208:	73fb      	strb	r3, [r7, #15]
      break;
 800820a:	e020      	b.n	800824e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008212:	4619      	mov	r1, r3
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f000 fbcb 	bl	80089b0 <USBD_StdItfReq>
 800821a:	4603      	mov	r3, r0
 800821c:	73fb      	strb	r3, [r7, #15]
      break;
 800821e:	e016      	b.n	800824e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008226:	4619      	mov	r1, r3
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f000 fc2d 	bl	8008a88 <USBD_StdEPReq>
 800822e:	4603      	mov	r3, r0
 8008230:	73fb      	strb	r3, [r7, #15]
      break;
 8008232:	e00c      	b.n	800824e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800823a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800823e:	b2db      	uxtb	r3, r3
 8008240:	4619      	mov	r1, r3
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f001 fe4a 	bl	8009edc <USBD_LL_StallEP>
 8008248:	4603      	mov	r3, r0
 800824a:	73fb      	strb	r3, [r7, #15]
      break;
 800824c:	bf00      	nop
  }

  return ret;
 800824e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008250:	4618      	mov	r0, r3
 8008252:	3710      	adds	r7, #16
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}

08008258 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b086      	sub	sp, #24
 800825c:	af00      	add	r7, sp, #0
 800825e:	60f8      	str	r0, [r7, #12]
 8008260:	460b      	mov	r3, r1
 8008262:	607a      	str	r2, [r7, #4]
 8008264:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008266:	2300      	movs	r3, #0
 8008268:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800826a:	7afb      	ldrb	r3, [r7, #11]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d16e      	bne.n	800834e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008276:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800827e:	2b03      	cmp	r3, #3
 8008280:	f040 8098 	bne.w	80083b4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008284:	693b      	ldr	r3, [r7, #16]
 8008286:	689a      	ldr	r2, [r3, #8]
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	68db      	ldr	r3, [r3, #12]
 800828c:	429a      	cmp	r2, r3
 800828e:	d913      	bls.n	80082b8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	689a      	ldr	r2, [r3, #8]
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	1ad2      	subs	r2, r2, r3
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	68da      	ldr	r2, [r3, #12]
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	689b      	ldr	r3, [r3, #8]
 80082a6:	4293      	cmp	r3, r2
 80082a8:	bf28      	it	cs
 80082aa:	4613      	movcs	r3, r2
 80082ac:	461a      	mov	r2, r3
 80082ae:	6879      	ldr	r1, [r7, #4]
 80082b0:	68f8      	ldr	r0, [r7, #12]
 80082b2:	f001 f9be 	bl	8009632 <USBD_CtlContinueRx>
 80082b6:	e07d      	b.n	80083b4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80082be:	f003 031f 	and.w	r3, r3, #31
 80082c2:	2b02      	cmp	r3, #2
 80082c4:	d014      	beq.n	80082f0 <USBD_LL_DataOutStage+0x98>
 80082c6:	2b02      	cmp	r3, #2
 80082c8:	d81d      	bhi.n	8008306 <USBD_LL_DataOutStage+0xae>
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d002      	beq.n	80082d4 <USBD_LL_DataOutStage+0x7c>
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	d003      	beq.n	80082da <USBD_LL_DataOutStage+0x82>
 80082d2:	e018      	b.n	8008306 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80082d4:	2300      	movs	r3, #0
 80082d6:	75bb      	strb	r3, [r7, #22]
            break;
 80082d8:	e018      	b.n	800830c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80082e0:	b2db      	uxtb	r3, r3
 80082e2:	4619      	mov	r1, r3
 80082e4:	68f8      	ldr	r0, [r7, #12]
 80082e6:	f000 fa64 	bl	80087b2 <USBD_CoreFindIF>
 80082ea:	4603      	mov	r3, r0
 80082ec:	75bb      	strb	r3, [r7, #22]
            break;
 80082ee:	e00d      	b.n	800830c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80082f6:	b2db      	uxtb	r3, r3
 80082f8:	4619      	mov	r1, r3
 80082fa:	68f8      	ldr	r0, [r7, #12]
 80082fc:	f000 fa66 	bl	80087cc <USBD_CoreFindEP>
 8008300:	4603      	mov	r3, r0
 8008302:	75bb      	strb	r3, [r7, #22]
            break;
 8008304:	e002      	b.n	800830c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008306:	2300      	movs	r3, #0
 8008308:	75bb      	strb	r3, [r7, #22]
            break;
 800830a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800830c:	7dbb      	ldrb	r3, [r7, #22]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d119      	bne.n	8008346 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008318:	b2db      	uxtb	r3, r3
 800831a:	2b03      	cmp	r3, #3
 800831c:	d113      	bne.n	8008346 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800831e:	7dba      	ldrb	r2, [r7, #22]
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	32ae      	adds	r2, #174	@ 0xae
 8008324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008328:	691b      	ldr	r3, [r3, #16]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d00b      	beq.n	8008346 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800832e:	7dba      	ldrb	r2, [r7, #22]
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008336:	7dba      	ldrb	r2, [r7, #22]
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	32ae      	adds	r2, #174	@ 0xae
 800833c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008340:	691b      	ldr	r3, [r3, #16]
 8008342:	68f8      	ldr	r0, [r7, #12]
 8008344:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008346:	68f8      	ldr	r0, [r7, #12]
 8008348:	f001 f984 	bl	8009654 <USBD_CtlSendStatus>
 800834c:	e032      	b.n	80083b4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800834e:	7afb      	ldrb	r3, [r7, #11]
 8008350:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008354:	b2db      	uxtb	r3, r3
 8008356:	4619      	mov	r1, r3
 8008358:	68f8      	ldr	r0, [r7, #12]
 800835a:	f000 fa37 	bl	80087cc <USBD_CoreFindEP>
 800835e:	4603      	mov	r3, r0
 8008360:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008362:	7dbb      	ldrb	r3, [r7, #22]
 8008364:	2bff      	cmp	r3, #255	@ 0xff
 8008366:	d025      	beq.n	80083b4 <USBD_LL_DataOutStage+0x15c>
 8008368:	7dbb      	ldrb	r3, [r7, #22]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d122      	bne.n	80083b4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008374:	b2db      	uxtb	r3, r3
 8008376:	2b03      	cmp	r3, #3
 8008378:	d117      	bne.n	80083aa <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800837a:	7dba      	ldrb	r2, [r7, #22]
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	32ae      	adds	r2, #174	@ 0xae
 8008380:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008384:	699b      	ldr	r3, [r3, #24]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00f      	beq.n	80083aa <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800838a:	7dba      	ldrb	r2, [r7, #22]
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008392:	7dba      	ldrb	r2, [r7, #22]
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	32ae      	adds	r2, #174	@ 0xae
 8008398:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800839c:	699b      	ldr	r3, [r3, #24]
 800839e:	7afa      	ldrb	r2, [r7, #11]
 80083a0:	4611      	mov	r1, r2
 80083a2:	68f8      	ldr	r0, [r7, #12]
 80083a4:	4798      	blx	r3
 80083a6:	4603      	mov	r3, r0
 80083a8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80083aa:	7dfb      	ldrb	r3, [r7, #23]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d001      	beq.n	80083b4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80083b0:	7dfb      	ldrb	r3, [r7, #23]
 80083b2:	e000      	b.n	80083b6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80083b4:	2300      	movs	r3, #0
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3718      	adds	r7, #24
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}

080083be <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80083be:	b580      	push	{r7, lr}
 80083c0:	b086      	sub	sp, #24
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	60f8      	str	r0, [r7, #12]
 80083c6:	460b      	mov	r3, r1
 80083c8:	607a      	str	r2, [r7, #4]
 80083ca:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80083cc:	7afb      	ldrb	r3, [r7, #11]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d16f      	bne.n	80084b2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	3314      	adds	r3, #20
 80083d6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80083de:	2b02      	cmp	r3, #2
 80083e0:	d15a      	bne.n	8008498 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80083e2:	693b      	ldr	r3, [r7, #16]
 80083e4:	689a      	ldr	r2, [r3, #8]
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	68db      	ldr	r3, [r3, #12]
 80083ea:	429a      	cmp	r2, r3
 80083ec:	d914      	bls.n	8008418 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80083ee:	693b      	ldr	r3, [r7, #16]
 80083f0:	689a      	ldr	r2, [r3, #8]
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	68db      	ldr	r3, [r3, #12]
 80083f6:	1ad2      	subs	r2, r2, r3
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80083fc:	693b      	ldr	r3, [r7, #16]
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	461a      	mov	r2, r3
 8008402:	6879      	ldr	r1, [r7, #4]
 8008404:	68f8      	ldr	r0, [r7, #12]
 8008406:	f001 f8e6 	bl	80095d6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800840a:	2300      	movs	r3, #0
 800840c:	2200      	movs	r2, #0
 800840e:	2100      	movs	r1, #0
 8008410:	68f8      	ldr	r0, [r7, #12]
 8008412:	f001 fe0d 	bl	800a030 <USBD_LL_PrepareReceive>
 8008416:	e03f      	b.n	8008498 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	68da      	ldr	r2, [r3, #12]
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	689b      	ldr	r3, [r3, #8]
 8008420:	429a      	cmp	r2, r3
 8008422:	d11c      	bne.n	800845e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	685a      	ldr	r2, [r3, #4]
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800842c:	429a      	cmp	r2, r3
 800842e:	d316      	bcc.n	800845e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	685a      	ldr	r2, [r3, #4]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800843a:	429a      	cmp	r2, r3
 800843c:	d20f      	bcs.n	800845e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800843e:	2200      	movs	r2, #0
 8008440:	2100      	movs	r1, #0
 8008442:	68f8      	ldr	r0, [r7, #12]
 8008444:	f001 f8c7 	bl	80095d6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	2200      	movs	r2, #0
 800844c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008450:	2300      	movs	r3, #0
 8008452:	2200      	movs	r2, #0
 8008454:	2100      	movs	r1, #0
 8008456:	68f8      	ldr	r0, [r7, #12]
 8008458:	f001 fdea 	bl	800a030 <USBD_LL_PrepareReceive>
 800845c:	e01c      	b.n	8008498 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008464:	b2db      	uxtb	r3, r3
 8008466:	2b03      	cmp	r3, #3
 8008468:	d10f      	bne.n	800848a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008470:	68db      	ldr	r3, [r3, #12]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d009      	beq.n	800848a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	2200      	movs	r2, #0
 800847a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008484:	68db      	ldr	r3, [r3, #12]
 8008486:	68f8      	ldr	r0, [r7, #12]
 8008488:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800848a:	2180      	movs	r1, #128	@ 0x80
 800848c:	68f8      	ldr	r0, [r7, #12]
 800848e:	f001 fd25 	bl	8009edc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008492:	68f8      	ldr	r0, [r7, #12]
 8008494:	f001 f8f1 	bl	800967a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d03a      	beq.n	8008518 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80084a2:	68f8      	ldr	r0, [r7, #12]
 80084a4:	f7ff fe42 	bl	800812c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2200      	movs	r2, #0
 80084ac:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80084b0:	e032      	b.n	8008518 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80084b2:	7afb      	ldrb	r3, [r7, #11]
 80084b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	4619      	mov	r1, r3
 80084bc:	68f8      	ldr	r0, [r7, #12]
 80084be:	f000 f985 	bl	80087cc <USBD_CoreFindEP>
 80084c2:	4603      	mov	r3, r0
 80084c4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80084c6:	7dfb      	ldrb	r3, [r7, #23]
 80084c8:	2bff      	cmp	r3, #255	@ 0xff
 80084ca:	d025      	beq.n	8008518 <USBD_LL_DataInStage+0x15a>
 80084cc:	7dfb      	ldrb	r3, [r7, #23]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d122      	bne.n	8008518 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084d8:	b2db      	uxtb	r3, r3
 80084da:	2b03      	cmp	r3, #3
 80084dc:	d11c      	bne.n	8008518 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80084de:	7dfa      	ldrb	r2, [r7, #23]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	32ae      	adds	r2, #174	@ 0xae
 80084e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084e8:	695b      	ldr	r3, [r3, #20]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d014      	beq.n	8008518 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80084ee:	7dfa      	ldrb	r2, [r7, #23]
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80084f6:	7dfa      	ldrb	r2, [r7, #23]
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	32ae      	adds	r2, #174	@ 0xae
 80084fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008500:	695b      	ldr	r3, [r3, #20]
 8008502:	7afa      	ldrb	r2, [r7, #11]
 8008504:	4611      	mov	r1, r2
 8008506:	68f8      	ldr	r0, [r7, #12]
 8008508:	4798      	blx	r3
 800850a:	4603      	mov	r3, r0
 800850c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800850e:	7dbb      	ldrb	r3, [r7, #22]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d001      	beq.n	8008518 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008514:	7dbb      	ldrb	r3, [r7, #22]
 8008516:	e000      	b.n	800851a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008518:	2300      	movs	r3, #0
}
 800851a:	4618      	mov	r0, r3
 800851c:	3718      	adds	r7, #24
 800851e:	46bd      	mov	sp, r7
 8008520:	bd80      	pop	{r7, pc}

08008522 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008522:	b580      	push	{r7, lr}
 8008524:	b084      	sub	sp, #16
 8008526:	af00      	add	r7, sp, #0
 8008528:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800852a:	2300      	movs	r3, #0
 800852c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2201      	movs	r2, #1
 8008532:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2200      	movs	r2, #0
 800853a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2200      	movs	r2, #0
 8008542:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2200      	movs	r2, #0
 8008548:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2200      	movs	r2, #0
 8008550:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800855a:	2b00      	cmp	r3, #0
 800855c:	d014      	beq.n	8008588 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008564:	685b      	ldr	r3, [r3, #4]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d00e      	beq.n	8008588 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	687a      	ldr	r2, [r7, #4]
 8008574:	6852      	ldr	r2, [r2, #4]
 8008576:	b2d2      	uxtb	r2, r2
 8008578:	4611      	mov	r1, r2
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	4798      	blx	r3
 800857e:	4603      	mov	r3, r0
 8008580:	2b00      	cmp	r3, #0
 8008582:	d001      	beq.n	8008588 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008584:	2303      	movs	r3, #3
 8008586:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008588:	2340      	movs	r3, #64	@ 0x40
 800858a:	2200      	movs	r2, #0
 800858c:	2100      	movs	r1, #0
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f001 fc5f 	bl	8009e52 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2201      	movs	r2, #1
 8008598:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2240      	movs	r2, #64	@ 0x40
 80085a0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80085a4:	2340      	movs	r3, #64	@ 0x40
 80085a6:	2200      	movs	r2, #0
 80085a8:	2180      	movs	r1, #128	@ 0x80
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f001 fc51 	bl	8009e52 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2201      	movs	r2, #1
 80085b4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2240      	movs	r2, #64	@ 0x40
 80085ba:	621a      	str	r2, [r3, #32]

  return ret;
 80085bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80085be:	4618      	mov	r0, r3
 80085c0:	3710      	adds	r7, #16
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}

080085c6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80085c6:	b480      	push	{r7}
 80085c8:	b083      	sub	sp, #12
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	6078      	str	r0, [r7, #4]
 80085ce:	460b      	mov	r3, r1
 80085d0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	78fa      	ldrb	r2, [r7, #3]
 80085d6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80085d8:	2300      	movs	r3, #0
}
 80085da:	4618      	mov	r0, r3
 80085dc:	370c      	adds	r7, #12
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr

080085e6 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80085e6:	b480      	push	{r7}
 80085e8:	b083      	sub	sp, #12
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085f4:	b2db      	uxtb	r3, r3
 80085f6:	2b04      	cmp	r3, #4
 80085f8:	d006      	beq.n	8008608 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008600:	b2da      	uxtb	r2, r3
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2204      	movs	r2, #4
 800860c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008610:	2300      	movs	r3, #0
}
 8008612:	4618      	mov	r0, r3
 8008614:	370c      	adds	r7, #12
 8008616:	46bd      	mov	sp, r7
 8008618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861c:	4770      	bx	lr

0800861e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800861e:	b480      	push	{r7}
 8008620:	b083      	sub	sp, #12
 8008622:	af00      	add	r7, sp, #0
 8008624:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800862c:	b2db      	uxtb	r3, r3
 800862e:	2b04      	cmp	r3, #4
 8008630:	d106      	bne.n	8008640 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008638:	b2da      	uxtb	r2, r3
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008640:	2300      	movs	r3, #0
}
 8008642:	4618      	mov	r0, r3
 8008644:	370c      	adds	r7, #12
 8008646:	46bd      	mov	sp, r7
 8008648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864c:	4770      	bx	lr

0800864e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800864e:	b580      	push	{r7, lr}
 8008650:	b082      	sub	sp, #8
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800865c:	b2db      	uxtb	r3, r3
 800865e:	2b03      	cmp	r3, #3
 8008660:	d110      	bne.n	8008684 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008668:	2b00      	cmp	r3, #0
 800866a:	d00b      	beq.n	8008684 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008672:	69db      	ldr	r3, [r3, #28]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d005      	beq.n	8008684 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800867e:	69db      	ldr	r3, [r3, #28]
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008684:	2300      	movs	r3, #0
}
 8008686:	4618      	mov	r0, r3
 8008688:	3708      	adds	r7, #8
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}

0800868e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800868e:	b580      	push	{r7, lr}
 8008690:	b082      	sub	sp, #8
 8008692:	af00      	add	r7, sp, #0
 8008694:	6078      	str	r0, [r7, #4]
 8008696:	460b      	mov	r3, r1
 8008698:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	32ae      	adds	r2, #174	@ 0xae
 80086a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d101      	bne.n	80086b0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80086ac:	2303      	movs	r3, #3
 80086ae:	e01c      	b.n	80086ea <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086b6:	b2db      	uxtb	r3, r3
 80086b8:	2b03      	cmp	r3, #3
 80086ba:	d115      	bne.n	80086e8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	32ae      	adds	r2, #174	@ 0xae
 80086c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086ca:	6a1b      	ldr	r3, [r3, #32]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d00b      	beq.n	80086e8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	32ae      	adds	r2, #174	@ 0xae
 80086da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086de:	6a1b      	ldr	r3, [r3, #32]
 80086e0:	78fa      	ldrb	r2, [r7, #3]
 80086e2:	4611      	mov	r1, r2
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80086e8:	2300      	movs	r3, #0
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3708      	adds	r7, #8
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b082      	sub	sp, #8
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	6078      	str	r0, [r7, #4]
 80086fa:	460b      	mov	r3, r1
 80086fc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	32ae      	adds	r2, #174	@ 0xae
 8008708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d101      	bne.n	8008714 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008710:	2303      	movs	r3, #3
 8008712:	e01c      	b.n	800874e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800871a:	b2db      	uxtb	r3, r3
 800871c:	2b03      	cmp	r3, #3
 800871e:	d115      	bne.n	800874c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	32ae      	adds	r2, #174	@ 0xae
 800872a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800872e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008730:	2b00      	cmp	r3, #0
 8008732:	d00b      	beq.n	800874c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	32ae      	adds	r2, #174	@ 0xae
 800873e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008744:	78fa      	ldrb	r2, [r7, #3]
 8008746:	4611      	mov	r1, r2
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800874c:	2300      	movs	r3, #0
}
 800874e:	4618      	mov	r0, r3
 8008750:	3708      	adds	r7, #8
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}

08008756 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008756:	b480      	push	{r7}
 8008758:	b083      	sub	sp, #12
 800875a:	af00      	add	r7, sp, #0
 800875c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800875e:	2300      	movs	r3, #0
}
 8008760:	4618      	mov	r0, r3
 8008762:	370c      	adds	r7, #12
 8008764:	46bd      	mov	sp, r7
 8008766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876a:	4770      	bx	lr

0800876c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b084      	sub	sp, #16
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008774:	2300      	movs	r3, #0
 8008776:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2201      	movs	r2, #1
 800877c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008786:	2b00      	cmp	r3, #0
 8008788:	d00e      	beq.n	80087a8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008790:	685b      	ldr	r3, [r3, #4]
 8008792:	687a      	ldr	r2, [r7, #4]
 8008794:	6852      	ldr	r2, [r2, #4]
 8008796:	b2d2      	uxtb	r2, r2
 8008798:	4611      	mov	r1, r2
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	4798      	blx	r3
 800879e:	4603      	mov	r3, r0
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d001      	beq.n	80087a8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80087a4:	2303      	movs	r3, #3
 80087a6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80087a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3710      	adds	r7, #16
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}

080087b2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80087b2:	b480      	push	{r7}
 80087b4:	b083      	sub	sp, #12
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6078      	str	r0, [r7, #4]
 80087ba:	460b      	mov	r3, r1
 80087bc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80087be:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	370c      	adds	r7, #12
 80087c4:	46bd      	mov	sp, r7
 80087c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ca:	4770      	bx	lr

080087cc <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80087cc:	b480      	push	{r7}
 80087ce:	b083      	sub	sp, #12
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	460b      	mov	r3, r1
 80087d6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80087d8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80087da:	4618      	mov	r0, r3
 80087dc:	370c      	adds	r7, #12
 80087de:	46bd      	mov	sp, r7
 80087e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e4:	4770      	bx	lr

080087e6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80087e6:	b580      	push	{r7, lr}
 80087e8:	b086      	sub	sp, #24
 80087ea:	af00      	add	r7, sp, #0
 80087ec:	6078      	str	r0, [r7, #4]
 80087ee:	460b      	mov	r3, r1
 80087f0:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80087fa:	2300      	movs	r3, #0
 80087fc:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	885b      	ldrh	r3, [r3, #2]
 8008802:	b29b      	uxth	r3, r3
 8008804:	68fa      	ldr	r2, [r7, #12]
 8008806:	7812      	ldrb	r2, [r2, #0]
 8008808:	4293      	cmp	r3, r2
 800880a:	d91f      	bls.n	800884c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	781b      	ldrb	r3, [r3, #0]
 8008810:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008812:	e013      	b.n	800883c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008814:	f107 030a 	add.w	r3, r7, #10
 8008818:	4619      	mov	r1, r3
 800881a:	6978      	ldr	r0, [r7, #20]
 800881c:	f000 f81b 	bl	8008856 <USBD_GetNextDesc>
 8008820:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	785b      	ldrb	r3, [r3, #1]
 8008826:	2b05      	cmp	r3, #5
 8008828:	d108      	bne.n	800883c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800882a:	697b      	ldr	r3, [r7, #20]
 800882c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800882e:	693b      	ldr	r3, [r7, #16]
 8008830:	789b      	ldrb	r3, [r3, #2]
 8008832:	78fa      	ldrb	r2, [r7, #3]
 8008834:	429a      	cmp	r2, r3
 8008836:	d008      	beq.n	800884a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008838:	2300      	movs	r3, #0
 800883a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	885b      	ldrh	r3, [r3, #2]
 8008840:	b29a      	uxth	r2, r3
 8008842:	897b      	ldrh	r3, [r7, #10]
 8008844:	429a      	cmp	r2, r3
 8008846:	d8e5      	bhi.n	8008814 <USBD_GetEpDesc+0x2e>
 8008848:	e000      	b.n	800884c <USBD_GetEpDesc+0x66>
          break;
 800884a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800884c:	693b      	ldr	r3, [r7, #16]
}
 800884e:	4618      	mov	r0, r3
 8008850:	3718      	adds	r7, #24
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}

08008856 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008856:	b480      	push	{r7}
 8008858:	b085      	sub	sp, #20
 800885a:	af00      	add	r7, sp, #0
 800885c:	6078      	str	r0, [r7, #4]
 800885e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	881b      	ldrh	r3, [r3, #0]
 8008868:	68fa      	ldr	r2, [r7, #12]
 800886a:	7812      	ldrb	r2, [r2, #0]
 800886c:	4413      	add	r3, r2
 800886e:	b29a      	uxth	r2, r3
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	781b      	ldrb	r3, [r3, #0]
 8008878:	461a      	mov	r2, r3
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	4413      	add	r3, r2
 800887e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008880:	68fb      	ldr	r3, [r7, #12]
}
 8008882:	4618      	mov	r0, r3
 8008884:	3714      	adds	r7, #20
 8008886:	46bd      	mov	sp, r7
 8008888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888c:	4770      	bx	lr

0800888e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800888e:	b480      	push	{r7}
 8008890:	b087      	sub	sp, #28
 8008892:	af00      	add	r7, sp, #0
 8008894:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	3301      	adds	r3, #1
 80088a4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	781b      	ldrb	r3, [r3, #0]
 80088aa:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80088ac:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80088b0:	021b      	lsls	r3, r3, #8
 80088b2:	b21a      	sxth	r2, r3
 80088b4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80088b8:	4313      	orrs	r3, r2
 80088ba:	b21b      	sxth	r3, r3
 80088bc:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80088be:	89fb      	ldrh	r3, [r7, #14]
}
 80088c0:	4618      	mov	r0, r3
 80088c2:	371c      	adds	r7, #28
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr

080088cc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b084      	sub	sp, #16
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
 80088d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80088d6:	2300      	movs	r3, #0
 80088d8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	781b      	ldrb	r3, [r3, #0]
 80088de:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80088e2:	2b40      	cmp	r3, #64	@ 0x40
 80088e4:	d005      	beq.n	80088f2 <USBD_StdDevReq+0x26>
 80088e6:	2b40      	cmp	r3, #64	@ 0x40
 80088e8:	d857      	bhi.n	800899a <USBD_StdDevReq+0xce>
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d00f      	beq.n	800890e <USBD_StdDevReq+0x42>
 80088ee:	2b20      	cmp	r3, #32
 80088f0:	d153      	bne.n	800899a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	32ae      	adds	r2, #174	@ 0xae
 80088fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008900:	689b      	ldr	r3, [r3, #8]
 8008902:	6839      	ldr	r1, [r7, #0]
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	4798      	blx	r3
 8008908:	4603      	mov	r3, r0
 800890a:	73fb      	strb	r3, [r7, #15]
      break;
 800890c:	e04a      	b.n	80089a4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	785b      	ldrb	r3, [r3, #1]
 8008912:	2b09      	cmp	r3, #9
 8008914:	d83b      	bhi.n	800898e <USBD_StdDevReq+0xc2>
 8008916:	a201      	add	r2, pc, #4	@ (adr r2, 800891c <USBD_StdDevReq+0x50>)
 8008918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800891c:	08008971 	.word	0x08008971
 8008920:	08008985 	.word	0x08008985
 8008924:	0800898f 	.word	0x0800898f
 8008928:	0800897b 	.word	0x0800897b
 800892c:	0800898f 	.word	0x0800898f
 8008930:	0800894f 	.word	0x0800894f
 8008934:	08008945 	.word	0x08008945
 8008938:	0800898f 	.word	0x0800898f
 800893c:	08008967 	.word	0x08008967
 8008940:	08008959 	.word	0x08008959
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008944:	6839      	ldr	r1, [r7, #0]
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f000 fa3c 	bl	8008dc4 <USBD_GetDescriptor>
          break;
 800894c:	e024      	b.n	8008998 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800894e:	6839      	ldr	r1, [r7, #0]
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	f000 fbcb 	bl	80090ec <USBD_SetAddress>
          break;
 8008956:	e01f      	b.n	8008998 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008958:	6839      	ldr	r1, [r7, #0]
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f000 fc0a 	bl	8009174 <USBD_SetConfig>
 8008960:	4603      	mov	r3, r0
 8008962:	73fb      	strb	r3, [r7, #15]
          break;
 8008964:	e018      	b.n	8008998 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008966:	6839      	ldr	r1, [r7, #0]
 8008968:	6878      	ldr	r0, [r7, #4]
 800896a:	f000 fcad 	bl	80092c8 <USBD_GetConfig>
          break;
 800896e:	e013      	b.n	8008998 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008970:	6839      	ldr	r1, [r7, #0]
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f000 fcde 	bl	8009334 <USBD_GetStatus>
          break;
 8008978:	e00e      	b.n	8008998 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800897a:	6839      	ldr	r1, [r7, #0]
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f000 fd0d 	bl	800939c <USBD_SetFeature>
          break;
 8008982:	e009      	b.n	8008998 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008984:	6839      	ldr	r1, [r7, #0]
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f000 fd31 	bl	80093ee <USBD_ClrFeature>
          break;
 800898c:	e004      	b.n	8008998 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800898e:	6839      	ldr	r1, [r7, #0]
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f000 fd88 	bl	80094a6 <USBD_CtlError>
          break;
 8008996:	bf00      	nop
      }
      break;
 8008998:	e004      	b.n	80089a4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800899a:	6839      	ldr	r1, [r7, #0]
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f000 fd82 	bl	80094a6 <USBD_CtlError>
      break;
 80089a2:	bf00      	nop
  }

  return ret;
 80089a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3710      	adds	r7, #16
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}
 80089ae:	bf00      	nop

080089b0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b084      	sub	sp, #16
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
 80089b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80089ba:	2300      	movs	r3, #0
 80089bc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	781b      	ldrb	r3, [r3, #0]
 80089c2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80089c6:	2b40      	cmp	r3, #64	@ 0x40
 80089c8:	d005      	beq.n	80089d6 <USBD_StdItfReq+0x26>
 80089ca:	2b40      	cmp	r3, #64	@ 0x40
 80089cc:	d852      	bhi.n	8008a74 <USBD_StdItfReq+0xc4>
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d001      	beq.n	80089d6 <USBD_StdItfReq+0x26>
 80089d2:	2b20      	cmp	r3, #32
 80089d4:	d14e      	bne.n	8008a74 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089dc:	b2db      	uxtb	r3, r3
 80089de:	3b01      	subs	r3, #1
 80089e0:	2b02      	cmp	r3, #2
 80089e2:	d840      	bhi.n	8008a66 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	889b      	ldrh	r3, [r3, #4]
 80089e8:	b2db      	uxtb	r3, r3
 80089ea:	2b01      	cmp	r3, #1
 80089ec:	d836      	bhi.n	8008a5c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	889b      	ldrh	r3, [r3, #4]
 80089f2:	b2db      	uxtb	r3, r3
 80089f4:	4619      	mov	r1, r3
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	f7ff fedb 	bl	80087b2 <USBD_CoreFindIF>
 80089fc:	4603      	mov	r3, r0
 80089fe:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008a00:	7bbb      	ldrb	r3, [r7, #14]
 8008a02:	2bff      	cmp	r3, #255	@ 0xff
 8008a04:	d01d      	beq.n	8008a42 <USBD_StdItfReq+0x92>
 8008a06:	7bbb      	ldrb	r3, [r7, #14]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d11a      	bne.n	8008a42 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008a0c:	7bba      	ldrb	r2, [r7, #14]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	32ae      	adds	r2, #174	@ 0xae
 8008a12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a16:	689b      	ldr	r3, [r3, #8]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d00f      	beq.n	8008a3c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008a1c:	7bba      	ldrb	r2, [r7, #14]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008a24:	7bba      	ldrb	r2, [r7, #14]
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	32ae      	adds	r2, #174	@ 0xae
 8008a2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a2e:	689b      	ldr	r3, [r3, #8]
 8008a30:	6839      	ldr	r1, [r7, #0]
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	4798      	blx	r3
 8008a36:	4603      	mov	r3, r0
 8008a38:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008a3a:	e004      	b.n	8008a46 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008a3c:	2303      	movs	r3, #3
 8008a3e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008a40:	e001      	b.n	8008a46 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008a42:	2303      	movs	r3, #3
 8008a44:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	88db      	ldrh	r3, [r3, #6]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d110      	bne.n	8008a70 <USBD_StdItfReq+0xc0>
 8008a4e:	7bfb      	ldrb	r3, [r7, #15]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d10d      	bne.n	8008a70 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f000 fdfd 	bl	8009654 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008a5a:	e009      	b.n	8008a70 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008a5c:	6839      	ldr	r1, [r7, #0]
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 fd21 	bl	80094a6 <USBD_CtlError>
          break;
 8008a64:	e004      	b.n	8008a70 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008a66:	6839      	ldr	r1, [r7, #0]
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f000 fd1c 	bl	80094a6 <USBD_CtlError>
          break;
 8008a6e:	e000      	b.n	8008a72 <USBD_StdItfReq+0xc2>
          break;
 8008a70:	bf00      	nop
      }
      break;
 8008a72:	e004      	b.n	8008a7e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008a74:	6839      	ldr	r1, [r7, #0]
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 fd15 	bl	80094a6 <USBD_CtlError>
      break;
 8008a7c:	bf00      	nop
  }

  return ret;
 8008a7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3710      	adds	r7, #16
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}

08008a88 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b084      	sub	sp, #16
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
 8008a90:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008a92:	2300      	movs	r3, #0
 8008a94:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	889b      	ldrh	r3, [r3, #4]
 8008a9a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	781b      	ldrb	r3, [r3, #0]
 8008aa0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008aa4:	2b40      	cmp	r3, #64	@ 0x40
 8008aa6:	d007      	beq.n	8008ab8 <USBD_StdEPReq+0x30>
 8008aa8:	2b40      	cmp	r3, #64	@ 0x40
 8008aaa:	f200 817f 	bhi.w	8008dac <USBD_StdEPReq+0x324>
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d02a      	beq.n	8008b08 <USBD_StdEPReq+0x80>
 8008ab2:	2b20      	cmp	r3, #32
 8008ab4:	f040 817a 	bne.w	8008dac <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008ab8:	7bbb      	ldrb	r3, [r7, #14]
 8008aba:	4619      	mov	r1, r3
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f7ff fe85 	bl	80087cc <USBD_CoreFindEP>
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ac6:	7b7b      	ldrb	r3, [r7, #13]
 8008ac8:	2bff      	cmp	r3, #255	@ 0xff
 8008aca:	f000 8174 	beq.w	8008db6 <USBD_StdEPReq+0x32e>
 8008ace:	7b7b      	ldrb	r3, [r7, #13]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	f040 8170 	bne.w	8008db6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008ad6:	7b7a      	ldrb	r2, [r7, #13]
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008ade:	7b7a      	ldrb	r2, [r7, #13]
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	32ae      	adds	r2, #174	@ 0xae
 8008ae4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ae8:	689b      	ldr	r3, [r3, #8]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	f000 8163 	beq.w	8008db6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008af0:	7b7a      	ldrb	r2, [r7, #13]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	32ae      	adds	r2, #174	@ 0xae
 8008af6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008afa:	689b      	ldr	r3, [r3, #8]
 8008afc:	6839      	ldr	r1, [r7, #0]
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	4798      	blx	r3
 8008b02:	4603      	mov	r3, r0
 8008b04:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008b06:	e156      	b.n	8008db6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	785b      	ldrb	r3, [r3, #1]
 8008b0c:	2b03      	cmp	r3, #3
 8008b0e:	d008      	beq.n	8008b22 <USBD_StdEPReq+0x9a>
 8008b10:	2b03      	cmp	r3, #3
 8008b12:	f300 8145 	bgt.w	8008da0 <USBD_StdEPReq+0x318>
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	f000 809b 	beq.w	8008c52 <USBD_StdEPReq+0x1ca>
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d03c      	beq.n	8008b9a <USBD_StdEPReq+0x112>
 8008b20:	e13e      	b.n	8008da0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b28:	b2db      	uxtb	r3, r3
 8008b2a:	2b02      	cmp	r3, #2
 8008b2c:	d002      	beq.n	8008b34 <USBD_StdEPReq+0xac>
 8008b2e:	2b03      	cmp	r3, #3
 8008b30:	d016      	beq.n	8008b60 <USBD_StdEPReq+0xd8>
 8008b32:	e02c      	b.n	8008b8e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b34:	7bbb      	ldrb	r3, [r7, #14]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d00d      	beq.n	8008b56 <USBD_StdEPReq+0xce>
 8008b3a:	7bbb      	ldrb	r3, [r7, #14]
 8008b3c:	2b80      	cmp	r3, #128	@ 0x80
 8008b3e:	d00a      	beq.n	8008b56 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008b40:	7bbb      	ldrb	r3, [r7, #14]
 8008b42:	4619      	mov	r1, r3
 8008b44:	6878      	ldr	r0, [r7, #4]
 8008b46:	f001 f9c9 	bl	8009edc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008b4a:	2180      	movs	r1, #128	@ 0x80
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f001 f9c5 	bl	8009edc <USBD_LL_StallEP>
 8008b52:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008b54:	e020      	b.n	8008b98 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008b56:	6839      	ldr	r1, [r7, #0]
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f000 fca4 	bl	80094a6 <USBD_CtlError>
              break;
 8008b5e:	e01b      	b.n	8008b98 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	885b      	ldrh	r3, [r3, #2]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d10e      	bne.n	8008b86 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008b68:	7bbb      	ldrb	r3, [r7, #14]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d00b      	beq.n	8008b86 <USBD_StdEPReq+0xfe>
 8008b6e:	7bbb      	ldrb	r3, [r7, #14]
 8008b70:	2b80      	cmp	r3, #128	@ 0x80
 8008b72:	d008      	beq.n	8008b86 <USBD_StdEPReq+0xfe>
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	88db      	ldrh	r3, [r3, #6]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d104      	bne.n	8008b86 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008b7c:	7bbb      	ldrb	r3, [r7, #14]
 8008b7e:	4619      	mov	r1, r3
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f001 f9ab 	bl	8009edc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 fd64 	bl	8009654 <USBD_CtlSendStatus>

              break;
 8008b8c:	e004      	b.n	8008b98 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008b8e:	6839      	ldr	r1, [r7, #0]
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f000 fc88 	bl	80094a6 <USBD_CtlError>
              break;
 8008b96:	bf00      	nop
          }
          break;
 8008b98:	e107      	b.n	8008daa <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ba0:	b2db      	uxtb	r3, r3
 8008ba2:	2b02      	cmp	r3, #2
 8008ba4:	d002      	beq.n	8008bac <USBD_StdEPReq+0x124>
 8008ba6:	2b03      	cmp	r3, #3
 8008ba8:	d016      	beq.n	8008bd8 <USBD_StdEPReq+0x150>
 8008baa:	e04b      	b.n	8008c44 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008bac:	7bbb      	ldrb	r3, [r7, #14]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d00d      	beq.n	8008bce <USBD_StdEPReq+0x146>
 8008bb2:	7bbb      	ldrb	r3, [r7, #14]
 8008bb4:	2b80      	cmp	r3, #128	@ 0x80
 8008bb6:	d00a      	beq.n	8008bce <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008bb8:	7bbb      	ldrb	r3, [r7, #14]
 8008bba:	4619      	mov	r1, r3
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f001 f98d 	bl	8009edc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008bc2:	2180      	movs	r1, #128	@ 0x80
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f001 f989 	bl	8009edc <USBD_LL_StallEP>
 8008bca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008bcc:	e040      	b.n	8008c50 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008bce:	6839      	ldr	r1, [r7, #0]
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f000 fc68 	bl	80094a6 <USBD_CtlError>
              break;
 8008bd6:	e03b      	b.n	8008c50 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	885b      	ldrh	r3, [r3, #2]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d136      	bne.n	8008c4e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008be0:	7bbb      	ldrb	r3, [r7, #14]
 8008be2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d004      	beq.n	8008bf4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008bea:	7bbb      	ldrb	r3, [r7, #14]
 8008bec:	4619      	mov	r1, r3
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f001 f993 	bl	8009f1a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f000 fd2d 	bl	8009654 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008bfa:	7bbb      	ldrb	r3, [r7, #14]
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f7ff fde4 	bl	80087cc <USBD_CoreFindEP>
 8008c04:	4603      	mov	r3, r0
 8008c06:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008c08:	7b7b      	ldrb	r3, [r7, #13]
 8008c0a:	2bff      	cmp	r3, #255	@ 0xff
 8008c0c:	d01f      	beq.n	8008c4e <USBD_StdEPReq+0x1c6>
 8008c0e:	7b7b      	ldrb	r3, [r7, #13]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d11c      	bne.n	8008c4e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008c14:	7b7a      	ldrb	r2, [r7, #13]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008c1c:	7b7a      	ldrb	r2, [r7, #13]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	32ae      	adds	r2, #174	@ 0xae
 8008c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c26:	689b      	ldr	r3, [r3, #8]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d010      	beq.n	8008c4e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008c2c:	7b7a      	ldrb	r2, [r7, #13]
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	32ae      	adds	r2, #174	@ 0xae
 8008c32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c36:	689b      	ldr	r3, [r3, #8]
 8008c38:	6839      	ldr	r1, [r7, #0]
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	4798      	blx	r3
 8008c3e:	4603      	mov	r3, r0
 8008c40:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008c42:	e004      	b.n	8008c4e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008c44:	6839      	ldr	r1, [r7, #0]
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 fc2d 	bl	80094a6 <USBD_CtlError>
              break;
 8008c4c:	e000      	b.n	8008c50 <USBD_StdEPReq+0x1c8>
              break;
 8008c4e:	bf00      	nop
          }
          break;
 8008c50:	e0ab      	b.n	8008daa <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c58:	b2db      	uxtb	r3, r3
 8008c5a:	2b02      	cmp	r3, #2
 8008c5c:	d002      	beq.n	8008c64 <USBD_StdEPReq+0x1dc>
 8008c5e:	2b03      	cmp	r3, #3
 8008c60:	d032      	beq.n	8008cc8 <USBD_StdEPReq+0x240>
 8008c62:	e097      	b.n	8008d94 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c64:	7bbb      	ldrb	r3, [r7, #14]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d007      	beq.n	8008c7a <USBD_StdEPReq+0x1f2>
 8008c6a:	7bbb      	ldrb	r3, [r7, #14]
 8008c6c:	2b80      	cmp	r3, #128	@ 0x80
 8008c6e:	d004      	beq.n	8008c7a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008c70:	6839      	ldr	r1, [r7, #0]
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 fc17 	bl	80094a6 <USBD_CtlError>
                break;
 8008c78:	e091      	b.n	8008d9e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c7a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	da0b      	bge.n	8008c9a <USBD_StdEPReq+0x212>
 8008c82:	7bbb      	ldrb	r3, [r7, #14]
 8008c84:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008c88:	4613      	mov	r3, r2
 8008c8a:	009b      	lsls	r3, r3, #2
 8008c8c:	4413      	add	r3, r2
 8008c8e:	009b      	lsls	r3, r3, #2
 8008c90:	3310      	adds	r3, #16
 8008c92:	687a      	ldr	r2, [r7, #4]
 8008c94:	4413      	add	r3, r2
 8008c96:	3304      	adds	r3, #4
 8008c98:	e00b      	b.n	8008cb2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008c9a:	7bbb      	ldrb	r3, [r7, #14]
 8008c9c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008ca0:	4613      	mov	r3, r2
 8008ca2:	009b      	lsls	r3, r3, #2
 8008ca4:	4413      	add	r3, r2
 8008ca6:	009b      	lsls	r3, r3, #2
 8008ca8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008cac:	687a      	ldr	r2, [r7, #4]
 8008cae:	4413      	add	r3, r2
 8008cb0:	3304      	adds	r3, #4
 8008cb2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	2202      	movs	r2, #2
 8008cbe:	4619      	mov	r1, r3
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f000 fc6d 	bl	80095a0 <USBD_CtlSendData>
              break;
 8008cc6:	e06a      	b.n	8008d9e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008cc8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	da11      	bge.n	8008cf4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008cd0:	7bbb      	ldrb	r3, [r7, #14]
 8008cd2:	f003 020f 	and.w	r2, r3, #15
 8008cd6:	6879      	ldr	r1, [r7, #4]
 8008cd8:	4613      	mov	r3, r2
 8008cda:	009b      	lsls	r3, r3, #2
 8008cdc:	4413      	add	r3, r2
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	440b      	add	r3, r1
 8008ce2:	3324      	adds	r3, #36	@ 0x24
 8008ce4:	881b      	ldrh	r3, [r3, #0]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d117      	bne.n	8008d1a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008cea:	6839      	ldr	r1, [r7, #0]
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f000 fbda 	bl	80094a6 <USBD_CtlError>
                  break;
 8008cf2:	e054      	b.n	8008d9e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008cf4:	7bbb      	ldrb	r3, [r7, #14]
 8008cf6:	f003 020f 	and.w	r2, r3, #15
 8008cfa:	6879      	ldr	r1, [r7, #4]
 8008cfc:	4613      	mov	r3, r2
 8008cfe:	009b      	lsls	r3, r3, #2
 8008d00:	4413      	add	r3, r2
 8008d02:	009b      	lsls	r3, r3, #2
 8008d04:	440b      	add	r3, r1
 8008d06:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008d0a:	881b      	ldrh	r3, [r3, #0]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d104      	bne.n	8008d1a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008d10:	6839      	ldr	r1, [r7, #0]
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f000 fbc7 	bl	80094a6 <USBD_CtlError>
                  break;
 8008d18:	e041      	b.n	8008d9e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d1a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	da0b      	bge.n	8008d3a <USBD_StdEPReq+0x2b2>
 8008d22:	7bbb      	ldrb	r3, [r7, #14]
 8008d24:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008d28:	4613      	mov	r3, r2
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	4413      	add	r3, r2
 8008d2e:	009b      	lsls	r3, r3, #2
 8008d30:	3310      	adds	r3, #16
 8008d32:	687a      	ldr	r2, [r7, #4]
 8008d34:	4413      	add	r3, r2
 8008d36:	3304      	adds	r3, #4
 8008d38:	e00b      	b.n	8008d52 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008d3a:	7bbb      	ldrb	r3, [r7, #14]
 8008d3c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d40:	4613      	mov	r3, r2
 8008d42:	009b      	lsls	r3, r3, #2
 8008d44:	4413      	add	r3, r2
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008d4c:	687a      	ldr	r2, [r7, #4]
 8008d4e:	4413      	add	r3, r2
 8008d50:	3304      	adds	r3, #4
 8008d52:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008d54:	7bbb      	ldrb	r3, [r7, #14]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d002      	beq.n	8008d60 <USBD_StdEPReq+0x2d8>
 8008d5a:	7bbb      	ldrb	r3, [r7, #14]
 8008d5c:	2b80      	cmp	r3, #128	@ 0x80
 8008d5e:	d103      	bne.n	8008d68 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	2200      	movs	r2, #0
 8008d64:	601a      	str	r2, [r3, #0]
 8008d66:	e00e      	b.n	8008d86 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008d68:	7bbb      	ldrb	r3, [r7, #14]
 8008d6a:	4619      	mov	r1, r3
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	f001 f8f3 	bl	8009f58 <USBD_LL_IsStallEP>
 8008d72:	4603      	mov	r3, r0
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d003      	beq.n	8008d80 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	601a      	str	r2, [r3, #0]
 8008d7e:	e002      	b.n	8008d86 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	2200      	movs	r2, #0
 8008d84:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	2202      	movs	r2, #2
 8008d8a:	4619      	mov	r1, r3
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f000 fc07 	bl	80095a0 <USBD_CtlSendData>
              break;
 8008d92:	e004      	b.n	8008d9e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008d94:	6839      	ldr	r1, [r7, #0]
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f000 fb85 	bl	80094a6 <USBD_CtlError>
              break;
 8008d9c:	bf00      	nop
          }
          break;
 8008d9e:	e004      	b.n	8008daa <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008da0:	6839      	ldr	r1, [r7, #0]
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f000 fb7f 	bl	80094a6 <USBD_CtlError>
          break;
 8008da8:	bf00      	nop
      }
      break;
 8008daa:	e005      	b.n	8008db8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008dac:	6839      	ldr	r1, [r7, #0]
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	f000 fb79 	bl	80094a6 <USBD_CtlError>
      break;
 8008db4:	e000      	b.n	8008db8 <USBD_StdEPReq+0x330>
      break;
 8008db6:	bf00      	nop
  }

  return ret;
 8008db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dba:	4618      	mov	r0, r3
 8008dbc:	3710      	adds	r7, #16
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	bd80      	pop	{r7, pc}
	...

08008dc4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b084      	sub	sp, #16
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
 8008dcc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	885b      	ldrh	r3, [r3, #2]
 8008dde:	0a1b      	lsrs	r3, r3, #8
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	3b01      	subs	r3, #1
 8008de4:	2b0e      	cmp	r3, #14
 8008de6:	f200 8152 	bhi.w	800908e <USBD_GetDescriptor+0x2ca>
 8008dea:	a201      	add	r2, pc, #4	@ (adr r2, 8008df0 <USBD_GetDescriptor+0x2c>)
 8008dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008df0:	08008e61 	.word	0x08008e61
 8008df4:	08008e79 	.word	0x08008e79
 8008df8:	08008eb9 	.word	0x08008eb9
 8008dfc:	0800908f 	.word	0x0800908f
 8008e00:	0800908f 	.word	0x0800908f
 8008e04:	0800902f 	.word	0x0800902f
 8008e08:	0800905b 	.word	0x0800905b
 8008e0c:	0800908f 	.word	0x0800908f
 8008e10:	0800908f 	.word	0x0800908f
 8008e14:	0800908f 	.word	0x0800908f
 8008e18:	0800908f 	.word	0x0800908f
 8008e1c:	0800908f 	.word	0x0800908f
 8008e20:	0800908f 	.word	0x0800908f
 8008e24:	0800908f 	.word	0x0800908f
 8008e28:	08008e2d 	.word	0x08008e2d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e32:	69db      	ldr	r3, [r3, #28]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d00b      	beq.n	8008e50 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e3e:	69db      	ldr	r3, [r3, #28]
 8008e40:	687a      	ldr	r2, [r7, #4]
 8008e42:	7c12      	ldrb	r2, [r2, #16]
 8008e44:	f107 0108 	add.w	r1, r7, #8
 8008e48:	4610      	mov	r0, r2
 8008e4a:	4798      	blx	r3
 8008e4c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008e4e:	e126      	b.n	800909e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008e50:	6839      	ldr	r1, [r7, #0]
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	f000 fb27 	bl	80094a6 <USBD_CtlError>
        err++;
 8008e58:	7afb      	ldrb	r3, [r7, #11]
 8008e5a:	3301      	adds	r3, #1
 8008e5c:	72fb      	strb	r3, [r7, #11]
      break;
 8008e5e:	e11e      	b.n	800909e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	687a      	ldr	r2, [r7, #4]
 8008e6a:	7c12      	ldrb	r2, [r2, #16]
 8008e6c:	f107 0108 	add.w	r1, r7, #8
 8008e70:	4610      	mov	r0, r2
 8008e72:	4798      	blx	r3
 8008e74:	60f8      	str	r0, [r7, #12]
      break;
 8008e76:	e112      	b.n	800909e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	7c1b      	ldrb	r3, [r3, #16]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d10d      	bne.n	8008e9c <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e88:	f107 0208 	add.w	r2, r7, #8
 8008e8c:	4610      	mov	r0, r2
 8008e8e:	4798      	blx	r3
 8008e90:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	3301      	adds	r3, #1
 8008e96:	2202      	movs	r2, #2
 8008e98:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008e9a:	e100      	b.n	800909e <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ea4:	f107 0208 	add.w	r2, r7, #8
 8008ea8:	4610      	mov	r0, r2
 8008eaa:	4798      	blx	r3
 8008eac:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	3301      	adds	r3, #1
 8008eb2:	2202      	movs	r2, #2
 8008eb4:	701a      	strb	r2, [r3, #0]
      break;
 8008eb6:	e0f2      	b.n	800909e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	885b      	ldrh	r3, [r3, #2]
 8008ebc:	b2db      	uxtb	r3, r3
 8008ebe:	2b05      	cmp	r3, #5
 8008ec0:	f200 80ac 	bhi.w	800901c <USBD_GetDescriptor+0x258>
 8008ec4:	a201      	add	r2, pc, #4	@ (adr r2, 8008ecc <USBD_GetDescriptor+0x108>)
 8008ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eca:	bf00      	nop
 8008ecc:	08008ee5 	.word	0x08008ee5
 8008ed0:	08008f19 	.word	0x08008f19
 8008ed4:	08008f4d 	.word	0x08008f4d
 8008ed8:	08008f81 	.word	0x08008f81
 8008edc:	08008fb5 	.word	0x08008fb5
 8008ee0:	08008fe9 	.word	0x08008fe9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008eea:	685b      	ldr	r3, [r3, #4]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d00b      	beq.n	8008f08 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ef6:	685b      	ldr	r3, [r3, #4]
 8008ef8:	687a      	ldr	r2, [r7, #4]
 8008efa:	7c12      	ldrb	r2, [r2, #16]
 8008efc:	f107 0108 	add.w	r1, r7, #8
 8008f00:	4610      	mov	r0, r2
 8008f02:	4798      	blx	r3
 8008f04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f06:	e091      	b.n	800902c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008f08:	6839      	ldr	r1, [r7, #0]
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f000 facb 	bl	80094a6 <USBD_CtlError>
            err++;
 8008f10:	7afb      	ldrb	r3, [r7, #11]
 8008f12:	3301      	adds	r3, #1
 8008f14:	72fb      	strb	r3, [r7, #11]
          break;
 8008f16:	e089      	b.n	800902c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f1e:	689b      	ldr	r3, [r3, #8]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d00b      	beq.n	8008f3c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f2a:	689b      	ldr	r3, [r3, #8]
 8008f2c:	687a      	ldr	r2, [r7, #4]
 8008f2e:	7c12      	ldrb	r2, [r2, #16]
 8008f30:	f107 0108 	add.w	r1, r7, #8
 8008f34:	4610      	mov	r0, r2
 8008f36:	4798      	blx	r3
 8008f38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f3a:	e077      	b.n	800902c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008f3c:	6839      	ldr	r1, [r7, #0]
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 fab1 	bl	80094a6 <USBD_CtlError>
            err++;
 8008f44:	7afb      	ldrb	r3, [r7, #11]
 8008f46:	3301      	adds	r3, #1
 8008f48:	72fb      	strb	r3, [r7, #11]
          break;
 8008f4a:	e06f      	b.n	800902c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f52:	68db      	ldr	r3, [r3, #12]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d00b      	beq.n	8008f70 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f5e:	68db      	ldr	r3, [r3, #12]
 8008f60:	687a      	ldr	r2, [r7, #4]
 8008f62:	7c12      	ldrb	r2, [r2, #16]
 8008f64:	f107 0108 	add.w	r1, r7, #8
 8008f68:	4610      	mov	r0, r2
 8008f6a:	4798      	blx	r3
 8008f6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f6e:	e05d      	b.n	800902c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008f70:	6839      	ldr	r1, [r7, #0]
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 fa97 	bl	80094a6 <USBD_CtlError>
            err++;
 8008f78:	7afb      	ldrb	r3, [r7, #11]
 8008f7a:	3301      	adds	r3, #1
 8008f7c:	72fb      	strb	r3, [r7, #11]
          break;
 8008f7e:	e055      	b.n	800902c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f86:	691b      	ldr	r3, [r3, #16]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d00b      	beq.n	8008fa4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f92:	691b      	ldr	r3, [r3, #16]
 8008f94:	687a      	ldr	r2, [r7, #4]
 8008f96:	7c12      	ldrb	r2, [r2, #16]
 8008f98:	f107 0108 	add.w	r1, r7, #8
 8008f9c:	4610      	mov	r0, r2
 8008f9e:	4798      	blx	r3
 8008fa0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fa2:	e043      	b.n	800902c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008fa4:	6839      	ldr	r1, [r7, #0]
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f000 fa7d 	bl	80094a6 <USBD_CtlError>
            err++;
 8008fac:	7afb      	ldrb	r3, [r7, #11]
 8008fae:	3301      	adds	r3, #1
 8008fb0:	72fb      	strb	r3, [r7, #11]
          break;
 8008fb2:	e03b      	b.n	800902c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fba:	695b      	ldr	r3, [r3, #20]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d00b      	beq.n	8008fd8 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fc6:	695b      	ldr	r3, [r3, #20]
 8008fc8:	687a      	ldr	r2, [r7, #4]
 8008fca:	7c12      	ldrb	r2, [r2, #16]
 8008fcc:	f107 0108 	add.w	r1, r7, #8
 8008fd0:	4610      	mov	r0, r2
 8008fd2:	4798      	blx	r3
 8008fd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fd6:	e029      	b.n	800902c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008fd8:	6839      	ldr	r1, [r7, #0]
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f000 fa63 	bl	80094a6 <USBD_CtlError>
            err++;
 8008fe0:	7afb      	ldrb	r3, [r7, #11]
 8008fe2:	3301      	adds	r3, #1
 8008fe4:	72fb      	strb	r3, [r7, #11]
          break;
 8008fe6:	e021      	b.n	800902c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fee:	699b      	ldr	r3, [r3, #24]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d00b      	beq.n	800900c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ffa:	699b      	ldr	r3, [r3, #24]
 8008ffc:	687a      	ldr	r2, [r7, #4]
 8008ffe:	7c12      	ldrb	r2, [r2, #16]
 8009000:	f107 0108 	add.w	r1, r7, #8
 8009004:	4610      	mov	r0, r2
 8009006:	4798      	blx	r3
 8009008:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800900a:	e00f      	b.n	800902c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800900c:	6839      	ldr	r1, [r7, #0]
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f000 fa49 	bl	80094a6 <USBD_CtlError>
            err++;
 8009014:	7afb      	ldrb	r3, [r7, #11]
 8009016:	3301      	adds	r3, #1
 8009018:	72fb      	strb	r3, [r7, #11]
          break;
 800901a:	e007      	b.n	800902c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800901c:	6839      	ldr	r1, [r7, #0]
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f000 fa41 	bl	80094a6 <USBD_CtlError>
          err++;
 8009024:	7afb      	ldrb	r3, [r7, #11]
 8009026:	3301      	adds	r3, #1
 8009028:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800902a:	bf00      	nop
      }
      break;
 800902c:	e037      	b.n	800909e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	7c1b      	ldrb	r3, [r3, #16]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d109      	bne.n	800904a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800903c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800903e:	f107 0208 	add.w	r2, r7, #8
 8009042:	4610      	mov	r0, r2
 8009044:	4798      	blx	r3
 8009046:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009048:	e029      	b.n	800909e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800904a:	6839      	ldr	r1, [r7, #0]
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f000 fa2a 	bl	80094a6 <USBD_CtlError>
        err++;
 8009052:	7afb      	ldrb	r3, [r7, #11]
 8009054:	3301      	adds	r3, #1
 8009056:	72fb      	strb	r3, [r7, #11]
      break;
 8009058:	e021      	b.n	800909e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	7c1b      	ldrb	r3, [r3, #16]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d10d      	bne.n	800907e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800906a:	f107 0208 	add.w	r2, r7, #8
 800906e:	4610      	mov	r0, r2
 8009070:	4798      	blx	r3
 8009072:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	3301      	adds	r3, #1
 8009078:	2207      	movs	r2, #7
 800907a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800907c:	e00f      	b.n	800909e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800907e:	6839      	ldr	r1, [r7, #0]
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f000 fa10 	bl	80094a6 <USBD_CtlError>
        err++;
 8009086:	7afb      	ldrb	r3, [r7, #11]
 8009088:	3301      	adds	r3, #1
 800908a:	72fb      	strb	r3, [r7, #11]
      break;
 800908c:	e007      	b.n	800909e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800908e:	6839      	ldr	r1, [r7, #0]
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f000 fa08 	bl	80094a6 <USBD_CtlError>
      err++;
 8009096:	7afb      	ldrb	r3, [r7, #11]
 8009098:	3301      	adds	r3, #1
 800909a:	72fb      	strb	r3, [r7, #11]
      break;
 800909c:	bf00      	nop
  }

  if (err != 0U)
 800909e:	7afb      	ldrb	r3, [r7, #11]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d11e      	bne.n	80090e2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	88db      	ldrh	r3, [r3, #6]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d016      	beq.n	80090da <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80090ac:	893b      	ldrh	r3, [r7, #8]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d00e      	beq.n	80090d0 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	88da      	ldrh	r2, [r3, #6]
 80090b6:	893b      	ldrh	r3, [r7, #8]
 80090b8:	4293      	cmp	r3, r2
 80090ba:	bf28      	it	cs
 80090bc:	4613      	movcs	r3, r2
 80090be:	b29b      	uxth	r3, r3
 80090c0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80090c2:	893b      	ldrh	r3, [r7, #8]
 80090c4:	461a      	mov	r2, r3
 80090c6:	68f9      	ldr	r1, [r7, #12]
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f000 fa69 	bl	80095a0 <USBD_CtlSendData>
 80090ce:	e009      	b.n	80090e4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80090d0:	6839      	ldr	r1, [r7, #0]
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f000 f9e7 	bl	80094a6 <USBD_CtlError>
 80090d8:	e004      	b.n	80090e4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f000 faba 	bl	8009654 <USBD_CtlSendStatus>
 80090e0:	e000      	b.n	80090e4 <USBD_GetDescriptor+0x320>
    return;
 80090e2:	bf00      	nop
  }
}
 80090e4:	3710      	adds	r7, #16
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}
 80090ea:	bf00      	nop

080090ec <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b084      	sub	sp, #16
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
 80090f4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	889b      	ldrh	r3, [r3, #4]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d131      	bne.n	8009162 <USBD_SetAddress+0x76>
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	88db      	ldrh	r3, [r3, #6]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d12d      	bne.n	8009162 <USBD_SetAddress+0x76>
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	885b      	ldrh	r3, [r3, #2]
 800910a:	2b7f      	cmp	r3, #127	@ 0x7f
 800910c:	d829      	bhi.n	8009162 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	885b      	ldrh	r3, [r3, #2]
 8009112:	b2db      	uxtb	r3, r3
 8009114:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009118:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009120:	b2db      	uxtb	r3, r3
 8009122:	2b03      	cmp	r3, #3
 8009124:	d104      	bne.n	8009130 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009126:	6839      	ldr	r1, [r7, #0]
 8009128:	6878      	ldr	r0, [r7, #4]
 800912a:	f000 f9bc 	bl	80094a6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800912e:	e01d      	b.n	800916c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	7bfa      	ldrb	r2, [r7, #15]
 8009134:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009138:	7bfb      	ldrb	r3, [r7, #15]
 800913a:	4619      	mov	r1, r3
 800913c:	6878      	ldr	r0, [r7, #4]
 800913e:	f000 ff37 	bl	8009fb0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	f000 fa86 	bl	8009654 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009148:	7bfb      	ldrb	r3, [r7, #15]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d004      	beq.n	8009158 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2202      	movs	r2, #2
 8009152:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009156:	e009      	b.n	800916c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2201      	movs	r2, #1
 800915c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009160:	e004      	b.n	800916c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009162:	6839      	ldr	r1, [r7, #0]
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 f99e 	bl	80094a6 <USBD_CtlError>
  }
}
 800916a:	bf00      	nop
 800916c:	bf00      	nop
 800916e:	3710      	adds	r7, #16
 8009170:	46bd      	mov	sp, r7
 8009172:	bd80      	pop	{r7, pc}

08009174 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b084      	sub	sp, #16
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
 800917c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800917e:	2300      	movs	r3, #0
 8009180:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	885b      	ldrh	r3, [r3, #2]
 8009186:	b2da      	uxtb	r2, r3
 8009188:	4b4e      	ldr	r3, [pc, #312]	@ (80092c4 <USBD_SetConfig+0x150>)
 800918a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800918c:	4b4d      	ldr	r3, [pc, #308]	@ (80092c4 <USBD_SetConfig+0x150>)
 800918e:	781b      	ldrb	r3, [r3, #0]
 8009190:	2b01      	cmp	r3, #1
 8009192:	d905      	bls.n	80091a0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009194:	6839      	ldr	r1, [r7, #0]
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f000 f985 	bl	80094a6 <USBD_CtlError>
    return USBD_FAIL;
 800919c:	2303      	movs	r3, #3
 800919e:	e08c      	b.n	80092ba <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091a6:	b2db      	uxtb	r3, r3
 80091a8:	2b02      	cmp	r3, #2
 80091aa:	d002      	beq.n	80091b2 <USBD_SetConfig+0x3e>
 80091ac:	2b03      	cmp	r3, #3
 80091ae:	d029      	beq.n	8009204 <USBD_SetConfig+0x90>
 80091b0:	e075      	b.n	800929e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80091b2:	4b44      	ldr	r3, [pc, #272]	@ (80092c4 <USBD_SetConfig+0x150>)
 80091b4:	781b      	ldrb	r3, [r3, #0]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d020      	beq.n	80091fc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80091ba:	4b42      	ldr	r3, [pc, #264]	@ (80092c4 <USBD_SetConfig+0x150>)
 80091bc:	781b      	ldrb	r3, [r3, #0]
 80091be:	461a      	mov	r2, r3
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80091c4:	4b3f      	ldr	r3, [pc, #252]	@ (80092c4 <USBD_SetConfig+0x150>)
 80091c6:	781b      	ldrb	r3, [r3, #0]
 80091c8:	4619      	mov	r1, r3
 80091ca:	6878      	ldr	r0, [r7, #4]
 80091cc:	f7fe ffb9 	bl	8008142 <USBD_SetClassConfig>
 80091d0:	4603      	mov	r3, r0
 80091d2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80091d4:	7bfb      	ldrb	r3, [r7, #15]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d008      	beq.n	80091ec <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80091da:	6839      	ldr	r1, [r7, #0]
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 f962 	bl	80094a6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2202      	movs	r2, #2
 80091e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80091ea:	e065      	b.n	80092b8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f000 fa31 	bl	8009654 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2203      	movs	r2, #3
 80091f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80091fa:	e05d      	b.n	80092b8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80091fc:	6878      	ldr	r0, [r7, #4]
 80091fe:	f000 fa29 	bl	8009654 <USBD_CtlSendStatus>
      break;
 8009202:	e059      	b.n	80092b8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009204:	4b2f      	ldr	r3, [pc, #188]	@ (80092c4 <USBD_SetConfig+0x150>)
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d112      	bne.n	8009232 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2202      	movs	r2, #2
 8009210:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009214:	4b2b      	ldr	r3, [pc, #172]	@ (80092c4 <USBD_SetConfig+0x150>)
 8009216:	781b      	ldrb	r3, [r3, #0]
 8009218:	461a      	mov	r2, r3
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800921e:	4b29      	ldr	r3, [pc, #164]	@ (80092c4 <USBD_SetConfig+0x150>)
 8009220:	781b      	ldrb	r3, [r3, #0]
 8009222:	4619      	mov	r1, r3
 8009224:	6878      	ldr	r0, [r7, #4]
 8009226:	f7fe ffa8 	bl	800817a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800922a:	6878      	ldr	r0, [r7, #4]
 800922c:	f000 fa12 	bl	8009654 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009230:	e042      	b.n	80092b8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009232:	4b24      	ldr	r3, [pc, #144]	@ (80092c4 <USBD_SetConfig+0x150>)
 8009234:	781b      	ldrb	r3, [r3, #0]
 8009236:	461a      	mov	r2, r3
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	685b      	ldr	r3, [r3, #4]
 800923c:	429a      	cmp	r2, r3
 800923e:	d02a      	beq.n	8009296 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	b2db      	uxtb	r3, r3
 8009246:	4619      	mov	r1, r3
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f7fe ff96 	bl	800817a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800924e:	4b1d      	ldr	r3, [pc, #116]	@ (80092c4 <USBD_SetConfig+0x150>)
 8009250:	781b      	ldrb	r3, [r3, #0]
 8009252:	461a      	mov	r2, r3
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009258:	4b1a      	ldr	r3, [pc, #104]	@ (80092c4 <USBD_SetConfig+0x150>)
 800925a:	781b      	ldrb	r3, [r3, #0]
 800925c:	4619      	mov	r1, r3
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f7fe ff6f 	bl	8008142 <USBD_SetClassConfig>
 8009264:	4603      	mov	r3, r0
 8009266:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009268:	7bfb      	ldrb	r3, [r7, #15]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d00f      	beq.n	800928e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800926e:	6839      	ldr	r1, [r7, #0]
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f000 f918 	bl	80094a6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	685b      	ldr	r3, [r3, #4]
 800927a:	b2db      	uxtb	r3, r3
 800927c:	4619      	mov	r1, r3
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f7fe ff7b 	bl	800817a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2202      	movs	r2, #2
 8009288:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800928c:	e014      	b.n	80092b8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f000 f9e0 	bl	8009654 <USBD_CtlSendStatus>
      break;
 8009294:	e010      	b.n	80092b8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009296:	6878      	ldr	r0, [r7, #4]
 8009298:	f000 f9dc 	bl	8009654 <USBD_CtlSendStatus>
      break;
 800929c:	e00c      	b.n	80092b8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800929e:	6839      	ldr	r1, [r7, #0]
 80092a0:	6878      	ldr	r0, [r7, #4]
 80092a2:	f000 f900 	bl	80094a6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80092a6:	4b07      	ldr	r3, [pc, #28]	@ (80092c4 <USBD_SetConfig+0x150>)
 80092a8:	781b      	ldrb	r3, [r3, #0]
 80092aa:	4619      	mov	r1, r3
 80092ac:	6878      	ldr	r0, [r7, #4]
 80092ae:	f7fe ff64 	bl	800817a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80092b2:	2303      	movs	r3, #3
 80092b4:	73fb      	strb	r3, [r7, #15]
      break;
 80092b6:	bf00      	nop
  }

  return ret;
 80092b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	3710      	adds	r7, #16
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}
 80092c2:	bf00      	nop
 80092c4:	24000438 	.word	0x24000438

080092c8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b082      	sub	sp, #8
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
 80092d0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	88db      	ldrh	r3, [r3, #6]
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d004      	beq.n	80092e4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80092da:	6839      	ldr	r1, [r7, #0]
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f000 f8e2 	bl	80094a6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80092e2:	e023      	b.n	800932c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092ea:	b2db      	uxtb	r3, r3
 80092ec:	2b02      	cmp	r3, #2
 80092ee:	dc02      	bgt.n	80092f6 <USBD_GetConfig+0x2e>
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	dc03      	bgt.n	80092fc <USBD_GetConfig+0x34>
 80092f4:	e015      	b.n	8009322 <USBD_GetConfig+0x5a>
 80092f6:	2b03      	cmp	r3, #3
 80092f8:	d00b      	beq.n	8009312 <USBD_GetConfig+0x4a>
 80092fa:	e012      	b.n	8009322 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2200      	movs	r2, #0
 8009300:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	3308      	adds	r3, #8
 8009306:	2201      	movs	r2, #1
 8009308:	4619      	mov	r1, r3
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	f000 f948 	bl	80095a0 <USBD_CtlSendData>
        break;
 8009310:	e00c      	b.n	800932c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	3304      	adds	r3, #4
 8009316:	2201      	movs	r2, #1
 8009318:	4619      	mov	r1, r3
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f000 f940 	bl	80095a0 <USBD_CtlSendData>
        break;
 8009320:	e004      	b.n	800932c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009322:	6839      	ldr	r1, [r7, #0]
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	f000 f8be 	bl	80094a6 <USBD_CtlError>
        break;
 800932a:	bf00      	nop
}
 800932c:	bf00      	nop
 800932e:	3708      	adds	r7, #8
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}

08009334 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b082      	sub	sp, #8
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
 800933c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009344:	b2db      	uxtb	r3, r3
 8009346:	3b01      	subs	r3, #1
 8009348:	2b02      	cmp	r3, #2
 800934a:	d81e      	bhi.n	800938a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	88db      	ldrh	r3, [r3, #6]
 8009350:	2b02      	cmp	r3, #2
 8009352:	d004      	beq.n	800935e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009354:	6839      	ldr	r1, [r7, #0]
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f000 f8a5 	bl	80094a6 <USBD_CtlError>
        break;
 800935c:	e01a      	b.n	8009394 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2201      	movs	r2, #1
 8009362:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800936a:	2b00      	cmp	r3, #0
 800936c:	d005      	beq.n	800937a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	68db      	ldr	r3, [r3, #12]
 8009372:	f043 0202 	orr.w	r2, r3, #2
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	330c      	adds	r3, #12
 800937e:	2202      	movs	r2, #2
 8009380:	4619      	mov	r1, r3
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 f90c 	bl	80095a0 <USBD_CtlSendData>
      break;
 8009388:	e004      	b.n	8009394 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800938a:	6839      	ldr	r1, [r7, #0]
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f000 f88a 	bl	80094a6 <USBD_CtlError>
      break;
 8009392:	bf00      	nop
  }
}
 8009394:	bf00      	nop
 8009396:	3708      	adds	r7, #8
 8009398:	46bd      	mov	sp, r7
 800939a:	bd80      	pop	{r7, pc}

0800939c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b082      	sub	sp, #8
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
 80093a4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	885b      	ldrh	r3, [r3, #2]
 80093aa:	2b01      	cmp	r3, #1
 80093ac:	d107      	bne.n	80093be <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2201      	movs	r2, #1
 80093b2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f000 f94c 	bl	8009654 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80093bc:	e013      	b.n	80093e6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	885b      	ldrh	r3, [r3, #2]
 80093c2:	2b02      	cmp	r3, #2
 80093c4:	d10b      	bne.n	80093de <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	889b      	ldrh	r3, [r3, #4]
 80093ca:	0a1b      	lsrs	r3, r3, #8
 80093cc:	b29b      	uxth	r3, r3
 80093ce:	b2da      	uxtb	r2, r3
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f000 f93c 	bl	8009654 <USBD_CtlSendStatus>
}
 80093dc:	e003      	b.n	80093e6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80093de:	6839      	ldr	r1, [r7, #0]
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	f000 f860 	bl	80094a6 <USBD_CtlError>
}
 80093e6:	bf00      	nop
 80093e8:	3708      	adds	r7, #8
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}

080093ee <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093ee:	b580      	push	{r7, lr}
 80093f0:	b082      	sub	sp, #8
 80093f2:	af00      	add	r7, sp, #0
 80093f4:	6078      	str	r0, [r7, #4]
 80093f6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093fe:	b2db      	uxtb	r3, r3
 8009400:	3b01      	subs	r3, #1
 8009402:	2b02      	cmp	r3, #2
 8009404:	d80b      	bhi.n	800941e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	885b      	ldrh	r3, [r3, #2]
 800940a:	2b01      	cmp	r3, #1
 800940c:	d10c      	bne.n	8009428 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2200      	movs	r2, #0
 8009412:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f000 f91c 	bl	8009654 <USBD_CtlSendStatus>
      }
      break;
 800941c:	e004      	b.n	8009428 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800941e:	6839      	ldr	r1, [r7, #0]
 8009420:	6878      	ldr	r0, [r7, #4]
 8009422:	f000 f840 	bl	80094a6 <USBD_CtlError>
      break;
 8009426:	e000      	b.n	800942a <USBD_ClrFeature+0x3c>
      break;
 8009428:	bf00      	nop
  }
}
 800942a:	bf00      	nop
 800942c:	3708      	adds	r7, #8
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}

08009432 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009432:	b580      	push	{r7, lr}
 8009434:	b084      	sub	sp, #16
 8009436:	af00      	add	r7, sp, #0
 8009438:	6078      	str	r0, [r7, #4]
 800943a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	781a      	ldrb	r2, [r3, #0]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	3301      	adds	r3, #1
 800944c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	781a      	ldrb	r2, [r3, #0]
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	3301      	adds	r3, #1
 800945a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800945c:	68f8      	ldr	r0, [r7, #12]
 800945e:	f7ff fa16 	bl	800888e <SWAPBYTE>
 8009462:	4603      	mov	r3, r0
 8009464:	461a      	mov	r2, r3
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	3301      	adds	r3, #1
 800946e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	3301      	adds	r3, #1
 8009474:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009476:	68f8      	ldr	r0, [r7, #12]
 8009478:	f7ff fa09 	bl	800888e <SWAPBYTE>
 800947c:	4603      	mov	r3, r0
 800947e:	461a      	mov	r2, r3
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	3301      	adds	r3, #1
 8009488:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	3301      	adds	r3, #1
 800948e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009490:	68f8      	ldr	r0, [r7, #12]
 8009492:	f7ff f9fc 	bl	800888e <SWAPBYTE>
 8009496:	4603      	mov	r3, r0
 8009498:	461a      	mov	r2, r3
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	80da      	strh	r2, [r3, #6]
}
 800949e:	bf00      	nop
 80094a0:	3710      	adds	r7, #16
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}

080094a6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094a6:	b580      	push	{r7, lr}
 80094a8:	b082      	sub	sp, #8
 80094aa:	af00      	add	r7, sp, #0
 80094ac:	6078      	str	r0, [r7, #4]
 80094ae:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80094b0:	2180      	movs	r1, #128	@ 0x80
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f000 fd12 	bl	8009edc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80094b8:	2100      	movs	r1, #0
 80094ba:	6878      	ldr	r0, [r7, #4]
 80094bc:	f000 fd0e 	bl	8009edc <USBD_LL_StallEP>
}
 80094c0:	bf00      	nop
 80094c2:	3708      	adds	r7, #8
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bd80      	pop	{r7, pc}

080094c8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b086      	sub	sp, #24
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	60f8      	str	r0, [r7, #12]
 80094d0:	60b9      	str	r1, [r7, #8]
 80094d2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80094d4:	2300      	movs	r3, #0
 80094d6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d042      	beq.n	8009564 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80094e2:	6938      	ldr	r0, [r7, #16]
 80094e4:	f000 f842 	bl	800956c <USBD_GetLen>
 80094e8:	4603      	mov	r3, r0
 80094ea:	3301      	adds	r3, #1
 80094ec:	005b      	lsls	r3, r3, #1
 80094ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094f2:	d808      	bhi.n	8009506 <USBD_GetString+0x3e>
 80094f4:	6938      	ldr	r0, [r7, #16]
 80094f6:	f000 f839 	bl	800956c <USBD_GetLen>
 80094fa:	4603      	mov	r3, r0
 80094fc:	3301      	adds	r3, #1
 80094fe:	b29b      	uxth	r3, r3
 8009500:	005b      	lsls	r3, r3, #1
 8009502:	b29a      	uxth	r2, r3
 8009504:	e001      	b.n	800950a <USBD_GetString+0x42>
 8009506:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800950e:	7dfb      	ldrb	r3, [r7, #23]
 8009510:	68ba      	ldr	r2, [r7, #8]
 8009512:	4413      	add	r3, r2
 8009514:	687a      	ldr	r2, [r7, #4]
 8009516:	7812      	ldrb	r2, [r2, #0]
 8009518:	701a      	strb	r2, [r3, #0]
  idx++;
 800951a:	7dfb      	ldrb	r3, [r7, #23]
 800951c:	3301      	adds	r3, #1
 800951e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009520:	7dfb      	ldrb	r3, [r7, #23]
 8009522:	68ba      	ldr	r2, [r7, #8]
 8009524:	4413      	add	r3, r2
 8009526:	2203      	movs	r2, #3
 8009528:	701a      	strb	r2, [r3, #0]
  idx++;
 800952a:	7dfb      	ldrb	r3, [r7, #23]
 800952c:	3301      	adds	r3, #1
 800952e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009530:	e013      	b.n	800955a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009532:	7dfb      	ldrb	r3, [r7, #23]
 8009534:	68ba      	ldr	r2, [r7, #8]
 8009536:	4413      	add	r3, r2
 8009538:	693a      	ldr	r2, [r7, #16]
 800953a:	7812      	ldrb	r2, [r2, #0]
 800953c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800953e:	693b      	ldr	r3, [r7, #16]
 8009540:	3301      	adds	r3, #1
 8009542:	613b      	str	r3, [r7, #16]
    idx++;
 8009544:	7dfb      	ldrb	r3, [r7, #23]
 8009546:	3301      	adds	r3, #1
 8009548:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800954a:	7dfb      	ldrb	r3, [r7, #23]
 800954c:	68ba      	ldr	r2, [r7, #8]
 800954e:	4413      	add	r3, r2
 8009550:	2200      	movs	r2, #0
 8009552:	701a      	strb	r2, [r3, #0]
    idx++;
 8009554:	7dfb      	ldrb	r3, [r7, #23]
 8009556:	3301      	adds	r3, #1
 8009558:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800955a:	693b      	ldr	r3, [r7, #16]
 800955c:	781b      	ldrb	r3, [r3, #0]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d1e7      	bne.n	8009532 <USBD_GetString+0x6a>
 8009562:	e000      	b.n	8009566 <USBD_GetString+0x9e>
    return;
 8009564:	bf00      	nop
  }
}
 8009566:	3718      	adds	r7, #24
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}

0800956c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800956c:	b480      	push	{r7}
 800956e:	b085      	sub	sp, #20
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009574:	2300      	movs	r3, #0
 8009576:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800957c:	e005      	b.n	800958a <USBD_GetLen+0x1e>
  {
    len++;
 800957e:	7bfb      	ldrb	r3, [r7, #15]
 8009580:	3301      	adds	r3, #1
 8009582:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	3301      	adds	r3, #1
 8009588:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	781b      	ldrb	r3, [r3, #0]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d1f5      	bne.n	800957e <USBD_GetLen+0x12>
  }

  return len;
 8009592:	7bfb      	ldrb	r3, [r7, #15]
}
 8009594:	4618      	mov	r0, r3
 8009596:	3714      	adds	r7, #20
 8009598:	46bd      	mov	sp, r7
 800959a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959e:	4770      	bx	lr

080095a0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b084      	sub	sp, #16
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	60f8      	str	r0, [r7, #12]
 80095a8:	60b9      	str	r1, [r7, #8]
 80095aa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2202      	movs	r2, #2
 80095b0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	687a      	ldr	r2, [r7, #4]
 80095b8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	687a      	ldr	r2, [r7, #4]
 80095be:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	68ba      	ldr	r2, [r7, #8]
 80095c4:	2100      	movs	r1, #0
 80095c6:	68f8      	ldr	r0, [r7, #12]
 80095c8:	f000 fd11 	bl	8009fee <USBD_LL_Transmit>

  return USBD_OK;
 80095cc:	2300      	movs	r3, #0
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3710      	adds	r7, #16
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}

080095d6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80095d6:	b580      	push	{r7, lr}
 80095d8:	b084      	sub	sp, #16
 80095da:	af00      	add	r7, sp, #0
 80095dc:	60f8      	str	r0, [r7, #12]
 80095de:	60b9      	str	r1, [r7, #8]
 80095e0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	68ba      	ldr	r2, [r7, #8]
 80095e6:	2100      	movs	r1, #0
 80095e8:	68f8      	ldr	r0, [r7, #12]
 80095ea:	f000 fd00 	bl	8009fee <USBD_LL_Transmit>

  return USBD_OK;
 80095ee:	2300      	movs	r3, #0
}
 80095f0:	4618      	mov	r0, r3
 80095f2:	3710      	adds	r7, #16
 80095f4:	46bd      	mov	sp, r7
 80095f6:	bd80      	pop	{r7, pc}

080095f8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b084      	sub	sp, #16
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	60f8      	str	r0, [r7, #12]
 8009600:	60b9      	str	r1, [r7, #8]
 8009602:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	2203      	movs	r2, #3
 8009608:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	687a      	ldr	r2, [r7, #4]
 8009610:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	687a      	ldr	r2, [r7, #4]
 8009618:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	68ba      	ldr	r2, [r7, #8]
 8009620:	2100      	movs	r1, #0
 8009622:	68f8      	ldr	r0, [r7, #12]
 8009624:	f000 fd04 	bl	800a030 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009628:	2300      	movs	r3, #0
}
 800962a:	4618      	mov	r0, r3
 800962c:	3710      	adds	r7, #16
 800962e:	46bd      	mov	sp, r7
 8009630:	bd80      	pop	{r7, pc}

08009632 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009632:	b580      	push	{r7, lr}
 8009634:	b084      	sub	sp, #16
 8009636:	af00      	add	r7, sp, #0
 8009638:	60f8      	str	r0, [r7, #12]
 800963a:	60b9      	str	r1, [r7, #8]
 800963c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	68ba      	ldr	r2, [r7, #8]
 8009642:	2100      	movs	r1, #0
 8009644:	68f8      	ldr	r0, [r7, #12]
 8009646:	f000 fcf3 	bl	800a030 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800964a:	2300      	movs	r3, #0
}
 800964c:	4618      	mov	r0, r3
 800964e:	3710      	adds	r7, #16
 8009650:	46bd      	mov	sp, r7
 8009652:	bd80      	pop	{r7, pc}

08009654 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b082      	sub	sp, #8
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2204      	movs	r2, #4
 8009660:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009664:	2300      	movs	r3, #0
 8009666:	2200      	movs	r2, #0
 8009668:	2100      	movs	r1, #0
 800966a:	6878      	ldr	r0, [r7, #4]
 800966c:	f000 fcbf 	bl	8009fee <USBD_LL_Transmit>

  return USBD_OK;
 8009670:	2300      	movs	r3, #0
}
 8009672:	4618      	mov	r0, r3
 8009674:	3708      	adds	r7, #8
 8009676:	46bd      	mov	sp, r7
 8009678:	bd80      	pop	{r7, pc}

0800967a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800967a:	b580      	push	{r7, lr}
 800967c:	b082      	sub	sp, #8
 800967e:	af00      	add	r7, sp, #0
 8009680:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2205      	movs	r2, #5
 8009686:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800968a:	2300      	movs	r3, #0
 800968c:	2200      	movs	r2, #0
 800968e:	2100      	movs	r1, #0
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f000 fccd 	bl	800a030 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009696:	2300      	movs	r3, #0
}
 8009698:	4618      	mov	r0, r3
 800969a:	3708      	adds	r7, #8
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}

080096a0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80096a4:	2200      	movs	r2, #0
 80096a6:	4913      	ldr	r1, [pc, #76]	@ (80096f4 <MX_USB_DEVICE_Init+0x54>)
 80096a8:	4813      	ldr	r0, [pc, #76]	@ (80096f8 <MX_USB_DEVICE_Init+0x58>)
 80096aa:	f7fe fccd 	bl	8008048 <USBD_Init>
 80096ae:	4603      	mov	r3, r0
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d001      	beq.n	80096b8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80096b4:	f7f7 f9c0 	bl	8000a38 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80096b8:	4910      	ldr	r1, [pc, #64]	@ (80096fc <MX_USB_DEVICE_Init+0x5c>)
 80096ba:	480f      	ldr	r0, [pc, #60]	@ (80096f8 <MX_USB_DEVICE_Init+0x58>)
 80096bc:	f7fe fcf4 	bl	80080a8 <USBD_RegisterClass>
 80096c0:	4603      	mov	r3, r0
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d001      	beq.n	80096ca <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80096c6:	f7f7 f9b7 	bl	8000a38 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80096ca:	490d      	ldr	r1, [pc, #52]	@ (8009700 <MX_USB_DEVICE_Init+0x60>)
 80096cc:	480a      	ldr	r0, [pc, #40]	@ (80096f8 <MX_USB_DEVICE_Init+0x58>)
 80096ce:	f7fe fbeb 	bl	8007ea8 <USBD_CDC_RegisterInterface>
 80096d2:	4603      	mov	r3, r0
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d001      	beq.n	80096dc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80096d8:	f7f7 f9ae 	bl	8000a38 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80096dc:	4806      	ldr	r0, [pc, #24]	@ (80096f8 <MX_USB_DEVICE_Init+0x58>)
 80096de:	f7fe fd19 	bl	8008114 <USBD_Start>
 80096e2:	4603      	mov	r3, r0
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d001      	beq.n	80096ec <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80096e8:	f7f7 f9a6 	bl	8000a38 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80096ec:	f7f9 fade 	bl	8002cac <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80096f0:	bf00      	nop
 80096f2:	bd80      	pop	{r7, pc}
 80096f4:	240000b0 	.word	0x240000b0
 80096f8:	2400043c 	.word	0x2400043c
 80096fc:	2400001c 	.word	0x2400001c
 8009700:	2400009c 	.word	0x2400009c

08009704 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009708:	2200      	movs	r2, #0
 800970a:	4905      	ldr	r1, [pc, #20]	@ (8009720 <CDC_Init_FS+0x1c>)
 800970c:	4805      	ldr	r0, [pc, #20]	@ (8009724 <CDC_Init_FS+0x20>)
 800970e:	f7fe fbe5 	bl	8007edc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009712:	4905      	ldr	r1, [pc, #20]	@ (8009728 <CDC_Init_FS+0x24>)
 8009714:	4803      	ldr	r0, [pc, #12]	@ (8009724 <CDC_Init_FS+0x20>)
 8009716:	f7fe fc03 	bl	8007f20 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800971a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800971c:	4618      	mov	r0, r3
 800971e:	bd80      	pop	{r7, pc}
 8009720:	24000f18 	.word	0x24000f18
 8009724:	2400043c 	.word	0x2400043c
 8009728:	24000718 	.word	0x24000718

0800972c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800972c:	b480      	push	{r7}
 800972e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009730:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009732:	4618      	mov	r0, r3
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr

0800973c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
 8009742:	4603      	mov	r3, r0
 8009744:	6039      	str	r1, [r7, #0]
 8009746:	71fb      	strb	r3, [r7, #7]
 8009748:	4613      	mov	r3, r2
 800974a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800974c:	79fb      	ldrb	r3, [r7, #7]
 800974e:	2b23      	cmp	r3, #35	@ 0x23
 8009750:	d84a      	bhi.n	80097e8 <CDC_Control_FS+0xac>
 8009752:	a201      	add	r2, pc, #4	@ (adr r2, 8009758 <CDC_Control_FS+0x1c>)
 8009754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009758:	080097e9 	.word	0x080097e9
 800975c:	080097e9 	.word	0x080097e9
 8009760:	080097e9 	.word	0x080097e9
 8009764:	080097e9 	.word	0x080097e9
 8009768:	080097e9 	.word	0x080097e9
 800976c:	080097e9 	.word	0x080097e9
 8009770:	080097e9 	.word	0x080097e9
 8009774:	080097e9 	.word	0x080097e9
 8009778:	080097e9 	.word	0x080097e9
 800977c:	080097e9 	.word	0x080097e9
 8009780:	080097e9 	.word	0x080097e9
 8009784:	080097e9 	.word	0x080097e9
 8009788:	080097e9 	.word	0x080097e9
 800978c:	080097e9 	.word	0x080097e9
 8009790:	080097e9 	.word	0x080097e9
 8009794:	080097e9 	.word	0x080097e9
 8009798:	080097e9 	.word	0x080097e9
 800979c:	080097e9 	.word	0x080097e9
 80097a0:	080097e9 	.word	0x080097e9
 80097a4:	080097e9 	.word	0x080097e9
 80097a8:	080097e9 	.word	0x080097e9
 80097ac:	080097e9 	.word	0x080097e9
 80097b0:	080097e9 	.word	0x080097e9
 80097b4:	080097e9 	.word	0x080097e9
 80097b8:	080097e9 	.word	0x080097e9
 80097bc:	080097e9 	.word	0x080097e9
 80097c0:	080097e9 	.word	0x080097e9
 80097c4:	080097e9 	.word	0x080097e9
 80097c8:	080097e9 	.word	0x080097e9
 80097cc:	080097e9 	.word	0x080097e9
 80097d0:	080097e9 	.word	0x080097e9
 80097d4:	080097e9 	.word	0x080097e9
 80097d8:	080097e9 	.word	0x080097e9
 80097dc:	080097e9 	.word	0x080097e9
 80097e0:	080097e9 	.word	0x080097e9
 80097e4:	080097e9 	.word	0x080097e9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80097e8:	bf00      	nop
  }

  return (USBD_OK);
 80097ea:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	370c      	adds	r7, #12
 80097f0:	46bd      	mov	sp, r7
 80097f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f6:	4770      	bx	lr

080097f8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b082      	sub	sp, #8
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
 8009800:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009802:	6879      	ldr	r1, [r7, #4]
 8009804:	4805      	ldr	r0, [pc, #20]	@ (800981c <CDC_Receive_FS+0x24>)
 8009806:	f7fe fb8b 	bl	8007f20 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800980a:	4804      	ldr	r0, [pc, #16]	@ (800981c <CDC_Receive_FS+0x24>)
 800980c:	f7fe fbe6 	bl	8007fdc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009810:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009812:	4618      	mov	r0, r3
 8009814:	3708      	adds	r7, #8
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}
 800981a:	bf00      	nop
 800981c:	2400043c 	.word	0x2400043c

08009820 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b084      	sub	sp, #16
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
 8009828:	460b      	mov	r3, r1
 800982a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800982c:	2300      	movs	r3, #0
 800982e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009830:	4b0d      	ldr	r3, [pc, #52]	@ (8009868 <CDC_Transmit_FS+0x48>)
 8009832:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009836:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009838:	68bb      	ldr	r3, [r7, #8]
 800983a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800983e:	2b00      	cmp	r3, #0
 8009840:	d001      	beq.n	8009846 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009842:	2301      	movs	r3, #1
 8009844:	e00b      	b.n	800985e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009846:	887b      	ldrh	r3, [r7, #2]
 8009848:	461a      	mov	r2, r3
 800984a:	6879      	ldr	r1, [r7, #4]
 800984c:	4806      	ldr	r0, [pc, #24]	@ (8009868 <CDC_Transmit_FS+0x48>)
 800984e:	f7fe fb45 	bl	8007edc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009852:	4805      	ldr	r0, [pc, #20]	@ (8009868 <CDC_Transmit_FS+0x48>)
 8009854:	f7fe fb82 	bl	8007f5c <USBD_CDC_TransmitPacket>
 8009858:	4603      	mov	r3, r0
 800985a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800985c:	7bfb      	ldrb	r3, [r7, #15]
}
 800985e:	4618      	mov	r0, r3
 8009860:	3710      	adds	r7, #16
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}
 8009866:	bf00      	nop
 8009868:	2400043c 	.word	0x2400043c

0800986c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800986c:	b480      	push	{r7}
 800986e:	b087      	sub	sp, #28
 8009870:	af00      	add	r7, sp, #0
 8009872:	60f8      	str	r0, [r7, #12]
 8009874:	60b9      	str	r1, [r7, #8]
 8009876:	4613      	mov	r3, r2
 8009878:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800987a:	2300      	movs	r3, #0
 800987c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800987e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009882:	4618      	mov	r0, r3
 8009884:	371c      	adds	r7, #28
 8009886:	46bd      	mov	sp, r7
 8009888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988c:	4770      	bx	lr
	...

08009890 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009890:	b480      	push	{r7}
 8009892:	b083      	sub	sp, #12
 8009894:	af00      	add	r7, sp, #0
 8009896:	4603      	mov	r3, r0
 8009898:	6039      	str	r1, [r7, #0]
 800989a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	2212      	movs	r2, #18
 80098a0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80098a2:	4b03      	ldr	r3, [pc, #12]	@ (80098b0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	370c      	adds	r7, #12
 80098a8:	46bd      	mov	sp, r7
 80098aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ae:	4770      	bx	lr
 80098b0:	240000d0 	.word	0x240000d0

080098b4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80098b4:	b480      	push	{r7}
 80098b6:	b083      	sub	sp, #12
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	4603      	mov	r3, r0
 80098bc:	6039      	str	r1, [r7, #0]
 80098be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	2204      	movs	r2, #4
 80098c4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80098c6:	4b03      	ldr	r3, [pc, #12]	@ (80098d4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	370c      	adds	r7, #12
 80098cc:	46bd      	mov	sp, r7
 80098ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d2:	4770      	bx	lr
 80098d4:	240000e4 	.word	0x240000e4

080098d8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b082      	sub	sp, #8
 80098dc:	af00      	add	r7, sp, #0
 80098de:	4603      	mov	r3, r0
 80098e0:	6039      	str	r1, [r7, #0]
 80098e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80098e4:	79fb      	ldrb	r3, [r7, #7]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d105      	bne.n	80098f6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80098ea:	683a      	ldr	r2, [r7, #0]
 80098ec:	4907      	ldr	r1, [pc, #28]	@ (800990c <USBD_FS_ProductStrDescriptor+0x34>)
 80098ee:	4808      	ldr	r0, [pc, #32]	@ (8009910 <USBD_FS_ProductStrDescriptor+0x38>)
 80098f0:	f7ff fdea 	bl	80094c8 <USBD_GetString>
 80098f4:	e004      	b.n	8009900 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80098f6:	683a      	ldr	r2, [r7, #0]
 80098f8:	4904      	ldr	r1, [pc, #16]	@ (800990c <USBD_FS_ProductStrDescriptor+0x34>)
 80098fa:	4805      	ldr	r0, [pc, #20]	@ (8009910 <USBD_FS_ProductStrDescriptor+0x38>)
 80098fc:	f7ff fde4 	bl	80094c8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009900:	4b02      	ldr	r3, [pc, #8]	@ (800990c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009902:	4618      	mov	r0, r3
 8009904:	3708      	adds	r7, #8
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}
 800990a:	bf00      	nop
 800990c:	24001718 	.word	0x24001718
 8009910:	0800d0cc 	.word	0x0800d0cc

08009914 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b082      	sub	sp, #8
 8009918:	af00      	add	r7, sp, #0
 800991a:	4603      	mov	r3, r0
 800991c:	6039      	str	r1, [r7, #0]
 800991e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009920:	683a      	ldr	r2, [r7, #0]
 8009922:	4904      	ldr	r1, [pc, #16]	@ (8009934 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009924:	4804      	ldr	r0, [pc, #16]	@ (8009938 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009926:	f7ff fdcf 	bl	80094c8 <USBD_GetString>
  return USBD_StrDesc;
 800992a:	4b02      	ldr	r3, [pc, #8]	@ (8009934 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800992c:	4618      	mov	r0, r3
 800992e:	3708      	adds	r7, #8
 8009930:	46bd      	mov	sp, r7
 8009932:	bd80      	pop	{r7, pc}
 8009934:	24001718 	.word	0x24001718
 8009938:	0800d0e4 	.word	0x0800d0e4

0800993c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b082      	sub	sp, #8
 8009940:	af00      	add	r7, sp, #0
 8009942:	4603      	mov	r3, r0
 8009944:	6039      	str	r1, [r7, #0]
 8009946:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	221a      	movs	r2, #26
 800994c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800994e:	f000 f843 	bl	80099d8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009952:	4b02      	ldr	r3, [pc, #8]	@ (800995c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009954:	4618      	mov	r0, r3
 8009956:	3708      	adds	r7, #8
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}
 800995c:	240000e8 	.word	0x240000e8

08009960 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b082      	sub	sp, #8
 8009964:	af00      	add	r7, sp, #0
 8009966:	4603      	mov	r3, r0
 8009968:	6039      	str	r1, [r7, #0]
 800996a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800996c:	79fb      	ldrb	r3, [r7, #7]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d105      	bne.n	800997e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009972:	683a      	ldr	r2, [r7, #0]
 8009974:	4907      	ldr	r1, [pc, #28]	@ (8009994 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009976:	4808      	ldr	r0, [pc, #32]	@ (8009998 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009978:	f7ff fda6 	bl	80094c8 <USBD_GetString>
 800997c:	e004      	b.n	8009988 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800997e:	683a      	ldr	r2, [r7, #0]
 8009980:	4904      	ldr	r1, [pc, #16]	@ (8009994 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009982:	4805      	ldr	r0, [pc, #20]	@ (8009998 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009984:	f7ff fda0 	bl	80094c8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009988:	4b02      	ldr	r3, [pc, #8]	@ (8009994 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800998a:	4618      	mov	r0, r3
 800998c:	3708      	adds	r7, #8
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}
 8009992:	bf00      	nop
 8009994:	24001718 	.word	0x24001718
 8009998:	0800d0f8 	.word	0x0800d0f8

0800999c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b082      	sub	sp, #8
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	4603      	mov	r3, r0
 80099a4:	6039      	str	r1, [r7, #0]
 80099a6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80099a8:	79fb      	ldrb	r3, [r7, #7]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d105      	bne.n	80099ba <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80099ae:	683a      	ldr	r2, [r7, #0]
 80099b0:	4907      	ldr	r1, [pc, #28]	@ (80099d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80099b2:	4808      	ldr	r0, [pc, #32]	@ (80099d4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80099b4:	f7ff fd88 	bl	80094c8 <USBD_GetString>
 80099b8:	e004      	b.n	80099c4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80099ba:	683a      	ldr	r2, [r7, #0]
 80099bc:	4904      	ldr	r1, [pc, #16]	@ (80099d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80099be:	4805      	ldr	r0, [pc, #20]	@ (80099d4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80099c0:	f7ff fd82 	bl	80094c8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80099c4:	4b02      	ldr	r3, [pc, #8]	@ (80099d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	3708      	adds	r7, #8
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}
 80099ce:	bf00      	nop
 80099d0:	24001718 	.word	0x24001718
 80099d4:	0800d104 	.word	0x0800d104

080099d8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b084      	sub	sp, #16
 80099dc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80099de:	4b0f      	ldr	r3, [pc, #60]	@ (8009a1c <Get_SerialNum+0x44>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80099e4:	4b0e      	ldr	r3, [pc, #56]	@ (8009a20 <Get_SerialNum+0x48>)
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80099ea:	4b0e      	ldr	r3, [pc, #56]	@ (8009a24 <Get_SerialNum+0x4c>)
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80099f0:	68fa      	ldr	r2, [r7, #12]
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	4413      	add	r3, r2
 80099f6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d009      	beq.n	8009a12 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80099fe:	2208      	movs	r2, #8
 8009a00:	4909      	ldr	r1, [pc, #36]	@ (8009a28 <Get_SerialNum+0x50>)
 8009a02:	68f8      	ldr	r0, [r7, #12]
 8009a04:	f000 f814 	bl	8009a30 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009a08:	2204      	movs	r2, #4
 8009a0a:	4908      	ldr	r1, [pc, #32]	@ (8009a2c <Get_SerialNum+0x54>)
 8009a0c:	68b8      	ldr	r0, [r7, #8]
 8009a0e:	f000 f80f 	bl	8009a30 <IntToUnicode>
  }
}
 8009a12:	bf00      	nop
 8009a14:	3710      	adds	r7, #16
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bd80      	pop	{r7, pc}
 8009a1a:	bf00      	nop
 8009a1c:	1ff1e800 	.word	0x1ff1e800
 8009a20:	1ff1e804 	.word	0x1ff1e804
 8009a24:	1ff1e808 	.word	0x1ff1e808
 8009a28:	240000ea 	.word	0x240000ea
 8009a2c:	240000fa 	.word	0x240000fa

08009a30 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009a30:	b480      	push	{r7}
 8009a32:	b087      	sub	sp, #28
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	60f8      	str	r0, [r7, #12]
 8009a38:	60b9      	str	r1, [r7, #8]
 8009a3a:	4613      	mov	r3, r2
 8009a3c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009a42:	2300      	movs	r3, #0
 8009a44:	75fb      	strb	r3, [r7, #23]
 8009a46:	e027      	b.n	8009a98 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	0f1b      	lsrs	r3, r3, #28
 8009a4c:	2b09      	cmp	r3, #9
 8009a4e:	d80b      	bhi.n	8009a68 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	0f1b      	lsrs	r3, r3, #28
 8009a54:	b2da      	uxtb	r2, r3
 8009a56:	7dfb      	ldrb	r3, [r7, #23]
 8009a58:	005b      	lsls	r3, r3, #1
 8009a5a:	4619      	mov	r1, r3
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	440b      	add	r3, r1
 8009a60:	3230      	adds	r2, #48	@ 0x30
 8009a62:	b2d2      	uxtb	r2, r2
 8009a64:	701a      	strb	r2, [r3, #0]
 8009a66:	e00a      	b.n	8009a7e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	0f1b      	lsrs	r3, r3, #28
 8009a6c:	b2da      	uxtb	r2, r3
 8009a6e:	7dfb      	ldrb	r3, [r7, #23]
 8009a70:	005b      	lsls	r3, r3, #1
 8009a72:	4619      	mov	r1, r3
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	440b      	add	r3, r1
 8009a78:	3237      	adds	r2, #55	@ 0x37
 8009a7a:	b2d2      	uxtb	r2, r2
 8009a7c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	011b      	lsls	r3, r3, #4
 8009a82:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009a84:	7dfb      	ldrb	r3, [r7, #23]
 8009a86:	005b      	lsls	r3, r3, #1
 8009a88:	3301      	adds	r3, #1
 8009a8a:	68ba      	ldr	r2, [r7, #8]
 8009a8c:	4413      	add	r3, r2
 8009a8e:	2200      	movs	r2, #0
 8009a90:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009a92:	7dfb      	ldrb	r3, [r7, #23]
 8009a94:	3301      	adds	r3, #1
 8009a96:	75fb      	strb	r3, [r7, #23]
 8009a98:	7dfa      	ldrb	r2, [r7, #23]
 8009a9a:	79fb      	ldrb	r3, [r7, #7]
 8009a9c:	429a      	cmp	r2, r3
 8009a9e:	d3d3      	bcc.n	8009a48 <IntToUnicode+0x18>
  }
}
 8009aa0:	bf00      	nop
 8009aa2:	bf00      	nop
 8009aa4:	371c      	adds	r7, #28
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aac:	4770      	bx	lr
	...

08009ab0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b0ba      	sub	sp, #232	@ 0xe8
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009ab8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8009abc:	2200      	movs	r2, #0
 8009abe:	601a      	str	r2, [r3, #0]
 8009ac0:	605a      	str	r2, [r3, #4]
 8009ac2:	609a      	str	r2, [r3, #8]
 8009ac4:	60da      	str	r2, [r3, #12]
 8009ac6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009ac8:	f107 0310 	add.w	r3, r7, #16
 8009acc:	22c0      	movs	r2, #192	@ 0xc0
 8009ace:	2100      	movs	r1, #0
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	f001 fa6e 	bl	800afb2 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	4a2c      	ldr	r2, [pc, #176]	@ (8009b8c <HAL_PCD_MspInit+0xdc>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d151      	bne.n	8009b84 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8009ae0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009ae4:	f04f 0300 	mov.w	r3, #0
 8009ae8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8009aec:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009af0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009af4:	f107 0310 	add.w	r3, r7, #16
 8009af8:	4618      	mov	r0, r3
 8009afa:	f7fa f8a1 	bl	8003c40 <HAL_RCCEx_PeriphCLKConfig>
 8009afe:	4603      	mov	r3, r0
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d001      	beq.n	8009b08 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8009b04:	f7f6 ff98 	bl	8000a38 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8009b08:	f7f9 f8d0 	bl	8002cac <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009b0c:	4b20      	ldr	r3, [pc, #128]	@ (8009b90 <HAL_PCD_MspInit+0xe0>)
 8009b0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009b12:	4a1f      	ldr	r2, [pc, #124]	@ (8009b90 <HAL_PCD_MspInit+0xe0>)
 8009b14:	f043 0301 	orr.w	r3, r3, #1
 8009b18:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8009b1c:	4b1c      	ldr	r3, [pc, #112]	@ (8009b90 <HAL_PCD_MspInit+0xe0>)
 8009b1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009b22:	f003 0301 	and.w	r3, r3, #1
 8009b26:	60fb      	str	r3, [r7, #12]
 8009b28:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009b2a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8009b2e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009b32:	2302      	movs	r3, #2
 8009b34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b38:	2300      	movs	r3, #0
 8009b3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b3e:	2300      	movs	r3, #0
 8009b40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8009b44:	230a      	movs	r3, #10
 8009b46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009b4a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8009b4e:	4619      	mov	r1, r3
 8009b50:	4810      	ldr	r0, [pc, #64]	@ (8009b94 <HAL_PCD_MspInit+0xe4>)
 8009b52:	f7f7 fc07 	bl	8001364 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009b56:	4b0e      	ldr	r3, [pc, #56]	@ (8009b90 <HAL_PCD_MspInit+0xe0>)
 8009b58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009b5c:	4a0c      	ldr	r2, [pc, #48]	@ (8009b90 <HAL_PCD_MspInit+0xe0>)
 8009b5e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009b62:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8009b66:	4b0a      	ldr	r3, [pc, #40]	@ (8009b90 <HAL_PCD_MspInit+0xe0>)
 8009b68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009b6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b70:	60bb      	str	r3, [r7, #8]
 8009b72:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009b74:	2200      	movs	r2, #0
 8009b76:	2100      	movs	r1, #0
 8009b78:	2065      	movs	r0, #101	@ 0x65
 8009b7a:	f7f7 fbbe 	bl	80012fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009b7e:	2065      	movs	r0, #101	@ 0x65
 8009b80:	f7f7 fbd5 	bl	800132e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009b84:	bf00      	nop
 8009b86:	37e8      	adds	r7, #232	@ 0xe8
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}
 8009b8c:	40080000 	.word	0x40080000
 8009b90:	58024400 	.word	0x58024400
 8009b94:	58020000 	.word	0x58020000

08009b98 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b082      	sub	sp, #8
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009bac:	4619      	mov	r1, r3
 8009bae:	4610      	mov	r0, r2
 8009bb0:	f7fe fafd 	bl	80081ae <USBD_LL_SetupStage>
}
 8009bb4:	bf00      	nop
 8009bb6:	3708      	adds	r7, #8
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bd80      	pop	{r7, pc}

08009bbc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b082      	sub	sp, #8
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
 8009bc4:	460b      	mov	r3, r1
 8009bc6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009bce:	78fa      	ldrb	r2, [r7, #3]
 8009bd0:	6879      	ldr	r1, [r7, #4]
 8009bd2:	4613      	mov	r3, r2
 8009bd4:	00db      	lsls	r3, r3, #3
 8009bd6:	4413      	add	r3, r2
 8009bd8:	009b      	lsls	r3, r3, #2
 8009bda:	440b      	add	r3, r1
 8009bdc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009be0:	681a      	ldr	r2, [r3, #0]
 8009be2:	78fb      	ldrb	r3, [r7, #3]
 8009be4:	4619      	mov	r1, r3
 8009be6:	f7fe fb37 	bl	8008258 <USBD_LL_DataOutStage>
}
 8009bea:	bf00      	nop
 8009bec:	3708      	adds	r7, #8
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	bd80      	pop	{r7, pc}

08009bf2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bf2:	b580      	push	{r7, lr}
 8009bf4:	b082      	sub	sp, #8
 8009bf6:	af00      	add	r7, sp, #0
 8009bf8:	6078      	str	r0, [r7, #4]
 8009bfa:	460b      	mov	r3, r1
 8009bfc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009c04:	78fa      	ldrb	r2, [r7, #3]
 8009c06:	6879      	ldr	r1, [r7, #4]
 8009c08:	4613      	mov	r3, r2
 8009c0a:	00db      	lsls	r3, r3, #3
 8009c0c:	4413      	add	r3, r2
 8009c0e:	009b      	lsls	r3, r3, #2
 8009c10:	440b      	add	r3, r1
 8009c12:	3320      	adds	r3, #32
 8009c14:	681a      	ldr	r2, [r3, #0]
 8009c16:	78fb      	ldrb	r3, [r7, #3]
 8009c18:	4619      	mov	r1, r3
 8009c1a:	f7fe fbd0 	bl	80083be <USBD_LL_DataInStage>
}
 8009c1e:	bf00      	nop
 8009c20:	3708      	adds	r7, #8
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}

08009c26 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c26:	b580      	push	{r7, lr}
 8009c28:	b082      	sub	sp, #8
 8009c2a:	af00      	add	r7, sp, #0
 8009c2c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009c34:	4618      	mov	r0, r3
 8009c36:	f7fe fd0a 	bl	800864e <USBD_LL_SOF>
}
 8009c3a:	bf00      	nop
 8009c3c:	3708      	adds	r7, #8
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}

08009c42 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c42:	b580      	push	{r7, lr}
 8009c44:	b084      	sub	sp, #16
 8009c46:	af00      	add	r7, sp, #0
 8009c48:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	79db      	ldrb	r3, [r3, #7]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d102      	bne.n	8009c5c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009c56:	2300      	movs	r3, #0
 8009c58:	73fb      	strb	r3, [r7, #15]
 8009c5a:	e008      	b.n	8009c6e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	79db      	ldrb	r3, [r3, #7]
 8009c60:	2b02      	cmp	r3, #2
 8009c62:	d102      	bne.n	8009c6a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009c64:	2301      	movs	r3, #1
 8009c66:	73fb      	strb	r3, [r7, #15]
 8009c68:	e001      	b.n	8009c6e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009c6a:	f7f6 fee5 	bl	8000a38 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009c74:	7bfa      	ldrb	r2, [r7, #15]
 8009c76:	4611      	mov	r1, r2
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f7fe fca4 	bl	80085c6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009c84:	4618      	mov	r0, r3
 8009c86:	f7fe fc4c 	bl	8008522 <USBD_LL_Reset>
}
 8009c8a:	bf00      	nop
 8009c8c:	3710      	adds	r7, #16
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}
	...

08009c94 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b082      	sub	sp, #8
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f7fe fc9f 	bl	80085e6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	687a      	ldr	r2, [r7, #4]
 8009cb4:	6812      	ldr	r2, [r2, #0]
 8009cb6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009cba:	f043 0301 	orr.w	r3, r3, #1
 8009cbe:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	7adb      	ldrb	r3, [r3, #11]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d005      	beq.n	8009cd4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009cc8:	4b04      	ldr	r3, [pc, #16]	@ (8009cdc <HAL_PCD_SuspendCallback+0x48>)
 8009cca:	691b      	ldr	r3, [r3, #16]
 8009ccc:	4a03      	ldr	r2, [pc, #12]	@ (8009cdc <HAL_PCD_SuspendCallback+0x48>)
 8009cce:	f043 0306 	orr.w	r3, r3, #6
 8009cd2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009cd4:	bf00      	nop
 8009cd6:	3708      	adds	r7, #8
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bd80      	pop	{r7, pc}
 8009cdc:	e000ed00 	.word	0xe000ed00

08009ce0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b082      	sub	sp, #8
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009cee:	4618      	mov	r0, r3
 8009cf0:	f7fe fc95 	bl	800861e <USBD_LL_Resume>
}
 8009cf4:	bf00      	nop
 8009cf6:	3708      	adds	r7, #8
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}

08009cfc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b082      	sub	sp, #8
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
 8009d04:	460b      	mov	r3, r1
 8009d06:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d0e:	78fa      	ldrb	r2, [r7, #3]
 8009d10:	4611      	mov	r1, r2
 8009d12:	4618      	mov	r0, r3
 8009d14:	f7fe fced 	bl	80086f2 <USBD_LL_IsoOUTIncomplete>
}
 8009d18:	bf00      	nop
 8009d1a:	3708      	adds	r7, #8
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}

08009d20 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b082      	sub	sp, #8
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
 8009d28:	460b      	mov	r3, r1
 8009d2a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d32:	78fa      	ldrb	r2, [r7, #3]
 8009d34:	4611      	mov	r1, r2
 8009d36:	4618      	mov	r0, r3
 8009d38:	f7fe fca9 	bl	800868e <USBD_LL_IsoINIncomplete>
}
 8009d3c:	bf00      	nop
 8009d3e:	3708      	adds	r7, #8
 8009d40:	46bd      	mov	sp, r7
 8009d42:	bd80      	pop	{r7, pc}

08009d44 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b082      	sub	sp, #8
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d52:	4618      	mov	r0, r3
 8009d54:	f7fe fcff 	bl	8008756 <USBD_LL_DevConnected>
}
 8009d58:	bf00      	nop
 8009d5a:	3708      	adds	r7, #8
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}

08009d60 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b082      	sub	sp, #8
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f7fe fcfc 	bl	800876c <USBD_LL_DevDisconnected>
}
 8009d74:	bf00      	nop
 8009d76:	3708      	adds	r7, #8
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}

08009d7c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b082      	sub	sp, #8
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	781b      	ldrb	r3, [r3, #0]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d13e      	bne.n	8009e0a <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009d8c:	4a21      	ldr	r2, [pc, #132]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	4a1f      	ldr	r2, [pc, #124]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009d98:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009d9c:	4b1d      	ldr	r3, [pc, #116]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009d9e:	4a1e      	ldr	r2, [pc, #120]	@ (8009e18 <USBD_LL_Init+0x9c>)
 8009da0:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8009da2:	4b1c      	ldr	r3, [pc, #112]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009da4:	2209      	movs	r2, #9
 8009da6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009da8:	4b1a      	ldr	r3, [pc, #104]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009daa:	2202      	movs	r2, #2
 8009dac:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009dae:	4b19      	ldr	r3, [pc, #100]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009db0:	2200      	movs	r2, #0
 8009db2:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009db4:	4b17      	ldr	r3, [pc, #92]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009db6:	2202      	movs	r2, #2
 8009db8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009dba:	4b16      	ldr	r3, [pc, #88]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009dc0:	4b14      	ldr	r3, [pc, #80]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009dc6:	4b13      	ldr	r3, [pc, #76]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009dc8:	2200      	movs	r2, #0
 8009dca:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8009dcc:	4b11      	ldr	r3, [pc, #68]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009dce:	2200      	movs	r2, #0
 8009dd0:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009dd2:	4b10      	ldr	r3, [pc, #64]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009dd8:	4b0e      	ldr	r3, [pc, #56]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009dda:	2200      	movs	r2, #0
 8009ddc:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009dde:	480d      	ldr	r0, [pc, #52]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009de0:	f7f7 fc89 	bl	80016f6 <HAL_PCD_Init>
 8009de4:	4603      	mov	r3, r0
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d001      	beq.n	8009dee <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8009dea:	f7f6 fe25 	bl	8000a38 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009dee:	2180      	movs	r1, #128	@ 0x80
 8009df0:	4808      	ldr	r0, [pc, #32]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009df2:	f7f8 fee0 	bl	8002bb6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009df6:	2240      	movs	r2, #64	@ 0x40
 8009df8:	2100      	movs	r1, #0
 8009dfa:	4806      	ldr	r0, [pc, #24]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009dfc:	f7f8 fe94 	bl	8002b28 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009e00:	2280      	movs	r2, #128	@ 0x80
 8009e02:	2101      	movs	r1, #1
 8009e04:	4803      	ldr	r0, [pc, #12]	@ (8009e14 <USBD_LL_Init+0x98>)
 8009e06:	f7f8 fe8f 	bl	8002b28 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8009e0a:	2300      	movs	r3, #0
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	3708      	adds	r7, #8
 8009e10:	46bd      	mov	sp, r7
 8009e12:	bd80      	pop	{r7, pc}
 8009e14:	24001918 	.word	0x24001918
 8009e18:	40080000 	.word	0x40080000

08009e1c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b084      	sub	sp, #16
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e24:	2300      	movs	r3, #0
 8009e26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e28:	2300      	movs	r3, #0
 8009e2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009e32:	4618      	mov	r0, r3
 8009e34:	f7f7 fd6b 	bl	800190e <HAL_PCD_Start>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e3c:	7bfb      	ldrb	r3, [r7, #15]
 8009e3e:	4618      	mov	r0, r3
 8009e40:	f000 f942 	bl	800a0c8 <USBD_Get_USB_Status>
 8009e44:	4603      	mov	r3, r0
 8009e46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e48:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	3710      	adds	r7, #16
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}

08009e52 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009e52:	b580      	push	{r7, lr}
 8009e54:	b084      	sub	sp, #16
 8009e56:	af00      	add	r7, sp, #0
 8009e58:	6078      	str	r0, [r7, #4]
 8009e5a:	4608      	mov	r0, r1
 8009e5c:	4611      	mov	r1, r2
 8009e5e:	461a      	mov	r2, r3
 8009e60:	4603      	mov	r3, r0
 8009e62:	70fb      	strb	r3, [r7, #3]
 8009e64:	460b      	mov	r3, r1
 8009e66:	70bb      	strb	r3, [r7, #2]
 8009e68:	4613      	mov	r3, r2
 8009e6a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e70:	2300      	movs	r3, #0
 8009e72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009e7a:	78bb      	ldrb	r3, [r7, #2]
 8009e7c:	883a      	ldrh	r2, [r7, #0]
 8009e7e:	78f9      	ldrb	r1, [r7, #3]
 8009e80:	f7f8 fa6c 	bl	800235c <HAL_PCD_EP_Open>
 8009e84:	4603      	mov	r3, r0
 8009e86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e88:	7bfb      	ldrb	r3, [r7, #15]
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	f000 f91c 	bl	800a0c8 <USBD_Get_USB_Status>
 8009e90:	4603      	mov	r3, r0
 8009e92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e94:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e96:	4618      	mov	r0, r3
 8009e98:	3710      	adds	r7, #16
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}

08009e9e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009e9e:	b580      	push	{r7, lr}
 8009ea0:	b084      	sub	sp, #16
 8009ea2:	af00      	add	r7, sp, #0
 8009ea4:	6078      	str	r0, [r7, #4]
 8009ea6:	460b      	mov	r3, r1
 8009ea8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009eaa:	2300      	movs	r3, #0
 8009eac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009eae:	2300      	movs	r3, #0
 8009eb0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009eb8:	78fa      	ldrb	r2, [r7, #3]
 8009eba:	4611      	mov	r1, r2
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	f7f8 fab7 	bl	8002430 <HAL_PCD_EP_Close>
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ec6:	7bfb      	ldrb	r3, [r7, #15]
 8009ec8:	4618      	mov	r0, r3
 8009eca:	f000 f8fd 	bl	800a0c8 <USBD_Get_USB_Status>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ed2:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	3710      	adds	r7, #16
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	bd80      	pop	{r7, pc}

08009edc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b084      	sub	sp, #16
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
 8009ee4:	460b      	mov	r3, r1
 8009ee6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009eec:	2300      	movs	r3, #0
 8009eee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009ef6:	78fa      	ldrb	r2, [r7, #3]
 8009ef8:	4611      	mov	r1, r2
 8009efa:	4618      	mov	r0, r3
 8009efc:	f7f8 fb6f 	bl	80025de <HAL_PCD_EP_SetStall>
 8009f00:	4603      	mov	r3, r0
 8009f02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f04:	7bfb      	ldrb	r3, [r7, #15]
 8009f06:	4618      	mov	r0, r3
 8009f08:	f000 f8de 	bl	800a0c8 <USBD_Get_USB_Status>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f10:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	3710      	adds	r7, #16
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}

08009f1a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f1a:	b580      	push	{r7, lr}
 8009f1c:	b084      	sub	sp, #16
 8009f1e:	af00      	add	r7, sp, #0
 8009f20:	6078      	str	r0, [r7, #4]
 8009f22:	460b      	mov	r3, r1
 8009f24:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f26:	2300      	movs	r3, #0
 8009f28:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009f34:	78fa      	ldrb	r2, [r7, #3]
 8009f36:	4611      	mov	r1, r2
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f7f8 fbb3 	bl	80026a4 <HAL_PCD_EP_ClrStall>
 8009f3e:	4603      	mov	r3, r0
 8009f40:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f42:	7bfb      	ldrb	r3, [r7, #15]
 8009f44:	4618      	mov	r0, r3
 8009f46:	f000 f8bf 	bl	800a0c8 <USBD_Get_USB_Status>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009f4e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3710      	adds	r7, #16
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}

08009f58 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b085      	sub	sp, #20
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
 8009f60:	460b      	mov	r3, r1
 8009f62:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009f6a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009f6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	da0b      	bge.n	8009f8c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009f74:	78fb      	ldrb	r3, [r7, #3]
 8009f76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f7a:	68f9      	ldr	r1, [r7, #12]
 8009f7c:	4613      	mov	r3, r2
 8009f7e:	00db      	lsls	r3, r3, #3
 8009f80:	4413      	add	r3, r2
 8009f82:	009b      	lsls	r3, r3, #2
 8009f84:	440b      	add	r3, r1
 8009f86:	3316      	adds	r3, #22
 8009f88:	781b      	ldrb	r3, [r3, #0]
 8009f8a:	e00b      	b.n	8009fa4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009f8c:	78fb      	ldrb	r3, [r7, #3]
 8009f8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f92:	68f9      	ldr	r1, [r7, #12]
 8009f94:	4613      	mov	r3, r2
 8009f96:	00db      	lsls	r3, r3, #3
 8009f98:	4413      	add	r3, r2
 8009f9a:	009b      	lsls	r3, r3, #2
 8009f9c:	440b      	add	r3, r1
 8009f9e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009fa2:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	3714      	adds	r7, #20
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fae:	4770      	bx	lr

08009fb0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b084      	sub	sp, #16
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
 8009fb8:	460b      	mov	r3, r1
 8009fba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009fca:	78fa      	ldrb	r2, [r7, #3]
 8009fcc:	4611      	mov	r1, r2
 8009fce:	4618      	mov	r0, r3
 8009fd0:	f7f8 f9a0 	bl	8002314 <HAL_PCD_SetAddress>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009fd8:	7bfb      	ldrb	r3, [r7, #15]
 8009fda:	4618      	mov	r0, r3
 8009fdc:	f000 f874 	bl	800a0c8 <USBD_Get_USB_Status>
 8009fe0:	4603      	mov	r3, r0
 8009fe2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009fe4:	7bbb      	ldrb	r3, [r7, #14]
}
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	3710      	adds	r7, #16
 8009fea:	46bd      	mov	sp, r7
 8009fec:	bd80      	pop	{r7, pc}

08009fee <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009fee:	b580      	push	{r7, lr}
 8009ff0:	b086      	sub	sp, #24
 8009ff2:	af00      	add	r7, sp, #0
 8009ff4:	60f8      	str	r0, [r7, #12]
 8009ff6:	607a      	str	r2, [r7, #4]
 8009ff8:	603b      	str	r3, [r7, #0]
 8009ffa:	460b      	mov	r3, r1
 8009ffc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ffe:	2300      	movs	r3, #0
 800a000:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a002:	2300      	movs	r3, #0
 800a004:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a00c:	7af9      	ldrb	r1, [r7, #11]
 800a00e:	683b      	ldr	r3, [r7, #0]
 800a010:	687a      	ldr	r2, [r7, #4]
 800a012:	f7f8 faaa 	bl	800256a <HAL_PCD_EP_Transmit>
 800a016:	4603      	mov	r3, r0
 800a018:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a01a:	7dfb      	ldrb	r3, [r7, #23]
 800a01c:	4618      	mov	r0, r3
 800a01e:	f000 f853 	bl	800a0c8 <USBD_Get_USB_Status>
 800a022:	4603      	mov	r3, r0
 800a024:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a026:	7dbb      	ldrb	r3, [r7, #22]
}
 800a028:	4618      	mov	r0, r3
 800a02a:	3718      	adds	r7, #24
 800a02c:	46bd      	mov	sp, r7
 800a02e:	bd80      	pop	{r7, pc}

0800a030 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b086      	sub	sp, #24
 800a034:	af00      	add	r7, sp, #0
 800a036:	60f8      	str	r0, [r7, #12]
 800a038:	607a      	str	r2, [r7, #4]
 800a03a:	603b      	str	r3, [r7, #0]
 800a03c:	460b      	mov	r3, r1
 800a03e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a040:	2300      	movs	r3, #0
 800a042:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a044:	2300      	movs	r3, #0
 800a046:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a04e:	7af9      	ldrb	r1, [r7, #11]
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	687a      	ldr	r2, [r7, #4]
 800a054:	f7f8 fa36 	bl	80024c4 <HAL_PCD_EP_Receive>
 800a058:	4603      	mov	r3, r0
 800a05a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a05c:	7dfb      	ldrb	r3, [r7, #23]
 800a05e:	4618      	mov	r0, r3
 800a060:	f000 f832 	bl	800a0c8 <USBD_Get_USB_Status>
 800a064:	4603      	mov	r3, r0
 800a066:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a068:	7dbb      	ldrb	r3, [r7, #22]
}
 800a06a:	4618      	mov	r0, r3
 800a06c:	3718      	adds	r7, #24
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}

0800a072 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a072:	b580      	push	{r7, lr}
 800a074:	b082      	sub	sp, #8
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
 800a07a:	460b      	mov	r3, r1
 800a07c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a084:	78fa      	ldrb	r2, [r7, #3]
 800a086:	4611      	mov	r1, r2
 800a088:	4618      	mov	r0, r3
 800a08a:	f7f8 fa56 	bl	800253a <HAL_PCD_EP_GetRxCount>
 800a08e:	4603      	mov	r3, r0
}
 800a090:	4618      	mov	r0, r3
 800a092:	3708      	adds	r7, #8
 800a094:	46bd      	mov	sp, r7
 800a096:	bd80      	pop	{r7, pc}

0800a098 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a098:	b480      	push	{r7}
 800a09a:	b083      	sub	sp, #12
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a0a0:	4b03      	ldr	r3, [pc, #12]	@ (800a0b0 <USBD_static_malloc+0x18>)
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	370c      	adds	r7, #12
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ac:	4770      	bx	lr
 800a0ae:	bf00      	nop
 800a0b0:	24001dfc 	.word	0x24001dfc

0800a0b4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b083      	sub	sp, #12
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800a0bc:	bf00      	nop
 800a0be:	370c      	adds	r7, #12
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c6:	4770      	bx	lr

0800a0c8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a0c8:	b480      	push	{r7}
 800a0ca:	b085      	sub	sp, #20
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a0d6:	79fb      	ldrb	r3, [r7, #7]
 800a0d8:	2b03      	cmp	r3, #3
 800a0da:	d817      	bhi.n	800a10c <USBD_Get_USB_Status+0x44>
 800a0dc:	a201      	add	r2, pc, #4	@ (adr r2, 800a0e4 <USBD_Get_USB_Status+0x1c>)
 800a0de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0e2:	bf00      	nop
 800a0e4:	0800a0f5 	.word	0x0800a0f5
 800a0e8:	0800a0fb 	.word	0x0800a0fb
 800a0ec:	0800a101 	.word	0x0800a101
 800a0f0:	0800a107 	.word	0x0800a107
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	73fb      	strb	r3, [r7, #15]
    break;
 800a0f8:	e00b      	b.n	800a112 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a0fa:	2303      	movs	r3, #3
 800a0fc:	73fb      	strb	r3, [r7, #15]
    break;
 800a0fe:	e008      	b.n	800a112 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a100:	2301      	movs	r3, #1
 800a102:	73fb      	strb	r3, [r7, #15]
    break;
 800a104:	e005      	b.n	800a112 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a106:	2303      	movs	r3, #3
 800a108:	73fb      	strb	r3, [r7, #15]
    break;
 800a10a:	e002      	b.n	800a112 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a10c:	2303      	movs	r3, #3
 800a10e:	73fb      	strb	r3, [r7, #15]
    break;
 800a110:	bf00      	nop
  }
  return usb_status;
 800a112:	7bfb      	ldrb	r3, [r7, #15]
}
 800a114:	4618      	mov	r0, r3
 800a116:	3714      	adds	r7, #20
 800a118:	46bd      	mov	sp, r7
 800a11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11e:	4770      	bx	lr

0800a120 <atan2>:
 800a120:	f000 b826 	b.w	800a170 <__ieee754_atan2>
 800a124:	0000      	movs	r0, r0
	...

0800a128 <sqrt>:
 800a128:	b508      	push	{r3, lr}
 800a12a:	ed2d 8b04 	vpush	{d8-d9}
 800a12e:	eeb0 8b40 	vmov.f64	d8, d0
 800a132:	f000 f819 	bl	800a168 <__ieee754_sqrt>
 800a136:	eeb4 8b48 	vcmp.f64	d8, d8
 800a13a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a13e:	d60c      	bvs.n	800a15a <sqrt+0x32>
 800a140:	ed9f 9b07 	vldr	d9, [pc, #28]	@ 800a160 <sqrt+0x38>
 800a144:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800a148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a14c:	d505      	bpl.n	800a15a <sqrt+0x32>
 800a14e:	f000 ff83 	bl	800b058 <__errno>
 800a152:	ee89 0b09 	vdiv.f64	d0, d9, d9
 800a156:	2321      	movs	r3, #33	@ 0x21
 800a158:	6003      	str	r3, [r0, #0]
 800a15a:	ecbd 8b04 	vpop	{d8-d9}
 800a15e:	bd08      	pop	{r3, pc}
	...

0800a168 <__ieee754_sqrt>:
 800a168:	eeb1 0bc0 	vsqrt.f64	d0, d0
 800a16c:	4770      	bx	lr
	...

0800a170 <__ieee754_atan2>:
 800a170:	ee11 1a10 	vmov	r1, s2
 800a174:	eeb0 7b40 	vmov.f64	d7, d0
 800a178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a17a:	ee11 5a90 	vmov	r5, s3
 800a17e:	424b      	negs	r3, r1
 800a180:	4f59      	ldr	r7, [pc, #356]	@ (800a2e8 <__ieee754_atan2+0x178>)
 800a182:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a186:	430b      	orrs	r3, r1
 800a188:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800a18c:	42bb      	cmp	r3, r7
 800a18e:	d80d      	bhi.n	800a1ac <__ieee754_atan2+0x3c>
 800a190:	ee10 ca10 	vmov	ip, s0
 800a194:	ee17 6a90 	vmov	r6, s15
 800a198:	f1cc 0000 	rsb	r0, ip, #0
 800a19c:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800a1a0:	ea40 000c 	orr.w	r0, r0, ip
 800a1a4:	ea43 70d0 	orr.w	r0, r3, r0, lsr #31
 800a1a8:	42b8      	cmp	r0, r7
 800a1aa:	d904      	bls.n	800a1b6 <__ieee754_atan2+0x46>
 800a1ac:	ee37 7b01 	vadd.f64	d7, d7, d1
 800a1b0:	eeb0 0b47 	vmov.f64	d0, d7
 800a1b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1b6:	f105 4040 	add.w	r0, r5, #3221225472	@ 0xc0000000
 800a1ba:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800a1be:	4308      	orrs	r0, r1
 800a1c0:	d103      	bne.n	800a1ca <__ieee754_atan2+0x5a>
 800a1c2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a1c6:	f000 b897 	b.w	800a2f8 <atan>
 800a1ca:	17ac      	asrs	r4, r5, #30
 800a1cc:	f004 0402 	and.w	r4, r4, #2
 800a1d0:	ea53 0c0c 	orrs.w	ip, r3, ip
 800a1d4:	ea44 74d6 	orr.w	r4, r4, r6, lsr #31
 800a1d8:	d107      	bne.n	800a1ea <__ieee754_atan2+0x7a>
 800a1da:	2c02      	cmp	r4, #2
 800a1dc:	d05c      	beq.n	800a298 <__ieee754_atan2+0x128>
 800a1de:	ed9f 6b34 	vldr	d6, [pc, #208]	@ 800a2b0 <__ieee754_atan2+0x140>
 800a1e2:	2c03      	cmp	r4, #3
 800a1e4:	fe06 7b00 	vseleq.f64	d7, d6, d0
 800a1e8:	e7e2      	b.n	800a1b0 <__ieee754_atan2+0x40>
 800a1ea:	4311      	orrs	r1, r2
 800a1ec:	d107      	bne.n	800a1fe <__ieee754_atan2+0x8e>
 800a1ee:	ed9f 7b32 	vldr	d7, [pc, #200]	@ 800a2b8 <__ieee754_atan2+0x148>
 800a1f2:	ed9f 6b33 	vldr	d6, [pc, #204]	@ 800a2c0 <__ieee754_atan2+0x150>
 800a1f6:	2e00      	cmp	r6, #0
 800a1f8:	fe26 7b07 	vselge.f64	d7, d6, d7
 800a1fc:	e7d8      	b.n	800a1b0 <__ieee754_atan2+0x40>
 800a1fe:	42ba      	cmp	r2, r7
 800a200:	d10f      	bne.n	800a222 <__ieee754_atan2+0xb2>
 800a202:	4293      	cmp	r3, r2
 800a204:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 800a208:	d107      	bne.n	800a21a <__ieee754_atan2+0xaa>
 800a20a:	2c02      	cmp	r4, #2
 800a20c:	d847      	bhi.n	800a29e <__ieee754_atan2+0x12e>
 800a20e:	4b37      	ldr	r3, [pc, #220]	@ (800a2ec <__ieee754_atan2+0x17c>)
 800a210:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a214:	ed93 7b00 	vldr	d7, [r3]
 800a218:	e7ca      	b.n	800a1b0 <__ieee754_atan2+0x40>
 800a21a:	2c02      	cmp	r4, #2
 800a21c:	d842      	bhi.n	800a2a4 <__ieee754_atan2+0x134>
 800a21e:	4b34      	ldr	r3, [pc, #208]	@ (800a2f0 <__ieee754_atan2+0x180>)
 800a220:	e7f6      	b.n	800a210 <__ieee754_atan2+0xa0>
 800a222:	42bb      	cmp	r3, r7
 800a224:	d0e3      	beq.n	800a1ee <__ieee754_atan2+0x7e>
 800a226:	1a9b      	subs	r3, r3, r2
 800a228:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800a22c:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a230:	da1a      	bge.n	800a268 <__ieee754_atan2+0xf8>
 800a232:	2d00      	cmp	r5, #0
 800a234:	da01      	bge.n	800a23a <__ieee754_atan2+0xca>
 800a236:	323c      	adds	r2, #60	@ 0x3c
 800a238:	db19      	blt.n	800a26e <__ieee754_atan2+0xfe>
 800a23a:	ee87 0b01 	vdiv.f64	d0, d7, d1
 800a23e:	f000 f955 	bl	800a4ec <fabs>
 800a242:	f000 f859 	bl	800a2f8 <atan>
 800a246:	eeb0 7b40 	vmov.f64	d7, d0
 800a24a:	2c01      	cmp	r4, #1
 800a24c:	d012      	beq.n	800a274 <__ieee754_atan2+0x104>
 800a24e:	2c02      	cmp	r4, #2
 800a250:	d019      	beq.n	800a286 <__ieee754_atan2+0x116>
 800a252:	2c00      	cmp	r4, #0
 800a254:	d0ac      	beq.n	800a1b0 <__ieee754_atan2+0x40>
 800a256:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 800a2c8 <__ieee754_atan2+0x158>
 800a25a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a25e:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 800a2d0 <__ieee754_atan2+0x160>
 800a262:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a266:	e7a3      	b.n	800a1b0 <__ieee754_atan2+0x40>
 800a268:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 800a2c0 <__ieee754_atan2+0x150>
 800a26c:	e7ed      	b.n	800a24a <__ieee754_atan2+0xda>
 800a26e:	ed9f 7b1a 	vldr	d7, [pc, #104]	@ 800a2d8 <__ieee754_atan2+0x168>
 800a272:	e7ea      	b.n	800a24a <__ieee754_atan2+0xda>
 800a274:	ee17 1a90 	vmov	r1, s15
 800a278:	ec53 2b17 	vmov	r2, r3, d7
 800a27c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a280:	ec43 2b17 	vmov	d7, r2, r3
 800a284:	e794      	b.n	800a1b0 <__ieee754_atan2+0x40>
 800a286:	ed9f 6b10 	vldr	d6, [pc, #64]	@ 800a2c8 <__ieee754_atan2+0x158>
 800a28a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a28e:	ed9f 6b10 	vldr	d6, [pc, #64]	@ 800a2d0 <__ieee754_atan2+0x160>
 800a292:	ee36 7b47 	vsub.f64	d7, d6, d7
 800a296:	e78b      	b.n	800a1b0 <__ieee754_atan2+0x40>
 800a298:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 800a2d0 <__ieee754_atan2+0x160>
 800a29c:	e788      	b.n	800a1b0 <__ieee754_atan2+0x40>
 800a29e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800a2e0 <__ieee754_atan2+0x170>
 800a2a2:	e785      	b.n	800a1b0 <__ieee754_atan2+0x40>
 800a2a4:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 800a2d8 <__ieee754_atan2+0x168>
 800a2a8:	e782      	b.n	800a1b0 <__ieee754_atan2+0x40>
 800a2aa:	bf00      	nop
 800a2ac:	f3af 8000 	nop.w
 800a2b0:	54442d18 	.word	0x54442d18
 800a2b4:	c00921fb 	.word	0xc00921fb
 800a2b8:	54442d18 	.word	0x54442d18
 800a2bc:	bff921fb 	.word	0xbff921fb
 800a2c0:	54442d18 	.word	0x54442d18
 800a2c4:	3ff921fb 	.word	0x3ff921fb
 800a2c8:	33145c07 	.word	0x33145c07
 800a2cc:	3ca1a626 	.word	0x3ca1a626
 800a2d0:	54442d18 	.word	0x54442d18
 800a2d4:	400921fb 	.word	0x400921fb
	...
 800a2e0:	54442d18 	.word	0x54442d18
 800a2e4:	3fe921fb 	.word	0x3fe921fb
 800a2e8:	7ff00000 	.word	0x7ff00000
 800a2ec:	0800d140 	.word	0x0800d140
 800a2f0:	0800d128 	.word	0x0800d128
 800a2f4:	00000000 	.word	0x00000000

0800a2f8 <atan>:
 800a2f8:	b538      	push	{r3, r4, r5, lr}
 800a2fa:	eeb0 7b40 	vmov.f64	d7, d0
 800a2fe:	ee17 5a90 	vmov	r5, s15
 800a302:	4b73      	ldr	r3, [pc, #460]	@ (800a4d0 <atan+0x1d8>)
 800a304:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800a308:	429c      	cmp	r4, r3
 800a30a:	d913      	bls.n	800a334 <atan+0x3c>
 800a30c:	4b71      	ldr	r3, [pc, #452]	@ (800a4d4 <atan+0x1dc>)
 800a30e:	429c      	cmp	r4, r3
 800a310:	d803      	bhi.n	800a31a <atan+0x22>
 800a312:	d107      	bne.n	800a324 <atan+0x2c>
 800a314:	ee10 3a10 	vmov	r3, s0
 800a318:	b123      	cbz	r3, 800a324 <atan+0x2c>
 800a31a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a31e:	eeb0 0b47 	vmov.f64	d0, d7
 800a322:	bd38      	pop	{r3, r4, r5, pc}
 800a324:	ed9f 7b4e 	vldr	d7, [pc, #312]	@ 800a460 <atan+0x168>
 800a328:	ed9f 6b4f 	vldr	d6, [pc, #316]	@ 800a468 <atan+0x170>
 800a32c:	2d00      	cmp	r5, #0
 800a32e:	fe36 7b07 	vselgt.f64	d7, d6, d7
 800a332:	e7f4      	b.n	800a31e <atan+0x26>
 800a334:	4b68      	ldr	r3, [pc, #416]	@ (800a4d8 <atan+0x1e0>)
 800a336:	429c      	cmp	r4, r3
 800a338:	d811      	bhi.n	800a35e <atan+0x66>
 800a33a:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800a33e:	429c      	cmp	r4, r3
 800a340:	d80a      	bhi.n	800a358 <atan+0x60>
 800a342:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 800a346:	ed9f 6b4a 	vldr	d6, [pc, #296]	@ 800a470 <atan+0x178>
 800a34a:	ee30 6b06 	vadd.f64	d6, d0, d6
 800a34e:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800a352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a356:	dce2      	bgt.n	800a31e <atan+0x26>
 800a358:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a35c:	e013      	b.n	800a386 <atan+0x8e>
 800a35e:	f000 f8c5 	bl	800a4ec <fabs>
 800a362:	4b5e      	ldr	r3, [pc, #376]	@ (800a4dc <atan+0x1e4>)
 800a364:	429c      	cmp	r4, r3
 800a366:	d84f      	bhi.n	800a408 <atan+0x110>
 800a368:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800a36c:	429c      	cmp	r4, r3
 800a36e:	d841      	bhi.n	800a3f4 <atan+0xfc>
 800a370:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800a374:	eebf 5b00 	vmov.f64	d5, #240	@ 0xbf800000 -1.0
 800a378:	2300      	movs	r3, #0
 800a37a:	eea0 5b07 	vfma.f64	d5, d0, d7
 800a37e:	ee30 0b07 	vadd.f64	d0, d0, d7
 800a382:	ee85 7b00 	vdiv.f64	d7, d5, d0
 800a386:	ed9f 6b3c 	vldr	d6, [pc, #240]	@ 800a478 <atan+0x180>
 800a38a:	ee27 4b07 	vmul.f64	d4, d7, d7
 800a38e:	ee24 5b04 	vmul.f64	d5, d4, d4
 800a392:	ed9f 3b3b 	vldr	d3, [pc, #236]	@ 800a480 <atan+0x188>
 800a396:	eea5 3b06 	vfma.f64	d3, d5, d6
 800a39a:	ed9f 6b3b 	vldr	d6, [pc, #236]	@ 800a488 <atan+0x190>
 800a39e:	eea3 6b05 	vfma.f64	d6, d3, d5
 800a3a2:	ed9f 3b3b 	vldr	d3, [pc, #236]	@ 800a490 <atan+0x198>
 800a3a6:	eea6 3b05 	vfma.f64	d3, d6, d5
 800a3aa:	ed9f 6b3b 	vldr	d6, [pc, #236]	@ 800a498 <atan+0x1a0>
 800a3ae:	eea3 6b05 	vfma.f64	d6, d3, d5
 800a3b2:	ed9f 3b3b 	vldr	d3, [pc, #236]	@ 800a4a0 <atan+0x1a8>
 800a3b6:	ed9f 2b3c 	vldr	d2, [pc, #240]	@ 800a4a8 <atan+0x1b0>
 800a3ba:	eea6 3b05 	vfma.f64	d3, d6, d5
 800a3be:	ed9f 6b3c 	vldr	d6, [pc, #240]	@ 800a4b0 <atan+0x1b8>
 800a3c2:	eea5 2b06 	vfma.f64	d2, d5, d6
 800a3c6:	ed9f 6b3c 	vldr	d6, [pc, #240]	@ 800a4b8 <atan+0x1c0>
 800a3ca:	eea2 6b05 	vfma.f64	d6, d2, d5
 800a3ce:	ed9f 2b3c 	vldr	d2, [pc, #240]	@ 800a4c0 <atan+0x1c8>
 800a3d2:	eea6 2b05 	vfma.f64	d2, d6, d5
 800a3d6:	ed9f 6b3c 	vldr	d6, [pc, #240]	@ 800a4c8 <atan+0x1d0>
 800a3da:	1c5a      	adds	r2, r3, #1
 800a3dc:	eea2 6b05 	vfma.f64	d6, d2, d5
 800a3e0:	ee26 6b05 	vmul.f64	d6, d6, d5
 800a3e4:	eea3 6b04 	vfma.f64	d6, d3, d4
 800a3e8:	ee27 6b06 	vmul.f64	d6, d7, d6
 800a3ec:	d121      	bne.n	800a432 <atan+0x13a>
 800a3ee:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a3f2:	e794      	b.n	800a31e <atan+0x26>
 800a3f4:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	ee30 5b47 	vsub.f64	d5, d0, d7
 800a3fe:	ee30 0b07 	vadd.f64	d0, d0, d7
 800a402:	ee85 7b00 	vdiv.f64	d7, d5, d0
 800a406:	e7be      	b.n	800a386 <atan+0x8e>
 800a408:	4b35      	ldr	r3, [pc, #212]	@ (800a4e0 <atan+0x1e8>)
 800a40a:	429c      	cmp	r4, r3
 800a40c:	d20b      	bcs.n	800a426 <atan+0x12e>
 800a40e:	eeb7 7b08 	vmov.f64	d7, #120	@ 0x3fc00000  1.5
 800a412:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800a416:	ee30 5b47 	vsub.f64	d5, d0, d7
 800a41a:	eea0 6b07 	vfma.f64	d6, d0, d7
 800a41e:	2302      	movs	r3, #2
 800a420:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800a424:	e7af      	b.n	800a386 <atan+0x8e>
 800a426:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 800a42a:	2303      	movs	r3, #3
 800a42c:	ee86 7b00 	vdiv.f64	d7, d6, d0
 800a430:	e7a9      	b.n	800a386 <atan+0x8e>
 800a432:	4a2c      	ldr	r2, [pc, #176]	@ (800a4e4 <atan+0x1ec>)
 800a434:	492c      	ldr	r1, [pc, #176]	@ (800a4e8 <atan+0x1f0>)
 800a436:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800a43a:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 800a43e:	ed93 5b00 	vldr	d5, [r3]
 800a442:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a446:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a44a:	ed92 7b00 	vldr	d7, [r2]
 800a44e:	2d00      	cmp	r5, #0
 800a450:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a454:	bfb8      	it	lt
 800a456:	eeb1 7b47 	vneglt.f64	d7, d7
 800a45a:	e760      	b.n	800a31e <atan+0x26>
 800a45c:	f3af 8000 	nop.w
 800a460:	54442d18 	.word	0x54442d18
 800a464:	bff921fb 	.word	0xbff921fb
 800a468:	54442d18 	.word	0x54442d18
 800a46c:	3ff921fb 	.word	0x3ff921fb
 800a470:	8800759c 	.word	0x8800759c
 800a474:	7e37e43c 	.word	0x7e37e43c
 800a478:	e322da11 	.word	0xe322da11
 800a47c:	3f90ad3a 	.word	0x3f90ad3a
 800a480:	24760deb 	.word	0x24760deb
 800a484:	3fa97b4b 	.word	0x3fa97b4b
 800a488:	a0d03d51 	.word	0xa0d03d51
 800a48c:	3fb10d66 	.word	0x3fb10d66
 800a490:	c54c206e 	.word	0xc54c206e
 800a494:	3fb745cd 	.word	0x3fb745cd
 800a498:	920083ff 	.word	0x920083ff
 800a49c:	3fc24924 	.word	0x3fc24924
 800a4a0:	5555550d 	.word	0x5555550d
 800a4a4:	3fd55555 	.word	0x3fd55555
 800a4a8:	52defd9a 	.word	0x52defd9a
 800a4ac:	bfadde2d 	.word	0xbfadde2d
 800a4b0:	2c6a6c2f 	.word	0x2c6a6c2f
 800a4b4:	bfa2b444 	.word	0xbfa2b444
 800a4b8:	af749a6d 	.word	0xaf749a6d
 800a4bc:	bfb3b0f2 	.word	0xbfb3b0f2
 800a4c0:	fe231671 	.word	0xfe231671
 800a4c4:	bfbc71c6 	.word	0xbfbc71c6
 800a4c8:	9998ebc4 	.word	0x9998ebc4
 800a4cc:	bfc99999 	.word	0xbfc99999
 800a4d0:	440fffff 	.word	0x440fffff
 800a4d4:	7ff00000 	.word	0x7ff00000
 800a4d8:	3fdbffff 	.word	0x3fdbffff
 800a4dc:	3ff2ffff 	.word	0x3ff2ffff
 800a4e0:	40038000 	.word	0x40038000
 800a4e4:	0800d178 	.word	0x0800d178
 800a4e8:	0800d158 	.word	0x0800d158

0800a4ec <fabs>:
 800a4ec:	ec51 0b10 	vmov	r0, r1, d0
 800a4f0:	4602      	mov	r2, r0
 800a4f2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a4f6:	ec43 2b10 	vmov	d0, r2, r3
 800a4fa:	4770      	bx	lr

0800a4fc <__cvt>:
 800a4fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4fe:	ed2d 8b02 	vpush	{d8}
 800a502:	eeb0 8b40 	vmov.f64	d8, d0
 800a506:	b085      	sub	sp, #20
 800a508:	4617      	mov	r7, r2
 800a50a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800a50c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a50e:	ee18 2a90 	vmov	r2, s17
 800a512:	f025 0520 	bic.w	r5, r5, #32
 800a516:	2a00      	cmp	r2, #0
 800a518:	bfb6      	itet	lt
 800a51a:	222d      	movlt	r2, #45	@ 0x2d
 800a51c:	2200      	movge	r2, #0
 800a51e:	eeb1 8b40 	vneglt.f64	d8, d0
 800a522:	2d46      	cmp	r5, #70	@ 0x46
 800a524:	460c      	mov	r4, r1
 800a526:	701a      	strb	r2, [r3, #0]
 800a528:	d004      	beq.n	800a534 <__cvt+0x38>
 800a52a:	2d45      	cmp	r5, #69	@ 0x45
 800a52c:	d100      	bne.n	800a530 <__cvt+0x34>
 800a52e:	3401      	adds	r4, #1
 800a530:	2102      	movs	r1, #2
 800a532:	e000      	b.n	800a536 <__cvt+0x3a>
 800a534:	2103      	movs	r1, #3
 800a536:	ab03      	add	r3, sp, #12
 800a538:	9301      	str	r3, [sp, #4]
 800a53a:	ab02      	add	r3, sp, #8
 800a53c:	9300      	str	r3, [sp, #0]
 800a53e:	4622      	mov	r2, r4
 800a540:	4633      	mov	r3, r6
 800a542:	eeb0 0b48 	vmov.f64	d0, d8
 800a546:	f000 fe3f 	bl	800b1c8 <_dtoa_r>
 800a54a:	2d47      	cmp	r5, #71	@ 0x47
 800a54c:	d114      	bne.n	800a578 <__cvt+0x7c>
 800a54e:	07fb      	lsls	r3, r7, #31
 800a550:	d50a      	bpl.n	800a568 <__cvt+0x6c>
 800a552:	1902      	adds	r2, r0, r4
 800a554:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a55c:	bf08      	it	eq
 800a55e:	9203      	streq	r2, [sp, #12]
 800a560:	2130      	movs	r1, #48	@ 0x30
 800a562:	9b03      	ldr	r3, [sp, #12]
 800a564:	4293      	cmp	r3, r2
 800a566:	d319      	bcc.n	800a59c <__cvt+0xa0>
 800a568:	9b03      	ldr	r3, [sp, #12]
 800a56a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a56c:	1a1b      	subs	r3, r3, r0
 800a56e:	6013      	str	r3, [r2, #0]
 800a570:	b005      	add	sp, #20
 800a572:	ecbd 8b02 	vpop	{d8}
 800a576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a578:	2d46      	cmp	r5, #70	@ 0x46
 800a57a:	eb00 0204 	add.w	r2, r0, r4
 800a57e:	d1e9      	bne.n	800a554 <__cvt+0x58>
 800a580:	7803      	ldrb	r3, [r0, #0]
 800a582:	2b30      	cmp	r3, #48	@ 0x30
 800a584:	d107      	bne.n	800a596 <__cvt+0x9a>
 800a586:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a58a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a58e:	bf1c      	itt	ne
 800a590:	f1c4 0401 	rsbne	r4, r4, #1
 800a594:	6034      	strne	r4, [r6, #0]
 800a596:	6833      	ldr	r3, [r6, #0]
 800a598:	441a      	add	r2, r3
 800a59a:	e7db      	b.n	800a554 <__cvt+0x58>
 800a59c:	1c5c      	adds	r4, r3, #1
 800a59e:	9403      	str	r4, [sp, #12]
 800a5a0:	7019      	strb	r1, [r3, #0]
 800a5a2:	e7de      	b.n	800a562 <__cvt+0x66>

0800a5a4 <__exponent>:
 800a5a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5a6:	2900      	cmp	r1, #0
 800a5a8:	bfba      	itte	lt
 800a5aa:	4249      	neglt	r1, r1
 800a5ac:	232d      	movlt	r3, #45	@ 0x2d
 800a5ae:	232b      	movge	r3, #43	@ 0x2b
 800a5b0:	2909      	cmp	r1, #9
 800a5b2:	7002      	strb	r2, [r0, #0]
 800a5b4:	7043      	strb	r3, [r0, #1]
 800a5b6:	dd29      	ble.n	800a60c <__exponent+0x68>
 800a5b8:	f10d 0307 	add.w	r3, sp, #7
 800a5bc:	461d      	mov	r5, r3
 800a5be:	270a      	movs	r7, #10
 800a5c0:	461a      	mov	r2, r3
 800a5c2:	fbb1 f6f7 	udiv	r6, r1, r7
 800a5c6:	fb07 1416 	mls	r4, r7, r6, r1
 800a5ca:	3430      	adds	r4, #48	@ 0x30
 800a5cc:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a5d0:	460c      	mov	r4, r1
 800a5d2:	2c63      	cmp	r4, #99	@ 0x63
 800a5d4:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800a5d8:	4631      	mov	r1, r6
 800a5da:	dcf1      	bgt.n	800a5c0 <__exponent+0x1c>
 800a5dc:	3130      	adds	r1, #48	@ 0x30
 800a5de:	1e94      	subs	r4, r2, #2
 800a5e0:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a5e4:	1c41      	adds	r1, r0, #1
 800a5e6:	4623      	mov	r3, r4
 800a5e8:	42ab      	cmp	r3, r5
 800a5ea:	d30a      	bcc.n	800a602 <__exponent+0x5e>
 800a5ec:	f10d 0309 	add.w	r3, sp, #9
 800a5f0:	1a9b      	subs	r3, r3, r2
 800a5f2:	42ac      	cmp	r4, r5
 800a5f4:	bf88      	it	hi
 800a5f6:	2300      	movhi	r3, #0
 800a5f8:	3302      	adds	r3, #2
 800a5fa:	4403      	add	r3, r0
 800a5fc:	1a18      	subs	r0, r3, r0
 800a5fe:	b003      	add	sp, #12
 800a600:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a602:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a606:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a60a:	e7ed      	b.n	800a5e8 <__exponent+0x44>
 800a60c:	2330      	movs	r3, #48	@ 0x30
 800a60e:	3130      	adds	r1, #48	@ 0x30
 800a610:	7083      	strb	r3, [r0, #2]
 800a612:	70c1      	strb	r1, [r0, #3]
 800a614:	1d03      	adds	r3, r0, #4
 800a616:	e7f1      	b.n	800a5fc <__exponent+0x58>

0800a618 <_printf_float>:
 800a618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a61c:	b08d      	sub	sp, #52	@ 0x34
 800a61e:	460c      	mov	r4, r1
 800a620:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a624:	4616      	mov	r6, r2
 800a626:	461f      	mov	r7, r3
 800a628:	4605      	mov	r5, r0
 800a62a:	f000 fccb 	bl	800afc4 <_localeconv_r>
 800a62e:	f8d0 b000 	ldr.w	fp, [r0]
 800a632:	4658      	mov	r0, fp
 800a634:	f7f5 fea4 	bl	8000380 <strlen>
 800a638:	2300      	movs	r3, #0
 800a63a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a63c:	f8d8 3000 	ldr.w	r3, [r8]
 800a640:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a644:	6822      	ldr	r2, [r4, #0]
 800a646:	9005      	str	r0, [sp, #20]
 800a648:	3307      	adds	r3, #7
 800a64a:	f023 0307 	bic.w	r3, r3, #7
 800a64e:	f103 0108 	add.w	r1, r3, #8
 800a652:	f8c8 1000 	str.w	r1, [r8]
 800a656:	ed93 0b00 	vldr	d0, [r3]
 800a65a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800a8b8 <_printf_float+0x2a0>
 800a65e:	eeb0 7bc0 	vabs.f64	d7, d0
 800a662:	eeb4 7b46 	vcmp.f64	d7, d6
 800a666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a66a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800a66e:	dd24      	ble.n	800a6ba <_printf_float+0xa2>
 800a670:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a678:	d502      	bpl.n	800a680 <_printf_float+0x68>
 800a67a:	232d      	movs	r3, #45	@ 0x2d
 800a67c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a680:	498f      	ldr	r1, [pc, #572]	@ (800a8c0 <_printf_float+0x2a8>)
 800a682:	4b90      	ldr	r3, [pc, #576]	@ (800a8c4 <_printf_float+0x2ac>)
 800a684:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800a688:	bf8c      	ite	hi
 800a68a:	4688      	movhi	r8, r1
 800a68c:	4698      	movls	r8, r3
 800a68e:	f022 0204 	bic.w	r2, r2, #4
 800a692:	2303      	movs	r3, #3
 800a694:	6123      	str	r3, [r4, #16]
 800a696:	6022      	str	r2, [r4, #0]
 800a698:	f04f 0a00 	mov.w	sl, #0
 800a69c:	9700      	str	r7, [sp, #0]
 800a69e:	4633      	mov	r3, r6
 800a6a0:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a6a2:	4621      	mov	r1, r4
 800a6a4:	4628      	mov	r0, r5
 800a6a6:	f000 f9d1 	bl	800aa4c <_printf_common>
 800a6aa:	3001      	adds	r0, #1
 800a6ac:	f040 8089 	bne.w	800a7c2 <_printf_float+0x1aa>
 800a6b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a6b4:	b00d      	add	sp, #52	@ 0x34
 800a6b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ba:	eeb4 0b40 	vcmp.f64	d0, d0
 800a6be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6c2:	d709      	bvc.n	800a6d8 <_printf_float+0xc0>
 800a6c4:	ee10 3a90 	vmov	r3, s1
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	bfbc      	itt	lt
 800a6cc:	232d      	movlt	r3, #45	@ 0x2d
 800a6ce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a6d2:	497d      	ldr	r1, [pc, #500]	@ (800a8c8 <_printf_float+0x2b0>)
 800a6d4:	4b7d      	ldr	r3, [pc, #500]	@ (800a8cc <_printf_float+0x2b4>)
 800a6d6:	e7d5      	b.n	800a684 <_printf_float+0x6c>
 800a6d8:	6863      	ldr	r3, [r4, #4]
 800a6da:	1c59      	adds	r1, r3, #1
 800a6dc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800a6e0:	d139      	bne.n	800a756 <_printf_float+0x13e>
 800a6e2:	2306      	movs	r3, #6
 800a6e4:	6063      	str	r3, [r4, #4]
 800a6e6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	6022      	str	r2, [r4, #0]
 800a6ee:	9303      	str	r3, [sp, #12]
 800a6f0:	ab0a      	add	r3, sp, #40	@ 0x28
 800a6f2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800a6f6:	ab09      	add	r3, sp, #36	@ 0x24
 800a6f8:	9300      	str	r3, [sp, #0]
 800a6fa:	6861      	ldr	r1, [r4, #4]
 800a6fc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a700:	4628      	mov	r0, r5
 800a702:	f7ff fefb 	bl	800a4fc <__cvt>
 800a706:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a70a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a70c:	4680      	mov	r8, r0
 800a70e:	d129      	bne.n	800a764 <_printf_float+0x14c>
 800a710:	1cc8      	adds	r0, r1, #3
 800a712:	db02      	blt.n	800a71a <_printf_float+0x102>
 800a714:	6863      	ldr	r3, [r4, #4]
 800a716:	4299      	cmp	r1, r3
 800a718:	dd41      	ble.n	800a79e <_printf_float+0x186>
 800a71a:	f1a9 0902 	sub.w	r9, r9, #2
 800a71e:	fa5f f989 	uxtb.w	r9, r9
 800a722:	3901      	subs	r1, #1
 800a724:	464a      	mov	r2, r9
 800a726:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a72a:	9109      	str	r1, [sp, #36]	@ 0x24
 800a72c:	f7ff ff3a 	bl	800a5a4 <__exponent>
 800a730:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a732:	1813      	adds	r3, r2, r0
 800a734:	2a01      	cmp	r2, #1
 800a736:	4682      	mov	sl, r0
 800a738:	6123      	str	r3, [r4, #16]
 800a73a:	dc02      	bgt.n	800a742 <_printf_float+0x12a>
 800a73c:	6822      	ldr	r2, [r4, #0]
 800a73e:	07d2      	lsls	r2, r2, #31
 800a740:	d501      	bpl.n	800a746 <_printf_float+0x12e>
 800a742:	3301      	adds	r3, #1
 800a744:	6123      	str	r3, [r4, #16]
 800a746:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d0a6      	beq.n	800a69c <_printf_float+0x84>
 800a74e:	232d      	movs	r3, #45	@ 0x2d
 800a750:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a754:	e7a2      	b.n	800a69c <_printf_float+0x84>
 800a756:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a75a:	d1c4      	bne.n	800a6e6 <_printf_float+0xce>
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d1c2      	bne.n	800a6e6 <_printf_float+0xce>
 800a760:	2301      	movs	r3, #1
 800a762:	e7bf      	b.n	800a6e4 <_printf_float+0xcc>
 800a764:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a768:	d9db      	bls.n	800a722 <_printf_float+0x10a>
 800a76a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800a76e:	d118      	bne.n	800a7a2 <_printf_float+0x18a>
 800a770:	2900      	cmp	r1, #0
 800a772:	6863      	ldr	r3, [r4, #4]
 800a774:	dd0b      	ble.n	800a78e <_printf_float+0x176>
 800a776:	6121      	str	r1, [r4, #16]
 800a778:	b913      	cbnz	r3, 800a780 <_printf_float+0x168>
 800a77a:	6822      	ldr	r2, [r4, #0]
 800a77c:	07d0      	lsls	r0, r2, #31
 800a77e:	d502      	bpl.n	800a786 <_printf_float+0x16e>
 800a780:	3301      	adds	r3, #1
 800a782:	440b      	add	r3, r1
 800a784:	6123      	str	r3, [r4, #16]
 800a786:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a788:	f04f 0a00 	mov.w	sl, #0
 800a78c:	e7db      	b.n	800a746 <_printf_float+0x12e>
 800a78e:	b913      	cbnz	r3, 800a796 <_printf_float+0x17e>
 800a790:	6822      	ldr	r2, [r4, #0]
 800a792:	07d2      	lsls	r2, r2, #31
 800a794:	d501      	bpl.n	800a79a <_printf_float+0x182>
 800a796:	3302      	adds	r3, #2
 800a798:	e7f4      	b.n	800a784 <_printf_float+0x16c>
 800a79a:	2301      	movs	r3, #1
 800a79c:	e7f2      	b.n	800a784 <_printf_float+0x16c>
 800a79e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800a7a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7a4:	4299      	cmp	r1, r3
 800a7a6:	db05      	blt.n	800a7b4 <_printf_float+0x19c>
 800a7a8:	6823      	ldr	r3, [r4, #0]
 800a7aa:	6121      	str	r1, [r4, #16]
 800a7ac:	07d8      	lsls	r0, r3, #31
 800a7ae:	d5ea      	bpl.n	800a786 <_printf_float+0x16e>
 800a7b0:	1c4b      	adds	r3, r1, #1
 800a7b2:	e7e7      	b.n	800a784 <_printf_float+0x16c>
 800a7b4:	2900      	cmp	r1, #0
 800a7b6:	bfd4      	ite	le
 800a7b8:	f1c1 0202 	rsble	r2, r1, #2
 800a7bc:	2201      	movgt	r2, #1
 800a7be:	4413      	add	r3, r2
 800a7c0:	e7e0      	b.n	800a784 <_printf_float+0x16c>
 800a7c2:	6823      	ldr	r3, [r4, #0]
 800a7c4:	055a      	lsls	r2, r3, #21
 800a7c6:	d407      	bmi.n	800a7d8 <_printf_float+0x1c0>
 800a7c8:	6923      	ldr	r3, [r4, #16]
 800a7ca:	4642      	mov	r2, r8
 800a7cc:	4631      	mov	r1, r6
 800a7ce:	4628      	mov	r0, r5
 800a7d0:	47b8      	blx	r7
 800a7d2:	3001      	adds	r0, #1
 800a7d4:	d12a      	bne.n	800a82c <_printf_float+0x214>
 800a7d6:	e76b      	b.n	800a6b0 <_printf_float+0x98>
 800a7d8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a7dc:	f240 80e0 	bls.w	800a9a0 <_printf_float+0x388>
 800a7e0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a7e4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a7e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7ec:	d133      	bne.n	800a856 <_printf_float+0x23e>
 800a7ee:	4a38      	ldr	r2, [pc, #224]	@ (800a8d0 <_printf_float+0x2b8>)
 800a7f0:	2301      	movs	r3, #1
 800a7f2:	4631      	mov	r1, r6
 800a7f4:	4628      	mov	r0, r5
 800a7f6:	47b8      	blx	r7
 800a7f8:	3001      	adds	r0, #1
 800a7fa:	f43f af59 	beq.w	800a6b0 <_printf_float+0x98>
 800a7fe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a802:	4543      	cmp	r3, r8
 800a804:	db02      	blt.n	800a80c <_printf_float+0x1f4>
 800a806:	6823      	ldr	r3, [r4, #0]
 800a808:	07d8      	lsls	r0, r3, #31
 800a80a:	d50f      	bpl.n	800a82c <_printf_float+0x214>
 800a80c:	9b05      	ldr	r3, [sp, #20]
 800a80e:	465a      	mov	r2, fp
 800a810:	4631      	mov	r1, r6
 800a812:	4628      	mov	r0, r5
 800a814:	47b8      	blx	r7
 800a816:	3001      	adds	r0, #1
 800a818:	f43f af4a 	beq.w	800a6b0 <_printf_float+0x98>
 800a81c:	f04f 0900 	mov.w	r9, #0
 800a820:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800a824:	f104 0a1a 	add.w	sl, r4, #26
 800a828:	45c8      	cmp	r8, r9
 800a82a:	dc09      	bgt.n	800a840 <_printf_float+0x228>
 800a82c:	6823      	ldr	r3, [r4, #0]
 800a82e:	079b      	lsls	r3, r3, #30
 800a830:	f100 8107 	bmi.w	800aa42 <_printf_float+0x42a>
 800a834:	68e0      	ldr	r0, [r4, #12]
 800a836:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a838:	4298      	cmp	r0, r3
 800a83a:	bfb8      	it	lt
 800a83c:	4618      	movlt	r0, r3
 800a83e:	e739      	b.n	800a6b4 <_printf_float+0x9c>
 800a840:	2301      	movs	r3, #1
 800a842:	4652      	mov	r2, sl
 800a844:	4631      	mov	r1, r6
 800a846:	4628      	mov	r0, r5
 800a848:	47b8      	blx	r7
 800a84a:	3001      	adds	r0, #1
 800a84c:	f43f af30 	beq.w	800a6b0 <_printf_float+0x98>
 800a850:	f109 0901 	add.w	r9, r9, #1
 800a854:	e7e8      	b.n	800a828 <_printf_float+0x210>
 800a856:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a858:	2b00      	cmp	r3, #0
 800a85a:	dc3b      	bgt.n	800a8d4 <_printf_float+0x2bc>
 800a85c:	4a1c      	ldr	r2, [pc, #112]	@ (800a8d0 <_printf_float+0x2b8>)
 800a85e:	2301      	movs	r3, #1
 800a860:	4631      	mov	r1, r6
 800a862:	4628      	mov	r0, r5
 800a864:	47b8      	blx	r7
 800a866:	3001      	adds	r0, #1
 800a868:	f43f af22 	beq.w	800a6b0 <_printf_float+0x98>
 800a86c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a870:	ea59 0303 	orrs.w	r3, r9, r3
 800a874:	d102      	bne.n	800a87c <_printf_float+0x264>
 800a876:	6823      	ldr	r3, [r4, #0]
 800a878:	07d9      	lsls	r1, r3, #31
 800a87a:	d5d7      	bpl.n	800a82c <_printf_float+0x214>
 800a87c:	9b05      	ldr	r3, [sp, #20]
 800a87e:	465a      	mov	r2, fp
 800a880:	4631      	mov	r1, r6
 800a882:	4628      	mov	r0, r5
 800a884:	47b8      	blx	r7
 800a886:	3001      	adds	r0, #1
 800a888:	f43f af12 	beq.w	800a6b0 <_printf_float+0x98>
 800a88c:	f04f 0a00 	mov.w	sl, #0
 800a890:	f104 0b1a 	add.w	fp, r4, #26
 800a894:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a896:	425b      	negs	r3, r3
 800a898:	4553      	cmp	r3, sl
 800a89a:	dc01      	bgt.n	800a8a0 <_printf_float+0x288>
 800a89c:	464b      	mov	r3, r9
 800a89e:	e794      	b.n	800a7ca <_printf_float+0x1b2>
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	465a      	mov	r2, fp
 800a8a4:	4631      	mov	r1, r6
 800a8a6:	4628      	mov	r0, r5
 800a8a8:	47b8      	blx	r7
 800a8aa:	3001      	adds	r0, #1
 800a8ac:	f43f af00 	beq.w	800a6b0 <_printf_float+0x98>
 800a8b0:	f10a 0a01 	add.w	sl, sl, #1
 800a8b4:	e7ee      	b.n	800a894 <_printf_float+0x27c>
 800a8b6:	bf00      	nop
 800a8b8:	ffffffff 	.word	0xffffffff
 800a8bc:	7fefffff 	.word	0x7fefffff
 800a8c0:	0800d19c 	.word	0x0800d19c
 800a8c4:	0800d198 	.word	0x0800d198
 800a8c8:	0800d1a4 	.word	0x0800d1a4
 800a8cc:	0800d1a0 	.word	0x0800d1a0
 800a8d0:	0800d1a8 	.word	0x0800d1a8
 800a8d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a8d6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a8da:	4553      	cmp	r3, sl
 800a8dc:	bfa8      	it	ge
 800a8de:	4653      	movge	r3, sl
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	4699      	mov	r9, r3
 800a8e4:	dc37      	bgt.n	800a956 <_printf_float+0x33e>
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	9307      	str	r3, [sp, #28]
 800a8ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a8ee:	f104 021a 	add.w	r2, r4, #26
 800a8f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a8f4:	9907      	ldr	r1, [sp, #28]
 800a8f6:	9306      	str	r3, [sp, #24]
 800a8f8:	eba3 0309 	sub.w	r3, r3, r9
 800a8fc:	428b      	cmp	r3, r1
 800a8fe:	dc31      	bgt.n	800a964 <_printf_float+0x34c>
 800a900:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a902:	459a      	cmp	sl, r3
 800a904:	dc3b      	bgt.n	800a97e <_printf_float+0x366>
 800a906:	6823      	ldr	r3, [r4, #0]
 800a908:	07da      	lsls	r2, r3, #31
 800a90a:	d438      	bmi.n	800a97e <_printf_float+0x366>
 800a90c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a90e:	ebaa 0903 	sub.w	r9, sl, r3
 800a912:	9b06      	ldr	r3, [sp, #24]
 800a914:	ebaa 0303 	sub.w	r3, sl, r3
 800a918:	4599      	cmp	r9, r3
 800a91a:	bfa8      	it	ge
 800a91c:	4699      	movge	r9, r3
 800a91e:	f1b9 0f00 	cmp.w	r9, #0
 800a922:	dc34      	bgt.n	800a98e <_printf_float+0x376>
 800a924:	f04f 0800 	mov.w	r8, #0
 800a928:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a92c:	f104 0b1a 	add.w	fp, r4, #26
 800a930:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a932:	ebaa 0303 	sub.w	r3, sl, r3
 800a936:	eba3 0309 	sub.w	r3, r3, r9
 800a93a:	4543      	cmp	r3, r8
 800a93c:	f77f af76 	ble.w	800a82c <_printf_float+0x214>
 800a940:	2301      	movs	r3, #1
 800a942:	465a      	mov	r2, fp
 800a944:	4631      	mov	r1, r6
 800a946:	4628      	mov	r0, r5
 800a948:	47b8      	blx	r7
 800a94a:	3001      	adds	r0, #1
 800a94c:	f43f aeb0 	beq.w	800a6b0 <_printf_float+0x98>
 800a950:	f108 0801 	add.w	r8, r8, #1
 800a954:	e7ec      	b.n	800a930 <_printf_float+0x318>
 800a956:	4642      	mov	r2, r8
 800a958:	4631      	mov	r1, r6
 800a95a:	4628      	mov	r0, r5
 800a95c:	47b8      	blx	r7
 800a95e:	3001      	adds	r0, #1
 800a960:	d1c1      	bne.n	800a8e6 <_printf_float+0x2ce>
 800a962:	e6a5      	b.n	800a6b0 <_printf_float+0x98>
 800a964:	2301      	movs	r3, #1
 800a966:	4631      	mov	r1, r6
 800a968:	4628      	mov	r0, r5
 800a96a:	9206      	str	r2, [sp, #24]
 800a96c:	47b8      	blx	r7
 800a96e:	3001      	adds	r0, #1
 800a970:	f43f ae9e 	beq.w	800a6b0 <_printf_float+0x98>
 800a974:	9b07      	ldr	r3, [sp, #28]
 800a976:	9a06      	ldr	r2, [sp, #24]
 800a978:	3301      	adds	r3, #1
 800a97a:	9307      	str	r3, [sp, #28]
 800a97c:	e7b9      	b.n	800a8f2 <_printf_float+0x2da>
 800a97e:	9b05      	ldr	r3, [sp, #20]
 800a980:	465a      	mov	r2, fp
 800a982:	4631      	mov	r1, r6
 800a984:	4628      	mov	r0, r5
 800a986:	47b8      	blx	r7
 800a988:	3001      	adds	r0, #1
 800a98a:	d1bf      	bne.n	800a90c <_printf_float+0x2f4>
 800a98c:	e690      	b.n	800a6b0 <_printf_float+0x98>
 800a98e:	9a06      	ldr	r2, [sp, #24]
 800a990:	464b      	mov	r3, r9
 800a992:	4442      	add	r2, r8
 800a994:	4631      	mov	r1, r6
 800a996:	4628      	mov	r0, r5
 800a998:	47b8      	blx	r7
 800a99a:	3001      	adds	r0, #1
 800a99c:	d1c2      	bne.n	800a924 <_printf_float+0x30c>
 800a99e:	e687      	b.n	800a6b0 <_printf_float+0x98>
 800a9a0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800a9a4:	f1b9 0f01 	cmp.w	r9, #1
 800a9a8:	dc01      	bgt.n	800a9ae <_printf_float+0x396>
 800a9aa:	07db      	lsls	r3, r3, #31
 800a9ac:	d536      	bpl.n	800aa1c <_printf_float+0x404>
 800a9ae:	2301      	movs	r3, #1
 800a9b0:	4642      	mov	r2, r8
 800a9b2:	4631      	mov	r1, r6
 800a9b4:	4628      	mov	r0, r5
 800a9b6:	47b8      	blx	r7
 800a9b8:	3001      	adds	r0, #1
 800a9ba:	f43f ae79 	beq.w	800a6b0 <_printf_float+0x98>
 800a9be:	9b05      	ldr	r3, [sp, #20]
 800a9c0:	465a      	mov	r2, fp
 800a9c2:	4631      	mov	r1, r6
 800a9c4:	4628      	mov	r0, r5
 800a9c6:	47b8      	blx	r7
 800a9c8:	3001      	adds	r0, #1
 800a9ca:	f43f ae71 	beq.w	800a6b0 <_printf_float+0x98>
 800a9ce:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a9d2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a9d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9da:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 800a9de:	d018      	beq.n	800aa12 <_printf_float+0x3fa>
 800a9e0:	464b      	mov	r3, r9
 800a9e2:	f108 0201 	add.w	r2, r8, #1
 800a9e6:	4631      	mov	r1, r6
 800a9e8:	4628      	mov	r0, r5
 800a9ea:	47b8      	blx	r7
 800a9ec:	3001      	adds	r0, #1
 800a9ee:	d10c      	bne.n	800aa0a <_printf_float+0x3f2>
 800a9f0:	e65e      	b.n	800a6b0 <_printf_float+0x98>
 800a9f2:	2301      	movs	r3, #1
 800a9f4:	465a      	mov	r2, fp
 800a9f6:	4631      	mov	r1, r6
 800a9f8:	4628      	mov	r0, r5
 800a9fa:	47b8      	blx	r7
 800a9fc:	3001      	adds	r0, #1
 800a9fe:	f43f ae57 	beq.w	800a6b0 <_printf_float+0x98>
 800aa02:	f108 0801 	add.w	r8, r8, #1
 800aa06:	45c8      	cmp	r8, r9
 800aa08:	dbf3      	blt.n	800a9f2 <_printf_float+0x3da>
 800aa0a:	4653      	mov	r3, sl
 800aa0c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800aa10:	e6dc      	b.n	800a7cc <_printf_float+0x1b4>
 800aa12:	f04f 0800 	mov.w	r8, #0
 800aa16:	f104 0b1a 	add.w	fp, r4, #26
 800aa1a:	e7f4      	b.n	800aa06 <_printf_float+0x3ee>
 800aa1c:	2301      	movs	r3, #1
 800aa1e:	4642      	mov	r2, r8
 800aa20:	e7e1      	b.n	800a9e6 <_printf_float+0x3ce>
 800aa22:	2301      	movs	r3, #1
 800aa24:	464a      	mov	r2, r9
 800aa26:	4631      	mov	r1, r6
 800aa28:	4628      	mov	r0, r5
 800aa2a:	47b8      	blx	r7
 800aa2c:	3001      	adds	r0, #1
 800aa2e:	f43f ae3f 	beq.w	800a6b0 <_printf_float+0x98>
 800aa32:	f108 0801 	add.w	r8, r8, #1
 800aa36:	68e3      	ldr	r3, [r4, #12]
 800aa38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aa3a:	1a5b      	subs	r3, r3, r1
 800aa3c:	4543      	cmp	r3, r8
 800aa3e:	dcf0      	bgt.n	800aa22 <_printf_float+0x40a>
 800aa40:	e6f8      	b.n	800a834 <_printf_float+0x21c>
 800aa42:	f04f 0800 	mov.w	r8, #0
 800aa46:	f104 0919 	add.w	r9, r4, #25
 800aa4a:	e7f4      	b.n	800aa36 <_printf_float+0x41e>

0800aa4c <_printf_common>:
 800aa4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa50:	4616      	mov	r6, r2
 800aa52:	4698      	mov	r8, r3
 800aa54:	688a      	ldr	r2, [r1, #8]
 800aa56:	690b      	ldr	r3, [r1, #16]
 800aa58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aa5c:	4293      	cmp	r3, r2
 800aa5e:	bfb8      	it	lt
 800aa60:	4613      	movlt	r3, r2
 800aa62:	6033      	str	r3, [r6, #0]
 800aa64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aa68:	4607      	mov	r7, r0
 800aa6a:	460c      	mov	r4, r1
 800aa6c:	b10a      	cbz	r2, 800aa72 <_printf_common+0x26>
 800aa6e:	3301      	adds	r3, #1
 800aa70:	6033      	str	r3, [r6, #0]
 800aa72:	6823      	ldr	r3, [r4, #0]
 800aa74:	0699      	lsls	r1, r3, #26
 800aa76:	bf42      	ittt	mi
 800aa78:	6833      	ldrmi	r3, [r6, #0]
 800aa7a:	3302      	addmi	r3, #2
 800aa7c:	6033      	strmi	r3, [r6, #0]
 800aa7e:	6825      	ldr	r5, [r4, #0]
 800aa80:	f015 0506 	ands.w	r5, r5, #6
 800aa84:	d106      	bne.n	800aa94 <_printf_common+0x48>
 800aa86:	f104 0a19 	add.w	sl, r4, #25
 800aa8a:	68e3      	ldr	r3, [r4, #12]
 800aa8c:	6832      	ldr	r2, [r6, #0]
 800aa8e:	1a9b      	subs	r3, r3, r2
 800aa90:	42ab      	cmp	r3, r5
 800aa92:	dc26      	bgt.n	800aae2 <_printf_common+0x96>
 800aa94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aa98:	6822      	ldr	r2, [r4, #0]
 800aa9a:	3b00      	subs	r3, #0
 800aa9c:	bf18      	it	ne
 800aa9e:	2301      	movne	r3, #1
 800aaa0:	0692      	lsls	r2, r2, #26
 800aaa2:	d42b      	bmi.n	800aafc <_printf_common+0xb0>
 800aaa4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aaa8:	4641      	mov	r1, r8
 800aaaa:	4638      	mov	r0, r7
 800aaac:	47c8      	blx	r9
 800aaae:	3001      	adds	r0, #1
 800aab0:	d01e      	beq.n	800aaf0 <_printf_common+0xa4>
 800aab2:	6823      	ldr	r3, [r4, #0]
 800aab4:	6922      	ldr	r2, [r4, #16]
 800aab6:	f003 0306 	and.w	r3, r3, #6
 800aaba:	2b04      	cmp	r3, #4
 800aabc:	bf02      	ittt	eq
 800aabe:	68e5      	ldreq	r5, [r4, #12]
 800aac0:	6833      	ldreq	r3, [r6, #0]
 800aac2:	1aed      	subeq	r5, r5, r3
 800aac4:	68a3      	ldr	r3, [r4, #8]
 800aac6:	bf0c      	ite	eq
 800aac8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aacc:	2500      	movne	r5, #0
 800aace:	4293      	cmp	r3, r2
 800aad0:	bfc4      	itt	gt
 800aad2:	1a9b      	subgt	r3, r3, r2
 800aad4:	18ed      	addgt	r5, r5, r3
 800aad6:	2600      	movs	r6, #0
 800aad8:	341a      	adds	r4, #26
 800aada:	42b5      	cmp	r5, r6
 800aadc:	d11a      	bne.n	800ab14 <_printf_common+0xc8>
 800aade:	2000      	movs	r0, #0
 800aae0:	e008      	b.n	800aaf4 <_printf_common+0xa8>
 800aae2:	2301      	movs	r3, #1
 800aae4:	4652      	mov	r2, sl
 800aae6:	4641      	mov	r1, r8
 800aae8:	4638      	mov	r0, r7
 800aaea:	47c8      	blx	r9
 800aaec:	3001      	adds	r0, #1
 800aaee:	d103      	bne.n	800aaf8 <_printf_common+0xac>
 800aaf0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aaf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aaf8:	3501      	adds	r5, #1
 800aafa:	e7c6      	b.n	800aa8a <_printf_common+0x3e>
 800aafc:	18e1      	adds	r1, r4, r3
 800aafe:	1c5a      	adds	r2, r3, #1
 800ab00:	2030      	movs	r0, #48	@ 0x30
 800ab02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ab06:	4422      	add	r2, r4
 800ab08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ab0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ab10:	3302      	adds	r3, #2
 800ab12:	e7c7      	b.n	800aaa4 <_printf_common+0x58>
 800ab14:	2301      	movs	r3, #1
 800ab16:	4622      	mov	r2, r4
 800ab18:	4641      	mov	r1, r8
 800ab1a:	4638      	mov	r0, r7
 800ab1c:	47c8      	blx	r9
 800ab1e:	3001      	adds	r0, #1
 800ab20:	d0e6      	beq.n	800aaf0 <_printf_common+0xa4>
 800ab22:	3601      	adds	r6, #1
 800ab24:	e7d9      	b.n	800aada <_printf_common+0x8e>
	...

0800ab28 <_printf_i>:
 800ab28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab2c:	7e0f      	ldrb	r7, [r1, #24]
 800ab2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ab30:	2f78      	cmp	r7, #120	@ 0x78
 800ab32:	4691      	mov	r9, r2
 800ab34:	4680      	mov	r8, r0
 800ab36:	460c      	mov	r4, r1
 800ab38:	469a      	mov	sl, r3
 800ab3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ab3e:	d807      	bhi.n	800ab50 <_printf_i+0x28>
 800ab40:	2f62      	cmp	r7, #98	@ 0x62
 800ab42:	d80a      	bhi.n	800ab5a <_printf_i+0x32>
 800ab44:	2f00      	cmp	r7, #0
 800ab46:	f000 80d1 	beq.w	800acec <_printf_i+0x1c4>
 800ab4a:	2f58      	cmp	r7, #88	@ 0x58
 800ab4c:	f000 80b8 	beq.w	800acc0 <_printf_i+0x198>
 800ab50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ab54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ab58:	e03a      	b.n	800abd0 <_printf_i+0xa8>
 800ab5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ab5e:	2b15      	cmp	r3, #21
 800ab60:	d8f6      	bhi.n	800ab50 <_printf_i+0x28>
 800ab62:	a101      	add	r1, pc, #4	@ (adr r1, 800ab68 <_printf_i+0x40>)
 800ab64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ab68:	0800abc1 	.word	0x0800abc1
 800ab6c:	0800abd5 	.word	0x0800abd5
 800ab70:	0800ab51 	.word	0x0800ab51
 800ab74:	0800ab51 	.word	0x0800ab51
 800ab78:	0800ab51 	.word	0x0800ab51
 800ab7c:	0800ab51 	.word	0x0800ab51
 800ab80:	0800abd5 	.word	0x0800abd5
 800ab84:	0800ab51 	.word	0x0800ab51
 800ab88:	0800ab51 	.word	0x0800ab51
 800ab8c:	0800ab51 	.word	0x0800ab51
 800ab90:	0800ab51 	.word	0x0800ab51
 800ab94:	0800acd3 	.word	0x0800acd3
 800ab98:	0800abff 	.word	0x0800abff
 800ab9c:	0800ac8d 	.word	0x0800ac8d
 800aba0:	0800ab51 	.word	0x0800ab51
 800aba4:	0800ab51 	.word	0x0800ab51
 800aba8:	0800acf5 	.word	0x0800acf5
 800abac:	0800ab51 	.word	0x0800ab51
 800abb0:	0800abff 	.word	0x0800abff
 800abb4:	0800ab51 	.word	0x0800ab51
 800abb8:	0800ab51 	.word	0x0800ab51
 800abbc:	0800ac95 	.word	0x0800ac95
 800abc0:	6833      	ldr	r3, [r6, #0]
 800abc2:	1d1a      	adds	r2, r3, #4
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	6032      	str	r2, [r6, #0]
 800abc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800abcc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800abd0:	2301      	movs	r3, #1
 800abd2:	e09c      	b.n	800ad0e <_printf_i+0x1e6>
 800abd4:	6833      	ldr	r3, [r6, #0]
 800abd6:	6820      	ldr	r0, [r4, #0]
 800abd8:	1d19      	adds	r1, r3, #4
 800abda:	6031      	str	r1, [r6, #0]
 800abdc:	0606      	lsls	r6, r0, #24
 800abde:	d501      	bpl.n	800abe4 <_printf_i+0xbc>
 800abe0:	681d      	ldr	r5, [r3, #0]
 800abe2:	e003      	b.n	800abec <_printf_i+0xc4>
 800abe4:	0645      	lsls	r5, r0, #25
 800abe6:	d5fb      	bpl.n	800abe0 <_printf_i+0xb8>
 800abe8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800abec:	2d00      	cmp	r5, #0
 800abee:	da03      	bge.n	800abf8 <_printf_i+0xd0>
 800abf0:	232d      	movs	r3, #45	@ 0x2d
 800abf2:	426d      	negs	r5, r5
 800abf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800abf8:	4858      	ldr	r0, [pc, #352]	@ (800ad5c <_printf_i+0x234>)
 800abfa:	230a      	movs	r3, #10
 800abfc:	e011      	b.n	800ac22 <_printf_i+0xfa>
 800abfe:	6821      	ldr	r1, [r4, #0]
 800ac00:	6833      	ldr	r3, [r6, #0]
 800ac02:	0608      	lsls	r0, r1, #24
 800ac04:	f853 5b04 	ldr.w	r5, [r3], #4
 800ac08:	d402      	bmi.n	800ac10 <_printf_i+0xe8>
 800ac0a:	0649      	lsls	r1, r1, #25
 800ac0c:	bf48      	it	mi
 800ac0e:	b2ad      	uxthmi	r5, r5
 800ac10:	2f6f      	cmp	r7, #111	@ 0x6f
 800ac12:	4852      	ldr	r0, [pc, #328]	@ (800ad5c <_printf_i+0x234>)
 800ac14:	6033      	str	r3, [r6, #0]
 800ac16:	bf14      	ite	ne
 800ac18:	230a      	movne	r3, #10
 800ac1a:	2308      	moveq	r3, #8
 800ac1c:	2100      	movs	r1, #0
 800ac1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ac22:	6866      	ldr	r6, [r4, #4]
 800ac24:	60a6      	str	r6, [r4, #8]
 800ac26:	2e00      	cmp	r6, #0
 800ac28:	db05      	blt.n	800ac36 <_printf_i+0x10e>
 800ac2a:	6821      	ldr	r1, [r4, #0]
 800ac2c:	432e      	orrs	r6, r5
 800ac2e:	f021 0104 	bic.w	r1, r1, #4
 800ac32:	6021      	str	r1, [r4, #0]
 800ac34:	d04b      	beq.n	800acce <_printf_i+0x1a6>
 800ac36:	4616      	mov	r6, r2
 800ac38:	fbb5 f1f3 	udiv	r1, r5, r3
 800ac3c:	fb03 5711 	mls	r7, r3, r1, r5
 800ac40:	5dc7      	ldrb	r7, [r0, r7]
 800ac42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ac46:	462f      	mov	r7, r5
 800ac48:	42bb      	cmp	r3, r7
 800ac4a:	460d      	mov	r5, r1
 800ac4c:	d9f4      	bls.n	800ac38 <_printf_i+0x110>
 800ac4e:	2b08      	cmp	r3, #8
 800ac50:	d10b      	bne.n	800ac6a <_printf_i+0x142>
 800ac52:	6823      	ldr	r3, [r4, #0]
 800ac54:	07df      	lsls	r7, r3, #31
 800ac56:	d508      	bpl.n	800ac6a <_printf_i+0x142>
 800ac58:	6923      	ldr	r3, [r4, #16]
 800ac5a:	6861      	ldr	r1, [r4, #4]
 800ac5c:	4299      	cmp	r1, r3
 800ac5e:	bfde      	ittt	le
 800ac60:	2330      	movle	r3, #48	@ 0x30
 800ac62:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ac66:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800ac6a:	1b92      	subs	r2, r2, r6
 800ac6c:	6122      	str	r2, [r4, #16]
 800ac6e:	f8cd a000 	str.w	sl, [sp]
 800ac72:	464b      	mov	r3, r9
 800ac74:	aa03      	add	r2, sp, #12
 800ac76:	4621      	mov	r1, r4
 800ac78:	4640      	mov	r0, r8
 800ac7a:	f7ff fee7 	bl	800aa4c <_printf_common>
 800ac7e:	3001      	adds	r0, #1
 800ac80:	d14a      	bne.n	800ad18 <_printf_i+0x1f0>
 800ac82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ac86:	b004      	add	sp, #16
 800ac88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac8c:	6823      	ldr	r3, [r4, #0]
 800ac8e:	f043 0320 	orr.w	r3, r3, #32
 800ac92:	6023      	str	r3, [r4, #0]
 800ac94:	4832      	ldr	r0, [pc, #200]	@ (800ad60 <_printf_i+0x238>)
 800ac96:	2778      	movs	r7, #120	@ 0x78
 800ac98:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ac9c:	6823      	ldr	r3, [r4, #0]
 800ac9e:	6831      	ldr	r1, [r6, #0]
 800aca0:	061f      	lsls	r7, r3, #24
 800aca2:	f851 5b04 	ldr.w	r5, [r1], #4
 800aca6:	d402      	bmi.n	800acae <_printf_i+0x186>
 800aca8:	065f      	lsls	r7, r3, #25
 800acaa:	bf48      	it	mi
 800acac:	b2ad      	uxthmi	r5, r5
 800acae:	6031      	str	r1, [r6, #0]
 800acb0:	07d9      	lsls	r1, r3, #31
 800acb2:	bf44      	itt	mi
 800acb4:	f043 0320 	orrmi.w	r3, r3, #32
 800acb8:	6023      	strmi	r3, [r4, #0]
 800acba:	b11d      	cbz	r5, 800acc4 <_printf_i+0x19c>
 800acbc:	2310      	movs	r3, #16
 800acbe:	e7ad      	b.n	800ac1c <_printf_i+0xf4>
 800acc0:	4826      	ldr	r0, [pc, #152]	@ (800ad5c <_printf_i+0x234>)
 800acc2:	e7e9      	b.n	800ac98 <_printf_i+0x170>
 800acc4:	6823      	ldr	r3, [r4, #0]
 800acc6:	f023 0320 	bic.w	r3, r3, #32
 800acca:	6023      	str	r3, [r4, #0]
 800accc:	e7f6      	b.n	800acbc <_printf_i+0x194>
 800acce:	4616      	mov	r6, r2
 800acd0:	e7bd      	b.n	800ac4e <_printf_i+0x126>
 800acd2:	6833      	ldr	r3, [r6, #0]
 800acd4:	6825      	ldr	r5, [r4, #0]
 800acd6:	6961      	ldr	r1, [r4, #20]
 800acd8:	1d18      	adds	r0, r3, #4
 800acda:	6030      	str	r0, [r6, #0]
 800acdc:	062e      	lsls	r6, r5, #24
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	d501      	bpl.n	800ace6 <_printf_i+0x1be>
 800ace2:	6019      	str	r1, [r3, #0]
 800ace4:	e002      	b.n	800acec <_printf_i+0x1c4>
 800ace6:	0668      	lsls	r0, r5, #25
 800ace8:	d5fb      	bpl.n	800ace2 <_printf_i+0x1ba>
 800acea:	8019      	strh	r1, [r3, #0]
 800acec:	2300      	movs	r3, #0
 800acee:	6123      	str	r3, [r4, #16]
 800acf0:	4616      	mov	r6, r2
 800acf2:	e7bc      	b.n	800ac6e <_printf_i+0x146>
 800acf4:	6833      	ldr	r3, [r6, #0]
 800acf6:	1d1a      	adds	r2, r3, #4
 800acf8:	6032      	str	r2, [r6, #0]
 800acfa:	681e      	ldr	r6, [r3, #0]
 800acfc:	6862      	ldr	r2, [r4, #4]
 800acfe:	2100      	movs	r1, #0
 800ad00:	4630      	mov	r0, r6
 800ad02:	f7f5 faed 	bl	80002e0 <memchr>
 800ad06:	b108      	cbz	r0, 800ad0c <_printf_i+0x1e4>
 800ad08:	1b80      	subs	r0, r0, r6
 800ad0a:	6060      	str	r0, [r4, #4]
 800ad0c:	6863      	ldr	r3, [r4, #4]
 800ad0e:	6123      	str	r3, [r4, #16]
 800ad10:	2300      	movs	r3, #0
 800ad12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad16:	e7aa      	b.n	800ac6e <_printf_i+0x146>
 800ad18:	6923      	ldr	r3, [r4, #16]
 800ad1a:	4632      	mov	r2, r6
 800ad1c:	4649      	mov	r1, r9
 800ad1e:	4640      	mov	r0, r8
 800ad20:	47d0      	blx	sl
 800ad22:	3001      	adds	r0, #1
 800ad24:	d0ad      	beq.n	800ac82 <_printf_i+0x15a>
 800ad26:	6823      	ldr	r3, [r4, #0]
 800ad28:	079b      	lsls	r3, r3, #30
 800ad2a:	d413      	bmi.n	800ad54 <_printf_i+0x22c>
 800ad2c:	68e0      	ldr	r0, [r4, #12]
 800ad2e:	9b03      	ldr	r3, [sp, #12]
 800ad30:	4298      	cmp	r0, r3
 800ad32:	bfb8      	it	lt
 800ad34:	4618      	movlt	r0, r3
 800ad36:	e7a6      	b.n	800ac86 <_printf_i+0x15e>
 800ad38:	2301      	movs	r3, #1
 800ad3a:	4632      	mov	r2, r6
 800ad3c:	4649      	mov	r1, r9
 800ad3e:	4640      	mov	r0, r8
 800ad40:	47d0      	blx	sl
 800ad42:	3001      	adds	r0, #1
 800ad44:	d09d      	beq.n	800ac82 <_printf_i+0x15a>
 800ad46:	3501      	adds	r5, #1
 800ad48:	68e3      	ldr	r3, [r4, #12]
 800ad4a:	9903      	ldr	r1, [sp, #12]
 800ad4c:	1a5b      	subs	r3, r3, r1
 800ad4e:	42ab      	cmp	r3, r5
 800ad50:	dcf2      	bgt.n	800ad38 <_printf_i+0x210>
 800ad52:	e7eb      	b.n	800ad2c <_printf_i+0x204>
 800ad54:	2500      	movs	r5, #0
 800ad56:	f104 0619 	add.w	r6, r4, #25
 800ad5a:	e7f5      	b.n	800ad48 <_printf_i+0x220>
 800ad5c:	0800d1aa 	.word	0x0800d1aa
 800ad60:	0800d1bb 	.word	0x0800d1bb

0800ad64 <std>:
 800ad64:	2300      	movs	r3, #0
 800ad66:	b510      	push	{r4, lr}
 800ad68:	4604      	mov	r4, r0
 800ad6a:	e9c0 3300 	strd	r3, r3, [r0]
 800ad6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ad72:	6083      	str	r3, [r0, #8]
 800ad74:	8181      	strh	r1, [r0, #12]
 800ad76:	6643      	str	r3, [r0, #100]	@ 0x64
 800ad78:	81c2      	strh	r2, [r0, #14]
 800ad7a:	6183      	str	r3, [r0, #24]
 800ad7c:	4619      	mov	r1, r3
 800ad7e:	2208      	movs	r2, #8
 800ad80:	305c      	adds	r0, #92	@ 0x5c
 800ad82:	f000 f916 	bl	800afb2 <memset>
 800ad86:	4b0d      	ldr	r3, [pc, #52]	@ (800adbc <std+0x58>)
 800ad88:	6263      	str	r3, [r4, #36]	@ 0x24
 800ad8a:	4b0d      	ldr	r3, [pc, #52]	@ (800adc0 <std+0x5c>)
 800ad8c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ad8e:	4b0d      	ldr	r3, [pc, #52]	@ (800adc4 <std+0x60>)
 800ad90:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ad92:	4b0d      	ldr	r3, [pc, #52]	@ (800adc8 <std+0x64>)
 800ad94:	6323      	str	r3, [r4, #48]	@ 0x30
 800ad96:	4b0d      	ldr	r3, [pc, #52]	@ (800adcc <std+0x68>)
 800ad98:	6224      	str	r4, [r4, #32]
 800ad9a:	429c      	cmp	r4, r3
 800ad9c:	d006      	beq.n	800adac <std+0x48>
 800ad9e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ada2:	4294      	cmp	r4, r2
 800ada4:	d002      	beq.n	800adac <std+0x48>
 800ada6:	33d0      	adds	r3, #208	@ 0xd0
 800ada8:	429c      	cmp	r4, r3
 800adaa:	d105      	bne.n	800adb8 <std+0x54>
 800adac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800adb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800adb4:	f000 b97a 	b.w	800b0ac <__retarget_lock_init_recursive>
 800adb8:	bd10      	pop	{r4, pc}
 800adba:	bf00      	nop
 800adbc:	0800af2d 	.word	0x0800af2d
 800adc0:	0800af4f 	.word	0x0800af4f
 800adc4:	0800af87 	.word	0x0800af87
 800adc8:	0800afab 	.word	0x0800afab
 800adcc:	2400201c 	.word	0x2400201c

0800add0 <stdio_exit_handler>:
 800add0:	4a02      	ldr	r2, [pc, #8]	@ (800addc <stdio_exit_handler+0xc>)
 800add2:	4903      	ldr	r1, [pc, #12]	@ (800ade0 <stdio_exit_handler+0x10>)
 800add4:	4803      	ldr	r0, [pc, #12]	@ (800ade4 <stdio_exit_handler+0x14>)
 800add6:	f000 b869 	b.w	800aeac <_fwalk_sglue>
 800adda:	bf00      	nop
 800addc:	24000104 	.word	0x24000104
 800ade0:	0800c931 	.word	0x0800c931
 800ade4:	24000114 	.word	0x24000114

0800ade8 <cleanup_stdio>:
 800ade8:	6841      	ldr	r1, [r0, #4]
 800adea:	4b0c      	ldr	r3, [pc, #48]	@ (800ae1c <cleanup_stdio+0x34>)
 800adec:	4299      	cmp	r1, r3
 800adee:	b510      	push	{r4, lr}
 800adf0:	4604      	mov	r4, r0
 800adf2:	d001      	beq.n	800adf8 <cleanup_stdio+0x10>
 800adf4:	f001 fd9c 	bl	800c930 <_fflush_r>
 800adf8:	68a1      	ldr	r1, [r4, #8]
 800adfa:	4b09      	ldr	r3, [pc, #36]	@ (800ae20 <cleanup_stdio+0x38>)
 800adfc:	4299      	cmp	r1, r3
 800adfe:	d002      	beq.n	800ae06 <cleanup_stdio+0x1e>
 800ae00:	4620      	mov	r0, r4
 800ae02:	f001 fd95 	bl	800c930 <_fflush_r>
 800ae06:	68e1      	ldr	r1, [r4, #12]
 800ae08:	4b06      	ldr	r3, [pc, #24]	@ (800ae24 <cleanup_stdio+0x3c>)
 800ae0a:	4299      	cmp	r1, r3
 800ae0c:	d004      	beq.n	800ae18 <cleanup_stdio+0x30>
 800ae0e:	4620      	mov	r0, r4
 800ae10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae14:	f001 bd8c 	b.w	800c930 <_fflush_r>
 800ae18:	bd10      	pop	{r4, pc}
 800ae1a:	bf00      	nop
 800ae1c:	2400201c 	.word	0x2400201c
 800ae20:	24002084 	.word	0x24002084
 800ae24:	240020ec 	.word	0x240020ec

0800ae28 <global_stdio_init.part.0>:
 800ae28:	b510      	push	{r4, lr}
 800ae2a:	4b0b      	ldr	r3, [pc, #44]	@ (800ae58 <global_stdio_init.part.0+0x30>)
 800ae2c:	4c0b      	ldr	r4, [pc, #44]	@ (800ae5c <global_stdio_init.part.0+0x34>)
 800ae2e:	4a0c      	ldr	r2, [pc, #48]	@ (800ae60 <global_stdio_init.part.0+0x38>)
 800ae30:	601a      	str	r2, [r3, #0]
 800ae32:	4620      	mov	r0, r4
 800ae34:	2200      	movs	r2, #0
 800ae36:	2104      	movs	r1, #4
 800ae38:	f7ff ff94 	bl	800ad64 <std>
 800ae3c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ae40:	2201      	movs	r2, #1
 800ae42:	2109      	movs	r1, #9
 800ae44:	f7ff ff8e 	bl	800ad64 <std>
 800ae48:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ae4c:	2202      	movs	r2, #2
 800ae4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae52:	2112      	movs	r1, #18
 800ae54:	f7ff bf86 	b.w	800ad64 <std>
 800ae58:	24002154 	.word	0x24002154
 800ae5c:	2400201c 	.word	0x2400201c
 800ae60:	0800add1 	.word	0x0800add1

0800ae64 <__sfp_lock_acquire>:
 800ae64:	4801      	ldr	r0, [pc, #4]	@ (800ae6c <__sfp_lock_acquire+0x8>)
 800ae66:	f000 b922 	b.w	800b0ae <__retarget_lock_acquire_recursive>
 800ae6a:	bf00      	nop
 800ae6c:	2400215d 	.word	0x2400215d

0800ae70 <__sfp_lock_release>:
 800ae70:	4801      	ldr	r0, [pc, #4]	@ (800ae78 <__sfp_lock_release+0x8>)
 800ae72:	f000 b91d 	b.w	800b0b0 <__retarget_lock_release_recursive>
 800ae76:	bf00      	nop
 800ae78:	2400215d 	.word	0x2400215d

0800ae7c <__sinit>:
 800ae7c:	b510      	push	{r4, lr}
 800ae7e:	4604      	mov	r4, r0
 800ae80:	f7ff fff0 	bl	800ae64 <__sfp_lock_acquire>
 800ae84:	6a23      	ldr	r3, [r4, #32]
 800ae86:	b11b      	cbz	r3, 800ae90 <__sinit+0x14>
 800ae88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae8c:	f7ff bff0 	b.w	800ae70 <__sfp_lock_release>
 800ae90:	4b04      	ldr	r3, [pc, #16]	@ (800aea4 <__sinit+0x28>)
 800ae92:	6223      	str	r3, [r4, #32]
 800ae94:	4b04      	ldr	r3, [pc, #16]	@ (800aea8 <__sinit+0x2c>)
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d1f5      	bne.n	800ae88 <__sinit+0xc>
 800ae9c:	f7ff ffc4 	bl	800ae28 <global_stdio_init.part.0>
 800aea0:	e7f2      	b.n	800ae88 <__sinit+0xc>
 800aea2:	bf00      	nop
 800aea4:	0800ade9 	.word	0x0800ade9
 800aea8:	24002154 	.word	0x24002154

0800aeac <_fwalk_sglue>:
 800aeac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aeb0:	4607      	mov	r7, r0
 800aeb2:	4688      	mov	r8, r1
 800aeb4:	4614      	mov	r4, r2
 800aeb6:	2600      	movs	r6, #0
 800aeb8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aebc:	f1b9 0901 	subs.w	r9, r9, #1
 800aec0:	d505      	bpl.n	800aece <_fwalk_sglue+0x22>
 800aec2:	6824      	ldr	r4, [r4, #0]
 800aec4:	2c00      	cmp	r4, #0
 800aec6:	d1f7      	bne.n	800aeb8 <_fwalk_sglue+0xc>
 800aec8:	4630      	mov	r0, r6
 800aeca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aece:	89ab      	ldrh	r3, [r5, #12]
 800aed0:	2b01      	cmp	r3, #1
 800aed2:	d907      	bls.n	800aee4 <_fwalk_sglue+0x38>
 800aed4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aed8:	3301      	adds	r3, #1
 800aeda:	d003      	beq.n	800aee4 <_fwalk_sglue+0x38>
 800aedc:	4629      	mov	r1, r5
 800aede:	4638      	mov	r0, r7
 800aee0:	47c0      	blx	r8
 800aee2:	4306      	orrs	r6, r0
 800aee4:	3568      	adds	r5, #104	@ 0x68
 800aee6:	e7e9      	b.n	800aebc <_fwalk_sglue+0x10>

0800aee8 <siprintf>:
 800aee8:	b40e      	push	{r1, r2, r3}
 800aeea:	b510      	push	{r4, lr}
 800aeec:	b09d      	sub	sp, #116	@ 0x74
 800aeee:	ab1f      	add	r3, sp, #124	@ 0x7c
 800aef0:	9002      	str	r0, [sp, #8]
 800aef2:	9006      	str	r0, [sp, #24]
 800aef4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800aef8:	480a      	ldr	r0, [pc, #40]	@ (800af24 <siprintf+0x3c>)
 800aefa:	9107      	str	r1, [sp, #28]
 800aefc:	9104      	str	r1, [sp, #16]
 800aefe:	490a      	ldr	r1, [pc, #40]	@ (800af28 <siprintf+0x40>)
 800af00:	f853 2b04 	ldr.w	r2, [r3], #4
 800af04:	9105      	str	r1, [sp, #20]
 800af06:	2400      	movs	r4, #0
 800af08:	a902      	add	r1, sp, #8
 800af0a:	6800      	ldr	r0, [r0, #0]
 800af0c:	9301      	str	r3, [sp, #4]
 800af0e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800af10:	f001 fb8e 	bl	800c630 <_svfiprintf_r>
 800af14:	9b02      	ldr	r3, [sp, #8]
 800af16:	701c      	strb	r4, [r3, #0]
 800af18:	b01d      	add	sp, #116	@ 0x74
 800af1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af1e:	b003      	add	sp, #12
 800af20:	4770      	bx	lr
 800af22:	bf00      	nop
 800af24:	24000110 	.word	0x24000110
 800af28:	ffff0208 	.word	0xffff0208

0800af2c <__sread>:
 800af2c:	b510      	push	{r4, lr}
 800af2e:	460c      	mov	r4, r1
 800af30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af34:	f000 f86c 	bl	800b010 <_read_r>
 800af38:	2800      	cmp	r0, #0
 800af3a:	bfab      	itete	ge
 800af3c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800af3e:	89a3      	ldrhlt	r3, [r4, #12]
 800af40:	181b      	addge	r3, r3, r0
 800af42:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800af46:	bfac      	ite	ge
 800af48:	6563      	strge	r3, [r4, #84]	@ 0x54
 800af4a:	81a3      	strhlt	r3, [r4, #12]
 800af4c:	bd10      	pop	{r4, pc}

0800af4e <__swrite>:
 800af4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af52:	461f      	mov	r7, r3
 800af54:	898b      	ldrh	r3, [r1, #12]
 800af56:	05db      	lsls	r3, r3, #23
 800af58:	4605      	mov	r5, r0
 800af5a:	460c      	mov	r4, r1
 800af5c:	4616      	mov	r6, r2
 800af5e:	d505      	bpl.n	800af6c <__swrite+0x1e>
 800af60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af64:	2302      	movs	r3, #2
 800af66:	2200      	movs	r2, #0
 800af68:	f000 f840 	bl	800afec <_lseek_r>
 800af6c:	89a3      	ldrh	r3, [r4, #12]
 800af6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af76:	81a3      	strh	r3, [r4, #12]
 800af78:	4632      	mov	r2, r6
 800af7a:	463b      	mov	r3, r7
 800af7c:	4628      	mov	r0, r5
 800af7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af82:	f000 b857 	b.w	800b034 <_write_r>

0800af86 <__sseek>:
 800af86:	b510      	push	{r4, lr}
 800af88:	460c      	mov	r4, r1
 800af8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af8e:	f000 f82d 	bl	800afec <_lseek_r>
 800af92:	1c43      	adds	r3, r0, #1
 800af94:	89a3      	ldrh	r3, [r4, #12]
 800af96:	bf15      	itete	ne
 800af98:	6560      	strne	r0, [r4, #84]	@ 0x54
 800af9a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800af9e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800afa2:	81a3      	strheq	r3, [r4, #12]
 800afa4:	bf18      	it	ne
 800afa6:	81a3      	strhne	r3, [r4, #12]
 800afa8:	bd10      	pop	{r4, pc}

0800afaa <__sclose>:
 800afaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afae:	f000 b80d 	b.w	800afcc <_close_r>

0800afb2 <memset>:
 800afb2:	4402      	add	r2, r0
 800afb4:	4603      	mov	r3, r0
 800afb6:	4293      	cmp	r3, r2
 800afb8:	d100      	bne.n	800afbc <memset+0xa>
 800afba:	4770      	bx	lr
 800afbc:	f803 1b01 	strb.w	r1, [r3], #1
 800afc0:	e7f9      	b.n	800afb6 <memset+0x4>
	...

0800afc4 <_localeconv_r>:
 800afc4:	4800      	ldr	r0, [pc, #0]	@ (800afc8 <_localeconv_r+0x4>)
 800afc6:	4770      	bx	lr
 800afc8:	24000250 	.word	0x24000250

0800afcc <_close_r>:
 800afcc:	b538      	push	{r3, r4, r5, lr}
 800afce:	4d06      	ldr	r5, [pc, #24]	@ (800afe8 <_close_r+0x1c>)
 800afd0:	2300      	movs	r3, #0
 800afd2:	4604      	mov	r4, r0
 800afd4:	4608      	mov	r0, r1
 800afd6:	602b      	str	r3, [r5, #0]
 800afd8:	f7f5 fea4 	bl	8000d24 <_close>
 800afdc:	1c43      	adds	r3, r0, #1
 800afde:	d102      	bne.n	800afe6 <_close_r+0x1a>
 800afe0:	682b      	ldr	r3, [r5, #0]
 800afe2:	b103      	cbz	r3, 800afe6 <_close_r+0x1a>
 800afe4:	6023      	str	r3, [r4, #0]
 800afe6:	bd38      	pop	{r3, r4, r5, pc}
 800afe8:	24002158 	.word	0x24002158

0800afec <_lseek_r>:
 800afec:	b538      	push	{r3, r4, r5, lr}
 800afee:	4d07      	ldr	r5, [pc, #28]	@ (800b00c <_lseek_r+0x20>)
 800aff0:	4604      	mov	r4, r0
 800aff2:	4608      	mov	r0, r1
 800aff4:	4611      	mov	r1, r2
 800aff6:	2200      	movs	r2, #0
 800aff8:	602a      	str	r2, [r5, #0]
 800affa:	461a      	mov	r2, r3
 800affc:	f7f5 feb9 	bl	8000d72 <_lseek>
 800b000:	1c43      	adds	r3, r0, #1
 800b002:	d102      	bne.n	800b00a <_lseek_r+0x1e>
 800b004:	682b      	ldr	r3, [r5, #0]
 800b006:	b103      	cbz	r3, 800b00a <_lseek_r+0x1e>
 800b008:	6023      	str	r3, [r4, #0]
 800b00a:	bd38      	pop	{r3, r4, r5, pc}
 800b00c:	24002158 	.word	0x24002158

0800b010 <_read_r>:
 800b010:	b538      	push	{r3, r4, r5, lr}
 800b012:	4d07      	ldr	r5, [pc, #28]	@ (800b030 <_read_r+0x20>)
 800b014:	4604      	mov	r4, r0
 800b016:	4608      	mov	r0, r1
 800b018:	4611      	mov	r1, r2
 800b01a:	2200      	movs	r2, #0
 800b01c:	602a      	str	r2, [r5, #0]
 800b01e:	461a      	mov	r2, r3
 800b020:	f7f5 fe47 	bl	8000cb2 <_read>
 800b024:	1c43      	adds	r3, r0, #1
 800b026:	d102      	bne.n	800b02e <_read_r+0x1e>
 800b028:	682b      	ldr	r3, [r5, #0]
 800b02a:	b103      	cbz	r3, 800b02e <_read_r+0x1e>
 800b02c:	6023      	str	r3, [r4, #0]
 800b02e:	bd38      	pop	{r3, r4, r5, pc}
 800b030:	24002158 	.word	0x24002158

0800b034 <_write_r>:
 800b034:	b538      	push	{r3, r4, r5, lr}
 800b036:	4d07      	ldr	r5, [pc, #28]	@ (800b054 <_write_r+0x20>)
 800b038:	4604      	mov	r4, r0
 800b03a:	4608      	mov	r0, r1
 800b03c:	4611      	mov	r1, r2
 800b03e:	2200      	movs	r2, #0
 800b040:	602a      	str	r2, [r5, #0]
 800b042:	461a      	mov	r2, r3
 800b044:	f7f5 fe52 	bl	8000cec <_write>
 800b048:	1c43      	adds	r3, r0, #1
 800b04a:	d102      	bne.n	800b052 <_write_r+0x1e>
 800b04c:	682b      	ldr	r3, [r5, #0]
 800b04e:	b103      	cbz	r3, 800b052 <_write_r+0x1e>
 800b050:	6023      	str	r3, [r4, #0]
 800b052:	bd38      	pop	{r3, r4, r5, pc}
 800b054:	24002158 	.word	0x24002158

0800b058 <__errno>:
 800b058:	4b01      	ldr	r3, [pc, #4]	@ (800b060 <__errno+0x8>)
 800b05a:	6818      	ldr	r0, [r3, #0]
 800b05c:	4770      	bx	lr
 800b05e:	bf00      	nop
 800b060:	24000110 	.word	0x24000110

0800b064 <__libc_init_array>:
 800b064:	b570      	push	{r4, r5, r6, lr}
 800b066:	4d0d      	ldr	r5, [pc, #52]	@ (800b09c <__libc_init_array+0x38>)
 800b068:	4c0d      	ldr	r4, [pc, #52]	@ (800b0a0 <__libc_init_array+0x3c>)
 800b06a:	1b64      	subs	r4, r4, r5
 800b06c:	10a4      	asrs	r4, r4, #2
 800b06e:	2600      	movs	r6, #0
 800b070:	42a6      	cmp	r6, r4
 800b072:	d109      	bne.n	800b088 <__libc_init_array+0x24>
 800b074:	4d0b      	ldr	r5, [pc, #44]	@ (800b0a4 <__libc_init_array+0x40>)
 800b076:	4c0c      	ldr	r4, [pc, #48]	@ (800b0a8 <__libc_init_array+0x44>)
 800b078:	f001 fff8 	bl	800d06c <_init>
 800b07c:	1b64      	subs	r4, r4, r5
 800b07e:	10a4      	asrs	r4, r4, #2
 800b080:	2600      	movs	r6, #0
 800b082:	42a6      	cmp	r6, r4
 800b084:	d105      	bne.n	800b092 <__libc_init_array+0x2e>
 800b086:	bd70      	pop	{r4, r5, r6, pc}
 800b088:	f855 3b04 	ldr.w	r3, [r5], #4
 800b08c:	4798      	blx	r3
 800b08e:	3601      	adds	r6, #1
 800b090:	e7ee      	b.n	800b070 <__libc_init_array+0xc>
 800b092:	f855 3b04 	ldr.w	r3, [r5], #4
 800b096:	4798      	blx	r3
 800b098:	3601      	adds	r6, #1
 800b09a:	e7f2      	b.n	800b082 <__libc_init_array+0x1e>
 800b09c:	0800d514 	.word	0x0800d514
 800b0a0:	0800d514 	.word	0x0800d514
 800b0a4:	0800d514 	.word	0x0800d514
 800b0a8:	0800d518 	.word	0x0800d518

0800b0ac <__retarget_lock_init_recursive>:
 800b0ac:	4770      	bx	lr

0800b0ae <__retarget_lock_acquire_recursive>:
 800b0ae:	4770      	bx	lr

0800b0b0 <__retarget_lock_release_recursive>:
 800b0b0:	4770      	bx	lr

0800b0b2 <quorem>:
 800b0b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0b6:	6903      	ldr	r3, [r0, #16]
 800b0b8:	690c      	ldr	r4, [r1, #16]
 800b0ba:	42a3      	cmp	r3, r4
 800b0bc:	4607      	mov	r7, r0
 800b0be:	db7e      	blt.n	800b1be <quorem+0x10c>
 800b0c0:	3c01      	subs	r4, #1
 800b0c2:	f101 0814 	add.w	r8, r1, #20
 800b0c6:	00a3      	lsls	r3, r4, #2
 800b0c8:	f100 0514 	add.w	r5, r0, #20
 800b0cc:	9300      	str	r3, [sp, #0]
 800b0ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b0d2:	9301      	str	r3, [sp, #4]
 800b0d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b0d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b0dc:	3301      	adds	r3, #1
 800b0de:	429a      	cmp	r2, r3
 800b0e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b0e4:	fbb2 f6f3 	udiv	r6, r2, r3
 800b0e8:	d32e      	bcc.n	800b148 <quorem+0x96>
 800b0ea:	f04f 0a00 	mov.w	sl, #0
 800b0ee:	46c4      	mov	ip, r8
 800b0f0:	46ae      	mov	lr, r5
 800b0f2:	46d3      	mov	fp, sl
 800b0f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b0f8:	b298      	uxth	r0, r3
 800b0fa:	fb06 a000 	mla	r0, r6, r0, sl
 800b0fe:	0c02      	lsrs	r2, r0, #16
 800b100:	0c1b      	lsrs	r3, r3, #16
 800b102:	fb06 2303 	mla	r3, r6, r3, r2
 800b106:	f8de 2000 	ldr.w	r2, [lr]
 800b10a:	b280      	uxth	r0, r0
 800b10c:	b292      	uxth	r2, r2
 800b10e:	1a12      	subs	r2, r2, r0
 800b110:	445a      	add	r2, fp
 800b112:	f8de 0000 	ldr.w	r0, [lr]
 800b116:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b11a:	b29b      	uxth	r3, r3
 800b11c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b120:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b124:	b292      	uxth	r2, r2
 800b126:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b12a:	45e1      	cmp	r9, ip
 800b12c:	f84e 2b04 	str.w	r2, [lr], #4
 800b130:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b134:	d2de      	bcs.n	800b0f4 <quorem+0x42>
 800b136:	9b00      	ldr	r3, [sp, #0]
 800b138:	58eb      	ldr	r3, [r5, r3]
 800b13a:	b92b      	cbnz	r3, 800b148 <quorem+0x96>
 800b13c:	9b01      	ldr	r3, [sp, #4]
 800b13e:	3b04      	subs	r3, #4
 800b140:	429d      	cmp	r5, r3
 800b142:	461a      	mov	r2, r3
 800b144:	d32f      	bcc.n	800b1a6 <quorem+0xf4>
 800b146:	613c      	str	r4, [r7, #16]
 800b148:	4638      	mov	r0, r7
 800b14a:	f001 f90d 	bl	800c368 <__mcmp>
 800b14e:	2800      	cmp	r0, #0
 800b150:	db25      	blt.n	800b19e <quorem+0xec>
 800b152:	4629      	mov	r1, r5
 800b154:	2000      	movs	r0, #0
 800b156:	f858 2b04 	ldr.w	r2, [r8], #4
 800b15a:	f8d1 c000 	ldr.w	ip, [r1]
 800b15e:	fa1f fe82 	uxth.w	lr, r2
 800b162:	fa1f f38c 	uxth.w	r3, ip
 800b166:	eba3 030e 	sub.w	r3, r3, lr
 800b16a:	4403      	add	r3, r0
 800b16c:	0c12      	lsrs	r2, r2, #16
 800b16e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b172:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b176:	b29b      	uxth	r3, r3
 800b178:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b17c:	45c1      	cmp	r9, r8
 800b17e:	f841 3b04 	str.w	r3, [r1], #4
 800b182:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b186:	d2e6      	bcs.n	800b156 <quorem+0xa4>
 800b188:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b18c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b190:	b922      	cbnz	r2, 800b19c <quorem+0xea>
 800b192:	3b04      	subs	r3, #4
 800b194:	429d      	cmp	r5, r3
 800b196:	461a      	mov	r2, r3
 800b198:	d30b      	bcc.n	800b1b2 <quorem+0x100>
 800b19a:	613c      	str	r4, [r7, #16]
 800b19c:	3601      	adds	r6, #1
 800b19e:	4630      	mov	r0, r6
 800b1a0:	b003      	add	sp, #12
 800b1a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1a6:	6812      	ldr	r2, [r2, #0]
 800b1a8:	3b04      	subs	r3, #4
 800b1aa:	2a00      	cmp	r2, #0
 800b1ac:	d1cb      	bne.n	800b146 <quorem+0x94>
 800b1ae:	3c01      	subs	r4, #1
 800b1b0:	e7c6      	b.n	800b140 <quorem+0x8e>
 800b1b2:	6812      	ldr	r2, [r2, #0]
 800b1b4:	3b04      	subs	r3, #4
 800b1b6:	2a00      	cmp	r2, #0
 800b1b8:	d1ef      	bne.n	800b19a <quorem+0xe8>
 800b1ba:	3c01      	subs	r4, #1
 800b1bc:	e7ea      	b.n	800b194 <quorem+0xe2>
 800b1be:	2000      	movs	r0, #0
 800b1c0:	e7ee      	b.n	800b1a0 <quorem+0xee>
 800b1c2:	0000      	movs	r0, r0
 800b1c4:	0000      	movs	r0, r0
	...

0800b1c8 <_dtoa_r>:
 800b1c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1cc:	ed2d 8b02 	vpush	{d8}
 800b1d0:	69c7      	ldr	r7, [r0, #28]
 800b1d2:	b091      	sub	sp, #68	@ 0x44
 800b1d4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b1d8:	ec55 4b10 	vmov	r4, r5, d0
 800b1dc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800b1de:	9107      	str	r1, [sp, #28]
 800b1e0:	4681      	mov	r9, r0
 800b1e2:	9209      	str	r2, [sp, #36]	@ 0x24
 800b1e4:	930d      	str	r3, [sp, #52]	@ 0x34
 800b1e6:	b97f      	cbnz	r7, 800b208 <_dtoa_r+0x40>
 800b1e8:	2010      	movs	r0, #16
 800b1ea:	f000 fd95 	bl	800bd18 <malloc>
 800b1ee:	4602      	mov	r2, r0
 800b1f0:	f8c9 001c 	str.w	r0, [r9, #28]
 800b1f4:	b920      	cbnz	r0, 800b200 <_dtoa_r+0x38>
 800b1f6:	4ba0      	ldr	r3, [pc, #640]	@ (800b478 <_dtoa_r+0x2b0>)
 800b1f8:	21ef      	movs	r1, #239	@ 0xef
 800b1fa:	48a0      	ldr	r0, [pc, #640]	@ (800b47c <_dtoa_r+0x2b4>)
 800b1fc:	f001 fbf8 	bl	800c9f0 <__assert_func>
 800b200:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b204:	6007      	str	r7, [r0, #0]
 800b206:	60c7      	str	r7, [r0, #12]
 800b208:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b20c:	6819      	ldr	r1, [r3, #0]
 800b20e:	b159      	cbz	r1, 800b228 <_dtoa_r+0x60>
 800b210:	685a      	ldr	r2, [r3, #4]
 800b212:	604a      	str	r2, [r1, #4]
 800b214:	2301      	movs	r3, #1
 800b216:	4093      	lsls	r3, r2
 800b218:	608b      	str	r3, [r1, #8]
 800b21a:	4648      	mov	r0, r9
 800b21c:	f000 fe72 	bl	800bf04 <_Bfree>
 800b220:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b224:	2200      	movs	r2, #0
 800b226:	601a      	str	r2, [r3, #0]
 800b228:	1e2b      	subs	r3, r5, #0
 800b22a:	bfbb      	ittet	lt
 800b22c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b230:	9303      	strlt	r3, [sp, #12]
 800b232:	2300      	movge	r3, #0
 800b234:	2201      	movlt	r2, #1
 800b236:	bfac      	ite	ge
 800b238:	6033      	strge	r3, [r6, #0]
 800b23a:	6032      	strlt	r2, [r6, #0]
 800b23c:	4b90      	ldr	r3, [pc, #576]	@ (800b480 <_dtoa_r+0x2b8>)
 800b23e:	9e03      	ldr	r6, [sp, #12]
 800b240:	43b3      	bics	r3, r6
 800b242:	d110      	bne.n	800b266 <_dtoa_r+0x9e>
 800b244:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b246:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b24a:	6013      	str	r3, [r2, #0]
 800b24c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800b250:	4323      	orrs	r3, r4
 800b252:	f000 84e6 	beq.w	800bc22 <_dtoa_r+0xa5a>
 800b256:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b258:	4f8a      	ldr	r7, [pc, #552]	@ (800b484 <_dtoa_r+0x2bc>)
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	f000 84e8 	beq.w	800bc30 <_dtoa_r+0xa68>
 800b260:	1cfb      	adds	r3, r7, #3
 800b262:	f000 bce3 	b.w	800bc2c <_dtoa_r+0xa64>
 800b266:	ed9d 8b02 	vldr	d8, [sp, #8]
 800b26a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b26e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b272:	d10a      	bne.n	800b28a <_dtoa_r+0xc2>
 800b274:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b276:	2301      	movs	r3, #1
 800b278:	6013      	str	r3, [r2, #0]
 800b27a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b27c:	b113      	cbz	r3, 800b284 <_dtoa_r+0xbc>
 800b27e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800b280:	4b81      	ldr	r3, [pc, #516]	@ (800b488 <_dtoa_r+0x2c0>)
 800b282:	6013      	str	r3, [r2, #0]
 800b284:	4f81      	ldr	r7, [pc, #516]	@ (800b48c <_dtoa_r+0x2c4>)
 800b286:	f000 bcd3 	b.w	800bc30 <_dtoa_r+0xa68>
 800b28a:	aa0e      	add	r2, sp, #56	@ 0x38
 800b28c:	a90f      	add	r1, sp, #60	@ 0x3c
 800b28e:	4648      	mov	r0, r9
 800b290:	eeb0 0b48 	vmov.f64	d0, d8
 800b294:	f001 f918 	bl	800c4c8 <__d2b>
 800b298:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800b29c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b29e:	9001      	str	r0, [sp, #4]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d045      	beq.n	800b330 <_dtoa_r+0x168>
 800b2a4:	eeb0 7b48 	vmov.f64	d7, d8
 800b2a8:	ee18 1a90 	vmov	r1, s17
 800b2ac:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b2b0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800b2b4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800b2b8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800b2bc:	2500      	movs	r5, #0
 800b2be:	ee07 1a90 	vmov	s15, r1
 800b2c2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800b2c6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800b460 <_dtoa_r+0x298>
 800b2ca:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b2ce:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800b468 <_dtoa_r+0x2a0>
 800b2d2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800b2d6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800b470 <_dtoa_r+0x2a8>
 800b2da:	ee07 3a90 	vmov	s15, r3
 800b2de:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800b2e2:	eeb0 7b46 	vmov.f64	d7, d6
 800b2e6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800b2ea:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800b2ee:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800b2f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2f6:	ee16 8a90 	vmov	r8, s13
 800b2fa:	d508      	bpl.n	800b30e <_dtoa_r+0x146>
 800b2fc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800b300:	eeb4 6b47 	vcmp.f64	d6, d7
 800b304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b308:	bf18      	it	ne
 800b30a:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 800b30e:	f1b8 0f16 	cmp.w	r8, #22
 800b312:	d82b      	bhi.n	800b36c <_dtoa_r+0x1a4>
 800b314:	495e      	ldr	r1, [pc, #376]	@ (800b490 <_dtoa_r+0x2c8>)
 800b316:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800b31a:	ed91 7b00 	vldr	d7, [r1]
 800b31e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b326:	d501      	bpl.n	800b32c <_dtoa_r+0x164>
 800b328:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800b32c:	2100      	movs	r1, #0
 800b32e:	e01e      	b.n	800b36e <_dtoa_r+0x1a6>
 800b330:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b332:	4413      	add	r3, r2
 800b334:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800b338:	2920      	cmp	r1, #32
 800b33a:	bfc1      	itttt	gt
 800b33c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800b340:	408e      	lslgt	r6, r1
 800b342:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800b346:	fa24 f101 	lsrgt.w	r1, r4, r1
 800b34a:	bfd6      	itet	le
 800b34c:	f1c1 0120 	rsble	r1, r1, #32
 800b350:	4331      	orrgt	r1, r6
 800b352:	fa04 f101 	lslle.w	r1, r4, r1
 800b356:	ee07 1a90 	vmov	s15, r1
 800b35a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b35e:	3b01      	subs	r3, #1
 800b360:	ee17 1a90 	vmov	r1, s15
 800b364:	2501      	movs	r5, #1
 800b366:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800b36a:	e7a8      	b.n	800b2be <_dtoa_r+0xf6>
 800b36c:	2101      	movs	r1, #1
 800b36e:	1ad2      	subs	r2, r2, r3
 800b370:	1e53      	subs	r3, r2, #1
 800b372:	9306      	str	r3, [sp, #24]
 800b374:	bf45      	ittet	mi
 800b376:	f1c2 0301 	rsbmi	r3, r2, #1
 800b37a:	9304      	strmi	r3, [sp, #16]
 800b37c:	2300      	movpl	r3, #0
 800b37e:	2300      	movmi	r3, #0
 800b380:	bf4c      	ite	mi
 800b382:	9306      	strmi	r3, [sp, #24]
 800b384:	9304      	strpl	r3, [sp, #16]
 800b386:	f1b8 0f00 	cmp.w	r8, #0
 800b38a:	910c      	str	r1, [sp, #48]	@ 0x30
 800b38c:	db18      	blt.n	800b3c0 <_dtoa_r+0x1f8>
 800b38e:	9b06      	ldr	r3, [sp, #24]
 800b390:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800b394:	4443      	add	r3, r8
 800b396:	9306      	str	r3, [sp, #24]
 800b398:	2300      	movs	r3, #0
 800b39a:	9a07      	ldr	r2, [sp, #28]
 800b39c:	2a09      	cmp	r2, #9
 800b39e:	d845      	bhi.n	800b42c <_dtoa_r+0x264>
 800b3a0:	2a05      	cmp	r2, #5
 800b3a2:	bfc4      	itt	gt
 800b3a4:	3a04      	subgt	r2, #4
 800b3a6:	9207      	strgt	r2, [sp, #28]
 800b3a8:	9a07      	ldr	r2, [sp, #28]
 800b3aa:	f1a2 0202 	sub.w	r2, r2, #2
 800b3ae:	bfcc      	ite	gt
 800b3b0:	2400      	movgt	r4, #0
 800b3b2:	2401      	movle	r4, #1
 800b3b4:	2a03      	cmp	r2, #3
 800b3b6:	d844      	bhi.n	800b442 <_dtoa_r+0x27a>
 800b3b8:	e8df f002 	tbb	[pc, r2]
 800b3bc:	0b173634 	.word	0x0b173634
 800b3c0:	9b04      	ldr	r3, [sp, #16]
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	eba3 0308 	sub.w	r3, r3, r8
 800b3c8:	9304      	str	r3, [sp, #16]
 800b3ca:	920a      	str	r2, [sp, #40]	@ 0x28
 800b3cc:	f1c8 0300 	rsb	r3, r8, #0
 800b3d0:	e7e3      	b.n	800b39a <_dtoa_r+0x1d2>
 800b3d2:	2201      	movs	r2, #1
 800b3d4:	9208      	str	r2, [sp, #32]
 800b3d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b3d8:	eb08 0b02 	add.w	fp, r8, r2
 800b3dc:	f10b 0a01 	add.w	sl, fp, #1
 800b3e0:	4652      	mov	r2, sl
 800b3e2:	2a01      	cmp	r2, #1
 800b3e4:	bfb8      	it	lt
 800b3e6:	2201      	movlt	r2, #1
 800b3e8:	e006      	b.n	800b3f8 <_dtoa_r+0x230>
 800b3ea:	2201      	movs	r2, #1
 800b3ec:	9208      	str	r2, [sp, #32]
 800b3ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b3f0:	2a00      	cmp	r2, #0
 800b3f2:	dd29      	ble.n	800b448 <_dtoa_r+0x280>
 800b3f4:	4693      	mov	fp, r2
 800b3f6:	4692      	mov	sl, r2
 800b3f8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800b3fc:	2100      	movs	r1, #0
 800b3fe:	2004      	movs	r0, #4
 800b400:	f100 0614 	add.w	r6, r0, #20
 800b404:	4296      	cmp	r6, r2
 800b406:	d926      	bls.n	800b456 <_dtoa_r+0x28e>
 800b408:	6079      	str	r1, [r7, #4]
 800b40a:	4648      	mov	r0, r9
 800b40c:	9305      	str	r3, [sp, #20]
 800b40e:	f000 fd39 	bl	800be84 <_Balloc>
 800b412:	9b05      	ldr	r3, [sp, #20]
 800b414:	4607      	mov	r7, r0
 800b416:	2800      	cmp	r0, #0
 800b418:	d13e      	bne.n	800b498 <_dtoa_r+0x2d0>
 800b41a:	4b1e      	ldr	r3, [pc, #120]	@ (800b494 <_dtoa_r+0x2cc>)
 800b41c:	4602      	mov	r2, r0
 800b41e:	f240 11af 	movw	r1, #431	@ 0x1af
 800b422:	e6ea      	b.n	800b1fa <_dtoa_r+0x32>
 800b424:	2200      	movs	r2, #0
 800b426:	e7e1      	b.n	800b3ec <_dtoa_r+0x224>
 800b428:	2200      	movs	r2, #0
 800b42a:	e7d3      	b.n	800b3d4 <_dtoa_r+0x20c>
 800b42c:	2401      	movs	r4, #1
 800b42e:	2200      	movs	r2, #0
 800b430:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800b434:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800b438:	2100      	movs	r1, #0
 800b43a:	46da      	mov	sl, fp
 800b43c:	2212      	movs	r2, #18
 800b43e:	9109      	str	r1, [sp, #36]	@ 0x24
 800b440:	e7da      	b.n	800b3f8 <_dtoa_r+0x230>
 800b442:	2201      	movs	r2, #1
 800b444:	9208      	str	r2, [sp, #32]
 800b446:	e7f5      	b.n	800b434 <_dtoa_r+0x26c>
 800b448:	f04f 0b01 	mov.w	fp, #1
 800b44c:	46da      	mov	sl, fp
 800b44e:	465a      	mov	r2, fp
 800b450:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800b454:	e7d0      	b.n	800b3f8 <_dtoa_r+0x230>
 800b456:	3101      	adds	r1, #1
 800b458:	0040      	lsls	r0, r0, #1
 800b45a:	e7d1      	b.n	800b400 <_dtoa_r+0x238>
 800b45c:	f3af 8000 	nop.w
 800b460:	636f4361 	.word	0x636f4361
 800b464:	3fd287a7 	.word	0x3fd287a7
 800b468:	8b60c8b3 	.word	0x8b60c8b3
 800b46c:	3fc68a28 	.word	0x3fc68a28
 800b470:	509f79fb 	.word	0x509f79fb
 800b474:	3fd34413 	.word	0x3fd34413
 800b478:	0800d1d9 	.word	0x0800d1d9
 800b47c:	0800d1f0 	.word	0x0800d1f0
 800b480:	7ff00000 	.word	0x7ff00000
 800b484:	0800d1d5 	.word	0x0800d1d5
 800b488:	0800d1a9 	.word	0x0800d1a9
 800b48c:	0800d1a8 	.word	0x0800d1a8
 800b490:	0800d340 	.word	0x0800d340
 800b494:	0800d248 	.word	0x0800d248
 800b498:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800b49c:	f1ba 0f0e 	cmp.w	sl, #14
 800b4a0:	6010      	str	r0, [r2, #0]
 800b4a2:	d86e      	bhi.n	800b582 <_dtoa_r+0x3ba>
 800b4a4:	2c00      	cmp	r4, #0
 800b4a6:	d06c      	beq.n	800b582 <_dtoa_r+0x3ba>
 800b4a8:	f1b8 0f00 	cmp.w	r8, #0
 800b4ac:	f340 80b4 	ble.w	800b618 <_dtoa_r+0x450>
 800b4b0:	4ac8      	ldr	r2, [pc, #800]	@ (800b7d4 <_dtoa_r+0x60c>)
 800b4b2:	f008 010f 	and.w	r1, r8, #15
 800b4b6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b4ba:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800b4be:	ed92 7b00 	vldr	d7, [r2]
 800b4c2:	ea4f 1128 	mov.w	r1, r8, asr #4
 800b4c6:	f000 809b 	beq.w	800b600 <_dtoa_r+0x438>
 800b4ca:	4ac3      	ldr	r2, [pc, #780]	@ (800b7d8 <_dtoa_r+0x610>)
 800b4cc:	ed92 6b08 	vldr	d6, [r2, #32]
 800b4d0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800b4d4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800b4d8:	f001 010f 	and.w	r1, r1, #15
 800b4dc:	2203      	movs	r2, #3
 800b4de:	48be      	ldr	r0, [pc, #760]	@ (800b7d8 <_dtoa_r+0x610>)
 800b4e0:	2900      	cmp	r1, #0
 800b4e2:	f040 808f 	bne.w	800b604 <_dtoa_r+0x43c>
 800b4e6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b4ea:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b4ee:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b4f2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b4f4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b4f8:	2900      	cmp	r1, #0
 800b4fa:	f000 80b3 	beq.w	800b664 <_dtoa_r+0x49c>
 800b4fe:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800b502:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b50a:	f140 80ab 	bpl.w	800b664 <_dtoa_r+0x49c>
 800b50e:	f1ba 0f00 	cmp.w	sl, #0
 800b512:	f000 80a7 	beq.w	800b664 <_dtoa_r+0x49c>
 800b516:	f1bb 0f00 	cmp.w	fp, #0
 800b51a:	dd30      	ble.n	800b57e <_dtoa_r+0x3b6>
 800b51c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800b520:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b524:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b528:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 800b52c:	9105      	str	r1, [sp, #20]
 800b52e:	3201      	adds	r2, #1
 800b530:	465c      	mov	r4, fp
 800b532:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b536:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800b53a:	ee07 2a90 	vmov	s15, r2
 800b53e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b542:	eea7 5b06 	vfma.f64	d5, d7, d6
 800b546:	ee15 2a90 	vmov	r2, s11
 800b54a:	ec51 0b15 	vmov	r0, r1, d5
 800b54e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800b552:	2c00      	cmp	r4, #0
 800b554:	f040 808a 	bne.w	800b66c <_dtoa_r+0x4a4>
 800b558:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b55c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800b560:	ec41 0b17 	vmov	d7, r0, r1
 800b564:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b56c:	f300 826a 	bgt.w	800ba44 <_dtoa_r+0x87c>
 800b570:	eeb1 7b47 	vneg.f64	d7, d7
 800b574:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b57c:	d423      	bmi.n	800b5c6 <_dtoa_r+0x3fe>
 800b57e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b582:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b584:	2a00      	cmp	r2, #0
 800b586:	f2c0 8129 	blt.w	800b7dc <_dtoa_r+0x614>
 800b58a:	f1b8 0f0e 	cmp.w	r8, #14
 800b58e:	f300 8125 	bgt.w	800b7dc <_dtoa_r+0x614>
 800b592:	4b90      	ldr	r3, [pc, #576]	@ (800b7d4 <_dtoa_r+0x60c>)
 800b594:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b598:	ed93 6b00 	vldr	d6, [r3]
 800b59c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	f280 80c8 	bge.w	800b734 <_dtoa_r+0x56c>
 800b5a4:	f1ba 0f00 	cmp.w	sl, #0
 800b5a8:	f300 80c4 	bgt.w	800b734 <_dtoa_r+0x56c>
 800b5ac:	d10b      	bne.n	800b5c6 <_dtoa_r+0x3fe>
 800b5ae:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b5b2:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b5b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b5ba:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b5be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5c2:	f2c0 823c 	blt.w	800ba3e <_dtoa_r+0x876>
 800b5c6:	2400      	movs	r4, #0
 800b5c8:	4625      	mov	r5, r4
 800b5ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5cc:	43db      	mvns	r3, r3
 800b5ce:	9305      	str	r3, [sp, #20]
 800b5d0:	463e      	mov	r6, r7
 800b5d2:	f04f 0800 	mov.w	r8, #0
 800b5d6:	4621      	mov	r1, r4
 800b5d8:	4648      	mov	r0, r9
 800b5da:	f000 fc93 	bl	800bf04 <_Bfree>
 800b5de:	2d00      	cmp	r5, #0
 800b5e0:	f000 80a2 	beq.w	800b728 <_dtoa_r+0x560>
 800b5e4:	f1b8 0f00 	cmp.w	r8, #0
 800b5e8:	d005      	beq.n	800b5f6 <_dtoa_r+0x42e>
 800b5ea:	45a8      	cmp	r8, r5
 800b5ec:	d003      	beq.n	800b5f6 <_dtoa_r+0x42e>
 800b5ee:	4641      	mov	r1, r8
 800b5f0:	4648      	mov	r0, r9
 800b5f2:	f000 fc87 	bl	800bf04 <_Bfree>
 800b5f6:	4629      	mov	r1, r5
 800b5f8:	4648      	mov	r0, r9
 800b5fa:	f000 fc83 	bl	800bf04 <_Bfree>
 800b5fe:	e093      	b.n	800b728 <_dtoa_r+0x560>
 800b600:	2202      	movs	r2, #2
 800b602:	e76c      	b.n	800b4de <_dtoa_r+0x316>
 800b604:	07cc      	lsls	r4, r1, #31
 800b606:	d504      	bpl.n	800b612 <_dtoa_r+0x44a>
 800b608:	ed90 6b00 	vldr	d6, [r0]
 800b60c:	3201      	adds	r2, #1
 800b60e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b612:	1049      	asrs	r1, r1, #1
 800b614:	3008      	adds	r0, #8
 800b616:	e763      	b.n	800b4e0 <_dtoa_r+0x318>
 800b618:	d022      	beq.n	800b660 <_dtoa_r+0x498>
 800b61a:	f1c8 0100 	rsb	r1, r8, #0
 800b61e:	4a6d      	ldr	r2, [pc, #436]	@ (800b7d4 <_dtoa_r+0x60c>)
 800b620:	f001 000f 	and.w	r0, r1, #15
 800b624:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800b628:	ed92 7b00 	vldr	d7, [r2]
 800b62c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800b630:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b634:	4868      	ldr	r0, [pc, #416]	@ (800b7d8 <_dtoa_r+0x610>)
 800b636:	1109      	asrs	r1, r1, #4
 800b638:	2400      	movs	r4, #0
 800b63a:	2202      	movs	r2, #2
 800b63c:	b929      	cbnz	r1, 800b64a <_dtoa_r+0x482>
 800b63e:	2c00      	cmp	r4, #0
 800b640:	f43f af57 	beq.w	800b4f2 <_dtoa_r+0x32a>
 800b644:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b648:	e753      	b.n	800b4f2 <_dtoa_r+0x32a>
 800b64a:	07ce      	lsls	r6, r1, #31
 800b64c:	d505      	bpl.n	800b65a <_dtoa_r+0x492>
 800b64e:	ed90 6b00 	vldr	d6, [r0]
 800b652:	3201      	adds	r2, #1
 800b654:	2401      	movs	r4, #1
 800b656:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b65a:	1049      	asrs	r1, r1, #1
 800b65c:	3008      	adds	r0, #8
 800b65e:	e7ed      	b.n	800b63c <_dtoa_r+0x474>
 800b660:	2202      	movs	r2, #2
 800b662:	e746      	b.n	800b4f2 <_dtoa_r+0x32a>
 800b664:	f8cd 8014 	str.w	r8, [sp, #20]
 800b668:	4654      	mov	r4, sl
 800b66a:	e762      	b.n	800b532 <_dtoa_r+0x36a>
 800b66c:	4a59      	ldr	r2, [pc, #356]	@ (800b7d4 <_dtoa_r+0x60c>)
 800b66e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800b672:	ed12 4b02 	vldr	d4, [r2, #-8]
 800b676:	9a08      	ldr	r2, [sp, #32]
 800b678:	ec41 0b17 	vmov	d7, r0, r1
 800b67c:	443c      	add	r4, r7
 800b67e:	b34a      	cbz	r2, 800b6d4 <_dtoa_r+0x50c>
 800b680:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800b684:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800b688:	463e      	mov	r6, r7
 800b68a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800b68e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b692:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b696:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b69a:	ee14 2a90 	vmov	r2, s9
 800b69e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b6a2:	3230      	adds	r2, #48	@ 0x30
 800b6a4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b6a8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b6ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6b0:	f806 2b01 	strb.w	r2, [r6], #1
 800b6b4:	d438      	bmi.n	800b728 <_dtoa_r+0x560>
 800b6b6:	ee32 5b46 	vsub.f64	d5, d2, d6
 800b6ba:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800b6be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6c2:	d46e      	bmi.n	800b7a2 <_dtoa_r+0x5da>
 800b6c4:	42a6      	cmp	r6, r4
 800b6c6:	f43f af5a 	beq.w	800b57e <_dtoa_r+0x3b6>
 800b6ca:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b6ce:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b6d2:	e7e0      	b.n	800b696 <_dtoa_r+0x4ce>
 800b6d4:	4621      	mov	r1, r4
 800b6d6:	463e      	mov	r6, r7
 800b6d8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b6dc:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b6e0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b6e4:	ee14 2a90 	vmov	r2, s9
 800b6e8:	3230      	adds	r2, #48	@ 0x30
 800b6ea:	f806 2b01 	strb.w	r2, [r6], #1
 800b6ee:	42a6      	cmp	r6, r4
 800b6f0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b6f4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b6f8:	d119      	bne.n	800b72e <_dtoa_r+0x566>
 800b6fa:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800b6fe:	ee37 4b05 	vadd.f64	d4, d7, d5
 800b702:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800b706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b70a:	dc4a      	bgt.n	800b7a2 <_dtoa_r+0x5da>
 800b70c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800b710:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800b714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b718:	f57f af31 	bpl.w	800b57e <_dtoa_r+0x3b6>
 800b71c:	460e      	mov	r6, r1
 800b71e:	3901      	subs	r1, #1
 800b720:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b724:	2b30      	cmp	r3, #48	@ 0x30
 800b726:	d0f9      	beq.n	800b71c <_dtoa_r+0x554>
 800b728:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b72c:	e027      	b.n	800b77e <_dtoa_r+0x5b6>
 800b72e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b732:	e7d5      	b.n	800b6e0 <_dtoa_r+0x518>
 800b734:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b738:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800b73c:	463e      	mov	r6, r7
 800b73e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b742:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800b746:	ee15 3a10 	vmov	r3, s10
 800b74a:	3330      	adds	r3, #48	@ 0x30
 800b74c:	f806 3b01 	strb.w	r3, [r6], #1
 800b750:	1bf3      	subs	r3, r6, r7
 800b752:	459a      	cmp	sl, r3
 800b754:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800b758:	eea3 7b46 	vfms.f64	d7, d3, d6
 800b75c:	d132      	bne.n	800b7c4 <_dtoa_r+0x5fc>
 800b75e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b762:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b76a:	dc18      	bgt.n	800b79e <_dtoa_r+0x5d6>
 800b76c:	eeb4 7b46 	vcmp.f64	d7, d6
 800b770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b774:	d103      	bne.n	800b77e <_dtoa_r+0x5b6>
 800b776:	ee15 3a10 	vmov	r3, s10
 800b77a:	07db      	lsls	r3, r3, #31
 800b77c:	d40f      	bmi.n	800b79e <_dtoa_r+0x5d6>
 800b77e:	9901      	ldr	r1, [sp, #4]
 800b780:	4648      	mov	r0, r9
 800b782:	f000 fbbf 	bl	800bf04 <_Bfree>
 800b786:	2300      	movs	r3, #0
 800b788:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b78a:	7033      	strb	r3, [r6, #0]
 800b78c:	f108 0301 	add.w	r3, r8, #1
 800b790:	6013      	str	r3, [r2, #0]
 800b792:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b794:	2b00      	cmp	r3, #0
 800b796:	f000 824b 	beq.w	800bc30 <_dtoa_r+0xa68>
 800b79a:	601e      	str	r6, [r3, #0]
 800b79c:	e248      	b.n	800bc30 <_dtoa_r+0xa68>
 800b79e:	f8cd 8014 	str.w	r8, [sp, #20]
 800b7a2:	4633      	mov	r3, r6
 800b7a4:	461e      	mov	r6, r3
 800b7a6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b7aa:	2a39      	cmp	r2, #57	@ 0x39
 800b7ac:	d106      	bne.n	800b7bc <_dtoa_r+0x5f4>
 800b7ae:	429f      	cmp	r7, r3
 800b7b0:	d1f8      	bne.n	800b7a4 <_dtoa_r+0x5dc>
 800b7b2:	9a05      	ldr	r2, [sp, #20]
 800b7b4:	3201      	adds	r2, #1
 800b7b6:	9205      	str	r2, [sp, #20]
 800b7b8:	2230      	movs	r2, #48	@ 0x30
 800b7ba:	703a      	strb	r2, [r7, #0]
 800b7bc:	781a      	ldrb	r2, [r3, #0]
 800b7be:	3201      	adds	r2, #1
 800b7c0:	701a      	strb	r2, [r3, #0]
 800b7c2:	e7b1      	b.n	800b728 <_dtoa_r+0x560>
 800b7c4:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b7c8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b7cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7d0:	d1b5      	bne.n	800b73e <_dtoa_r+0x576>
 800b7d2:	e7d4      	b.n	800b77e <_dtoa_r+0x5b6>
 800b7d4:	0800d340 	.word	0x0800d340
 800b7d8:	0800d318 	.word	0x0800d318
 800b7dc:	9908      	ldr	r1, [sp, #32]
 800b7de:	2900      	cmp	r1, #0
 800b7e0:	f000 80e9 	beq.w	800b9b6 <_dtoa_r+0x7ee>
 800b7e4:	9907      	ldr	r1, [sp, #28]
 800b7e6:	2901      	cmp	r1, #1
 800b7e8:	f300 80cb 	bgt.w	800b982 <_dtoa_r+0x7ba>
 800b7ec:	2d00      	cmp	r5, #0
 800b7ee:	f000 80c4 	beq.w	800b97a <_dtoa_r+0x7b2>
 800b7f2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b7f6:	9e04      	ldr	r6, [sp, #16]
 800b7f8:	461c      	mov	r4, r3
 800b7fa:	9305      	str	r3, [sp, #20]
 800b7fc:	9b04      	ldr	r3, [sp, #16]
 800b7fe:	4413      	add	r3, r2
 800b800:	9304      	str	r3, [sp, #16]
 800b802:	9b06      	ldr	r3, [sp, #24]
 800b804:	2101      	movs	r1, #1
 800b806:	4413      	add	r3, r2
 800b808:	4648      	mov	r0, r9
 800b80a:	9306      	str	r3, [sp, #24]
 800b80c:	f000 fc2e 	bl	800c06c <__i2b>
 800b810:	9b05      	ldr	r3, [sp, #20]
 800b812:	4605      	mov	r5, r0
 800b814:	b166      	cbz	r6, 800b830 <_dtoa_r+0x668>
 800b816:	9a06      	ldr	r2, [sp, #24]
 800b818:	2a00      	cmp	r2, #0
 800b81a:	dd09      	ble.n	800b830 <_dtoa_r+0x668>
 800b81c:	42b2      	cmp	r2, r6
 800b81e:	9904      	ldr	r1, [sp, #16]
 800b820:	bfa8      	it	ge
 800b822:	4632      	movge	r2, r6
 800b824:	1a89      	subs	r1, r1, r2
 800b826:	9104      	str	r1, [sp, #16]
 800b828:	9906      	ldr	r1, [sp, #24]
 800b82a:	1ab6      	subs	r6, r6, r2
 800b82c:	1a8a      	subs	r2, r1, r2
 800b82e:	9206      	str	r2, [sp, #24]
 800b830:	b30b      	cbz	r3, 800b876 <_dtoa_r+0x6ae>
 800b832:	9a08      	ldr	r2, [sp, #32]
 800b834:	2a00      	cmp	r2, #0
 800b836:	f000 80c5 	beq.w	800b9c4 <_dtoa_r+0x7fc>
 800b83a:	2c00      	cmp	r4, #0
 800b83c:	f000 80bf 	beq.w	800b9be <_dtoa_r+0x7f6>
 800b840:	4629      	mov	r1, r5
 800b842:	4622      	mov	r2, r4
 800b844:	4648      	mov	r0, r9
 800b846:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b848:	f000 fcc8 	bl	800c1dc <__pow5mult>
 800b84c:	9a01      	ldr	r2, [sp, #4]
 800b84e:	4601      	mov	r1, r0
 800b850:	4605      	mov	r5, r0
 800b852:	4648      	mov	r0, r9
 800b854:	f000 fc20 	bl	800c098 <__multiply>
 800b858:	9901      	ldr	r1, [sp, #4]
 800b85a:	9005      	str	r0, [sp, #20]
 800b85c:	4648      	mov	r0, r9
 800b85e:	f000 fb51 	bl	800bf04 <_Bfree>
 800b862:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b864:	1b1b      	subs	r3, r3, r4
 800b866:	f000 80b0 	beq.w	800b9ca <_dtoa_r+0x802>
 800b86a:	9905      	ldr	r1, [sp, #20]
 800b86c:	461a      	mov	r2, r3
 800b86e:	4648      	mov	r0, r9
 800b870:	f000 fcb4 	bl	800c1dc <__pow5mult>
 800b874:	9001      	str	r0, [sp, #4]
 800b876:	2101      	movs	r1, #1
 800b878:	4648      	mov	r0, r9
 800b87a:	f000 fbf7 	bl	800c06c <__i2b>
 800b87e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b880:	4604      	mov	r4, r0
 800b882:	2b00      	cmp	r3, #0
 800b884:	f000 81da 	beq.w	800bc3c <_dtoa_r+0xa74>
 800b888:	461a      	mov	r2, r3
 800b88a:	4601      	mov	r1, r0
 800b88c:	4648      	mov	r0, r9
 800b88e:	f000 fca5 	bl	800c1dc <__pow5mult>
 800b892:	9b07      	ldr	r3, [sp, #28]
 800b894:	2b01      	cmp	r3, #1
 800b896:	4604      	mov	r4, r0
 800b898:	f300 80a0 	bgt.w	800b9dc <_dtoa_r+0x814>
 800b89c:	9b02      	ldr	r3, [sp, #8]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	f040 8096 	bne.w	800b9d0 <_dtoa_r+0x808>
 800b8a4:	9b03      	ldr	r3, [sp, #12]
 800b8a6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800b8aa:	2a00      	cmp	r2, #0
 800b8ac:	f040 8092 	bne.w	800b9d4 <_dtoa_r+0x80c>
 800b8b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b8b4:	0d12      	lsrs	r2, r2, #20
 800b8b6:	0512      	lsls	r2, r2, #20
 800b8b8:	2a00      	cmp	r2, #0
 800b8ba:	f000 808d 	beq.w	800b9d8 <_dtoa_r+0x810>
 800b8be:	9b04      	ldr	r3, [sp, #16]
 800b8c0:	3301      	adds	r3, #1
 800b8c2:	9304      	str	r3, [sp, #16]
 800b8c4:	9b06      	ldr	r3, [sp, #24]
 800b8c6:	3301      	adds	r3, #1
 800b8c8:	9306      	str	r3, [sp, #24]
 800b8ca:	2301      	movs	r3, #1
 800b8cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b8ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	f000 81b9 	beq.w	800bc48 <_dtoa_r+0xa80>
 800b8d6:	6922      	ldr	r2, [r4, #16]
 800b8d8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b8dc:	6910      	ldr	r0, [r2, #16]
 800b8de:	f000 fb79 	bl	800bfd4 <__hi0bits>
 800b8e2:	f1c0 0020 	rsb	r0, r0, #32
 800b8e6:	9b06      	ldr	r3, [sp, #24]
 800b8e8:	4418      	add	r0, r3
 800b8ea:	f010 001f 	ands.w	r0, r0, #31
 800b8ee:	f000 8081 	beq.w	800b9f4 <_dtoa_r+0x82c>
 800b8f2:	f1c0 0220 	rsb	r2, r0, #32
 800b8f6:	2a04      	cmp	r2, #4
 800b8f8:	dd73      	ble.n	800b9e2 <_dtoa_r+0x81a>
 800b8fa:	9b04      	ldr	r3, [sp, #16]
 800b8fc:	f1c0 001c 	rsb	r0, r0, #28
 800b900:	4403      	add	r3, r0
 800b902:	9304      	str	r3, [sp, #16]
 800b904:	9b06      	ldr	r3, [sp, #24]
 800b906:	4406      	add	r6, r0
 800b908:	4403      	add	r3, r0
 800b90a:	9306      	str	r3, [sp, #24]
 800b90c:	9b04      	ldr	r3, [sp, #16]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	dd05      	ble.n	800b91e <_dtoa_r+0x756>
 800b912:	9901      	ldr	r1, [sp, #4]
 800b914:	461a      	mov	r2, r3
 800b916:	4648      	mov	r0, r9
 800b918:	f000 fcba 	bl	800c290 <__lshift>
 800b91c:	9001      	str	r0, [sp, #4]
 800b91e:	9b06      	ldr	r3, [sp, #24]
 800b920:	2b00      	cmp	r3, #0
 800b922:	dd05      	ble.n	800b930 <_dtoa_r+0x768>
 800b924:	4621      	mov	r1, r4
 800b926:	461a      	mov	r2, r3
 800b928:	4648      	mov	r0, r9
 800b92a:	f000 fcb1 	bl	800c290 <__lshift>
 800b92e:	4604      	mov	r4, r0
 800b930:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b932:	2b00      	cmp	r3, #0
 800b934:	d060      	beq.n	800b9f8 <_dtoa_r+0x830>
 800b936:	9801      	ldr	r0, [sp, #4]
 800b938:	4621      	mov	r1, r4
 800b93a:	f000 fd15 	bl	800c368 <__mcmp>
 800b93e:	2800      	cmp	r0, #0
 800b940:	da5a      	bge.n	800b9f8 <_dtoa_r+0x830>
 800b942:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800b946:	9305      	str	r3, [sp, #20]
 800b948:	9901      	ldr	r1, [sp, #4]
 800b94a:	2300      	movs	r3, #0
 800b94c:	220a      	movs	r2, #10
 800b94e:	4648      	mov	r0, r9
 800b950:	f000 fafa 	bl	800bf48 <__multadd>
 800b954:	9b08      	ldr	r3, [sp, #32]
 800b956:	9001      	str	r0, [sp, #4]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	f000 8177 	beq.w	800bc4c <_dtoa_r+0xa84>
 800b95e:	4629      	mov	r1, r5
 800b960:	2300      	movs	r3, #0
 800b962:	220a      	movs	r2, #10
 800b964:	4648      	mov	r0, r9
 800b966:	f000 faef 	bl	800bf48 <__multadd>
 800b96a:	f1bb 0f00 	cmp.w	fp, #0
 800b96e:	4605      	mov	r5, r0
 800b970:	dc6e      	bgt.n	800ba50 <_dtoa_r+0x888>
 800b972:	9b07      	ldr	r3, [sp, #28]
 800b974:	2b02      	cmp	r3, #2
 800b976:	dc48      	bgt.n	800ba0a <_dtoa_r+0x842>
 800b978:	e06a      	b.n	800ba50 <_dtoa_r+0x888>
 800b97a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b97c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b980:	e739      	b.n	800b7f6 <_dtoa_r+0x62e>
 800b982:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 800b986:	42a3      	cmp	r3, r4
 800b988:	db07      	blt.n	800b99a <_dtoa_r+0x7d2>
 800b98a:	f1ba 0f00 	cmp.w	sl, #0
 800b98e:	eba3 0404 	sub.w	r4, r3, r4
 800b992:	db0b      	blt.n	800b9ac <_dtoa_r+0x7e4>
 800b994:	9e04      	ldr	r6, [sp, #16]
 800b996:	4652      	mov	r2, sl
 800b998:	e72f      	b.n	800b7fa <_dtoa_r+0x632>
 800b99a:	1ae2      	subs	r2, r4, r3
 800b99c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b99e:	9e04      	ldr	r6, [sp, #16]
 800b9a0:	4413      	add	r3, r2
 800b9a2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b9a4:	4652      	mov	r2, sl
 800b9a6:	4623      	mov	r3, r4
 800b9a8:	2400      	movs	r4, #0
 800b9aa:	e726      	b.n	800b7fa <_dtoa_r+0x632>
 800b9ac:	9a04      	ldr	r2, [sp, #16]
 800b9ae:	eba2 060a 	sub.w	r6, r2, sl
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	e721      	b.n	800b7fa <_dtoa_r+0x632>
 800b9b6:	9e04      	ldr	r6, [sp, #16]
 800b9b8:	9d08      	ldr	r5, [sp, #32]
 800b9ba:	461c      	mov	r4, r3
 800b9bc:	e72a      	b.n	800b814 <_dtoa_r+0x64c>
 800b9be:	9a01      	ldr	r2, [sp, #4]
 800b9c0:	9205      	str	r2, [sp, #20]
 800b9c2:	e752      	b.n	800b86a <_dtoa_r+0x6a2>
 800b9c4:	9901      	ldr	r1, [sp, #4]
 800b9c6:	461a      	mov	r2, r3
 800b9c8:	e751      	b.n	800b86e <_dtoa_r+0x6a6>
 800b9ca:	9b05      	ldr	r3, [sp, #20]
 800b9cc:	9301      	str	r3, [sp, #4]
 800b9ce:	e752      	b.n	800b876 <_dtoa_r+0x6ae>
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	e77b      	b.n	800b8cc <_dtoa_r+0x704>
 800b9d4:	9b02      	ldr	r3, [sp, #8]
 800b9d6:	e779      	b.n	800b8cc <_dtoa_r+0x704>
 800b9d8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b9da:	e778      	b.n	800b8ce <_dtoa_r+0x706>
 800b9dc:	2300      	movs	r3, #0
 800b9de:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b9e0:	e779      	b.n	800b8d6 <_dtoa_r+0x70e>
 800b9e2:	d093      	beq.n	800b90c <_dtoa_r+0x744>
 800b9e4:	9b04      	ldr	r3, [sp, #16]
 800b9e6:	321c      	adds	r2, #28
 800b9e8:	4413      	add	r3, r2
 800b9ea:	9304      	str	r3, [sp, #16]
 800b9ec:	9b06      	ldr	r3, [sp, #24]
 800b9ee:	4416      	add	r6, r2
 800b9f0:	4413      	add	r3, r2
 800b9f2:	e78a      	b.n	800b90a <_dtoa_r+0x742>
 800b9f4:	4602      	mov	r2, r0
 800b9f6:	e7f5      	b.n	800b9e4 <_dtoa_r+0x81c>
 800b9f8:	f1ba 0f00 	cmp.w	sl, #0
 800b9fc:	f8cd 8014 	str.w	r8, [sp, #20]
 800ba00:	46d3      	mov	fp, sl
 800ba02:	dc21      	bgt.n	800ba48 <_dtoa_r+0x880>
 800ba04:	9b07      	ldr	r3, [sp, #28]
 800ba06:	2b02      	cmp	r3, #2
 800ba08:	dd1e      	ble.n	800ba48 <_dtoa_r+0x880>
 800ba0a:	f1bb 0f00 	cmp.w	fp, #0
 800ba0e:	f47f addc 	bne.w	800b5ca <_dtoa_r+0x402>
 800ba12:	4621      	mov	r1, r4
 800ba14:	465b      	mov	r3, fp
 800ba16:	2205      	movs	r2, #5
 800ba18:	4648      	mov	r0, r9
 800ba1a:	f000 fa95 	bl	800bf48 <__multadd>
 800ba1e:	4601      	mov	r1, r0
 800ba20:	4604      	mov	r4, r0
 800ba22:	9801      	ldr	r0, [sp, #4]
 800ba24:	f000 fca0 	bl	800c368 <__mcmp>
 800ba28:	2800      	cmp	r0, #0
 800ba2a:	f77f adce 	ble.w	800b5ca <_dtoa_r+0x402>
 800ba2e:	463e      	mov	r6, r7
 800ba30:	2331      	movs	r3, #49	@ 0x31
 800ba32:	f806 3b01 	strb.w	r3, [r6], #1
 800ba36:	9b05      	ldr	r3, [sp, #20]
 800ba38:	3301      	adds	r3, #1
 800ba3a:	9305      	str	r3, [sp, #20]
 800ba3c:	e5c9      	b.n	800b5d2 <_dtoa_r+0x40a>
 800ba3e:	f8cd 8014 	str.w	r8, [sp, #20]
 800ba42:	4654      	mov	r4, sl
 800ba44:	4625      	mov	r5, r4
 800ba46:	e7f2      	b.n	800ba2e <_dtoa_r+0x866>
 800ba48:	9b08      	ldr	r3, [sp, #32]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	f000 8102 	beq.w	800bc54 <_dtoa_r+0xa8c>
 800ba50:	2e00      	cmp	r6, #0
 800ba52:	dd05      	ble.n	800ba60 <_dtoa_r+0x898>
 800ba54:	4629      	mov	r1, r5
 800ba56:	4632      	mov	r2, r6
 800ba58:	4648      	mov	r0, r9
 800ba5a:	f000 fc19 	bl	800c290 <__lshift>
 800ba5e:	4605      	mov	r5, r0
 800ba60:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d058      	beq.n	800bb18 <_dtoa_r+0x950>
 800ba66:	6869      	ldr	r1, [r5, #4]
 800ba68:	4648      	mov	r0, r9
 800ba6a:	f000 fa0b 	bl	800be84 <_Balloc>
 800ba6e:	4606      	mov	r6, r0
 800ba70:	b928      	cbnz	r0, 800ba7e <_dtoa_r+0x8b6>
 800ba72:	4b82      	ldr	r3, [pc, #520]	@ (800bc7c <_dtoa_r+0xab4>)
 800ba74:	4602      	mov	r2, r0
 800ba76:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ba7a:	f7ff bbbe 	b.w	800b1fa <_dtoa_r+0x32>
 800ba7e:	692a      	ldr	r2, [r5, #16]
 800ba80:	3202      	adds	r2, #2
 800ba82:	0092      	lsls	r2, r2, #2
 800ba84:	f105 010c 	add.w	r1, r5, #12
 800ba88:	300c      	adds	r0, #12
 800ba8a:	f000 ffa3 	bl	800c9d4 <memcpy>
 800ba8e:	2201      	movs	r2, #1
 800ba90:	4631      	mov	r1, r6
 800ba92:	4648      	mov	r0, r9
 800ba94:	f000 fbfc 	bl	800c290 <__lshift>
 800ba98:	1c7b      	adds	r3, r7, #1
 800ba9a:	9304      	str	r3, [sp, #16]
 800ba9c:	eb07 030b 	add.w	r3, r7, fp
 800baa0:	9309      	str	r3, [sp, #36]	@ 0x24
 800baa2:	9b02      	ldr	r3, [sp, #8]
 800baa4:	f003 0301 	and.w	r3, r3, #1
 800baa8:	46a8      	mov	r8, r5
 800baaa:	9308      	str	r3, [sp, #32]
 800baac:	4605      	mov	r5, r0
 800baae:	9b04      	ldr	r3, [sp, #16]
 800bab0:	9801      	ldr	r0, [sp, #4]
 800bab2:	4621      	mov	r1, r4
 800bab4:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800bab8:	f7ff fafb 	bl	800b0b2 <quorem>
 800babc:	4641      	mov	r1, r8
 800babe:	9002      	str	r0, [sp, #8]
 800bac0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800bac4:	9801      	ldr	r0, [sp, #4]
 800bac6:	f000 fc4f 	bl	800c368 <__mcmp>
 800baca:	462a      	mov	r2, r5
 800bacc:	9006      	str	r0, [sp, #24]
 800bace:	4621      	mov	r1, r4
 800bad0:	4648      	mov	r0, r9
 800bad2:	f000 fc65 	bl	800c3a0 <__mdiff>
 800bad6:	68c2      	ldr	r2, [r0, #12]
 800bad8:	4606      	mov	r6, r0
 800bada:	b9fa      	cbnz	r2, 800bb1c <_dtoa_r+0x954>
 800badc:	4601      	mov	r1, r0
 800bade:	9801      	ldr	r0, [sp, #4]
 800bae0:	f000 fc42 	bl	800c368 <__mcmp>
 800bae4:	4602      	mov	r2, r0
 800bae6:	4631      	mov	r1, r6
 800bae8:	4648      	mov	r0, r9
 800baea:	920a      	str	r2, [sp, #40]	@ 0x28
 800baec:	f000 fa0a 	bl	800bf04 <_Bfree>
 800baf0:	9b07      	ldr	r3, [sp, #28]
 800baf2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800baf4:	9e04      	ldr	r6, [sp, #16]
 800baf6:	ea42 0103 	orr.w	r1, r2, r3
 800bafa:	9b08      	ldr	r3, [sp, #32]
 800bafc:	4319      	orrs	r1, r3
 800bafe:	d10f      	bne.n	800bb20 <_dtoa_r+0x958>
 800bb00:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bb04:	d028      	beq.n	800bb58 <_dtoa_r+0x990>
 800bb06:	9b06      	ldr	r3, [sp, #24]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	dd02      	ble.n	800bb12 <_dtoa_r+0x94a>
 800bb0c:	9b02      	ldr	r3, [sp, #8]
 800bb0e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800bb12:	f88b a000 	strb.w	sl, [fp]
 800bb16:	e55e      	b.n	800b5d6 <_dtoa_r+0x40e>
 800bb18:	4628      	mov	r0, r5
 800bb1a:	e7bd      	b.n	800ba98 <_dtoa_r+0x8d0>
 800bb1c:	2201      	movs	r2, #1
 800bb1e:	e7e2      	b.n	800bae6 <_dtoa_r+0x91e>
 800bb20:	9b06      	ldr	r3, [sp, #24]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	db04      	blt.n	800bb30 <_dtoa_r+0x968>
 800bb26:	9907      	ldr	r1, [sp, #28]
 800bb28:	430b      	orrs	r3, r1
 800bb2a:	9908      	ldr	r1, [sp, #32]
 800bb2c:	430b      	orrs	r3, r1
 800bb2e:	d120      	bne.n	800bb72 <_dtoa_r+0x9aa>
 800bb30:	2a00      	cmp	r2, #0
 800bb32:	ddee      	ble.n	800bb12 <_dtoa_r+0x94a>
 800bb34:	9901      	ldr	r1, [sp, #4]
 800bb36:	2201      	movs	r2, #1
 800bb38:	4648      	mov	r0, r9
 800bb3a:	f000 fba9 	bl	800c290 <__lshift>
 800bb3e:	4621      	mov	r1, r4
 800bb40:	9001      	str	r0, [sp, #4]
 800bb42:	f000 fc11 	bl	800c368 <__mcmp>
 800bb46:	2800      	cmp	r0, #0
 800bb48:	dc03      	bgt.n	800bb52 <_dtoa_r+0x98a>
 800bb4a:	d1e2      	bne.n	800bb12 <_dtoa_r+0x94a>
 800bb4c:	f01a 0f01 	tst.w	sl, #1
 800bb50:	d0df      	beq.n	800bb12 <_dtoa_r+0x94a>
 800bb52:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bb56:	d1d9      	bne.n	800bb0c <_dtoa_r+0x944>
 800bb58:	2339      	movs	r3, #57	@ 0x39
 800bb5a:	f88b 3000 	strb.w	r3, [fp]
 800bb5e:	4633      	mov	r3, r6
 800bb60:	461e      	mov	r6, r3
 800bb62:	3b01      	subs	r3, #1
 800bb64:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bb68:	2a39      	cmp	r2, #57	@ 0x39
 800bb6a:	d052      	beq.n	800bc12 <_dtoa_r+0xa4a>
 800bb6c:	3201      	adds	r2, #1
 800bb6e:	701a      	strb	r2, [r3, #0]
 800bb70:	e531      	b.n	800b5d6 <_dtoa_r+0x40e>
 800bb72:	2a00      	cmp	r2, #0
 800bb74:	dd07      	ble.n	800bb86 <_dtoa_r+0x9be>
 800bb76:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800bb7a:	d0ed      	beq.n	800bb58 <_dtoa_r+0x990>
 800bb7c:	f10a 0301 	add.w	r3, sl, #1
 800bb80:	f88b 3000 	strb.w	r3, [fp]
 800bb84:	e527      	b.n	800b5d6 <_dtoa_r+0x40e>
 800bb86:	9b04      	ldr	r3, [sp, #16]
 800bb88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb8a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800bb8e:	4293      	cmp	r3, r2
 800bb90:	d029      	beq.n	800bbe6 <_dtoa_r+0xa1e>
 800bb92:	9901      	ldr	r1, [sp, #4]
 800bb94:	2300      	movs	r3, #0
 800bb96:	220a      	movs	r2, #10
 800bb98:	4648      	mov	r0, r9
 800bb9a:	f000 f9d5 	bl	800bf48 <__multadd>
 800bb9e:	45a8      	cmp	r8, r5
 800bba0:	9001      	str	r0, [sp, #4]
 800bba2:	f04f 0300 	mov.w	r3, #0
 800bba6:	f04f 020a 	mov.w	r2, #10
 800bbaa:	4641      	mov	r1, r8
 800bbac:	4648      	mov	r0, r9
 800bbae:	d107      	bne.n	800bbc0 <_dtoa_r+0x9f8>
 800bbb0:	f000 f9ca 	bl	800bf48 <__multadd>
 800bbb4:	4680      	mov	r8, r0
 800bbb6:	4605      	mov	r5, r0
 800bbb8:	9b04      	ldr	r3, [sp, #16]
 800bbba:	3301      	adds	r3, #1
 800bbbc:	9304      	str	r3, [sp, #16]
 800bbbe:	e776      	b.n	800baae <_dtoa_r+0x8e6>
 800bbc0:	f000 f9c2 	bl	800bf48 <__multadd>
 800bbc4:	4629      	mov	r1, r5
 800bbc6:	4680      	mov	r8, r0
 800bbc8:	2300      	movs	r3, #0
 800bbca:	220a      	movs	r2, #10
 800bbcc:	4648      	mov	r0, r9
 800bbce:	f000 f9bb 	bl	800bf48 <__multadd>
 800bbd2:	4605      	mov	r5, r0
 800bbd4:	e7f0      	b.n	800bbb8 <_dtoa_r+0x9f0>
 800bbd6:	f1bb 0f00 	cmp.w	fp, #0
 800bbda:	bfcc      	ite	gt
 800bbdc:	465e      	movgt	r6, fp
 800bbde:	2601      	movle	r6, #1
 800bbe0:	443e      	add	r6, r7
 800bbe2:	f04f 0800 	mov.w	r8, #0
 800bbe6:	9901      	ldr	r1, [sp, #4]
 800bbe8:	2201      	movs	r2, #1
 800bbea:	4648      	mov	r0, r9
 800bbec:	f000 fb50 	bl	800c290 <__lshift>
 800bbf0:	4621      	mov	r1, r4
 800bbf2:	9001      	str	r0, [sp, #4]
 800bbf4:	f000 fbb8 	bl	800c368 <__mcmp>
 800bbf8:	2800      	cmp	r0, #0
 800bbfa:	dcb0      	bgt.n	800bb5e <_dtoa_r+0x996>
 800bbfc:	d102      	bne.n	800bc04 <_dtoa_r+0xa3c>
 800bbfe:	f01a 0f01 	tst.w	sl, #1
 800bc02:	d1ac      	bne.n	800bb5e <_dtoa_r+0x996>
 800bc04:	4633      	mov	r3, r6
 800bc06:	461e      	mov	r6, r3
 800bc08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bc0c:	2a30      	cmp	r2, #48	@ 0x30
 800bc0e:	d0fa      	beq.n	800bc06 <_dtoa_r+0xa3e>
 800bc10:	e4e1      	b.n	800b5d6 <_dtoa_r+0x40e>
 800bc12:	429f      	cmp	r7, r3
 800bc14:	d1a4      	bne.n	800bb60 <_dtoa_r+0x998>
 800bc16:	9b05      	ldr	r3, [sp, #20]
 800bc18:	3301      	adds	r3, #1
 800bc1a:	9305      	str	r3, [sp, #20]
 800bc1c:	2331      	movs	r3, #49	@ 0x31
 800bc1e:	703b      	strb	r3, [r7, #0]
 800bc20:	e4d9      	b.n	800b5d6 <_dtoa_r+0x40e>
 800bc22:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bc24:	4f16      	ldr	r7, [pc, #88]	@ (800bc80 <_dtoa_r+0xab8>)
 800bc26:	b11b      	cbz	r3, 800bc30 <_dtoa_r+0xa68>
 800bc28:	f107 0308 	add.w	r3, r7, #8
 800bc2c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800bc2e:	6013      	str	r3, [r2, #0]
 800bc30:	4638      	mov	r0, r7
 800bc32:	b011      	add	sp, #68	@ 0x44
 800bc34:	ecbd 8b02 	vpop	{d8}
 800bc38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc3c:	9b07      	ldr	r3, [sp, #28]
 800bc3e:	2b01      	cmp	r3, #1
 800bc40:	f77f ae2c 	ble.w	800b89c <_dtoa_r+0x6d4>
 800bc44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc46:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bc48:	2001      	movs	r0, #1
 800bc4a:	e64c      	b.n	800b8e6 <_dtoa_r+0x71e>
 800bc4c:	f1bb 0f00 	cmp.w	fp, #0
 800bc50:	f77f aed8 	ble.w	800ba04 <_dtoa_r+0x83c>
 800bc54:	463e      	mov	r6, r7
 800bc56:	9801      	ldr	r0, [sp, #4]
 800bc58:	4621      	mov	r1, r4
 800bc5a:	f7ff fa2a 	bl	800b0b2 <quorem>
 800bc5e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800bc62:	f806 ab01 	strb.w	sl, [r6], #1
 800bc66:	1bf2      	subs	r2, r6, r7
 800bc68:	4593      	cmp	fp, r2
 800bc6a:	ddb4      	ble.n	800bbd6 <_dtoa_r+0xa0e>
 800bc6c:	9901      	ldr	r1, [sp, #4]
 800bc6e:	2300      	movs	r3, #0
 800bc70:	220a      	movs	r2, #10
 800bc72:	4648      	mov	r0, r9
 800bc74:	f000 f968 	bl	800bf48 <__multadd>
 800bc78:	9001      	str	r0, [sp, #4]
 800bc7a:	e7ec      	b.n	800bc56 <_dtoa_r+0xa8e>
 800bc7c:	0800d248 	.word	0x0800d248
 800bc80:	0800d1cc 	.word	0x0800d1cc

0800bc84 <_free_r>:
 800bc84:	b538      	push	{r3, r4, r5, lr}
 800bc86:	4605      	mov	r5, r0
 800bc88:	2900      	cmp	r1, #0
 800bc8a:	d041      	beq.n	800bd10 <_free_r+0x8c>
 800bc8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc90:	1f0c      	subs	r4, r1, #4
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	bfb8      	it	lt
 800bc96:	18e4      	addlt	r4, r4, r3
 800bc98:	f000 f8e8 	bl	800be6c <__malloc_lock>
 800bc9c:	4a1d      	ldr	r2, [pc, #116]	@ (800bd14 <_free_r+0x90>)
 800bc9e:	6813      	ldr	r3, [r2, #0]
 800bca0:	b933      	cbnz	r3, 800bcb0 <_free_r+0x2c>
 800bca2:	6063      	str	r3, [r4, #4]
 800bca4:	6014      	str	r4, [r2, #0]
 800bca6:	4628      	mov	r0, r5
 800bca8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bcac:	f000 b8e4 	b.w	800be78 <__malloc_unlock>
 800bcb0:	42a3      	cmp	r3, r4
 800bcb2:	d908      	bls.n	800bcc6 <_free_r+0x42>
 800bcb4:	6820      	ldr	r0, [r4, #0]
 800bcb6:	1821      	adds	r1, r4, r0
 800bcb8:	428b      	cmp	r3, r1
 800bcba:	bf01      	itttt	eq
 800bcbc:	6819      	ldreq	r1, [r3, #0]
 800bcbe:	685b      	ldreq	r3, [r3, #4]
 800bcc0:	1809      	addeq	r1, r1, r0
 800bcc2:	6021      	streq	r1, [r4, #0]
 800bcc4:	e7ed      	b.n	800bca2 <_free_r+0x1e>
 800bcc6:	461a      	mov	r2, r3
 800bcc8:	685b      	ldr	r3, [r3, #4]
 800bcca:	b10b      	cbz	r3, 800bcd0 <_free_r+0x4c>
 800bccc:	42a3      	cmp	r3, r4
 800bcce:	d9fa      	bls.n	800bcc6 <_free_r+0x42>
 800bcd0:	6811      	ldr	r1, [r2, #0]
 800bcd2:	1850      	adds	r0, r2, r1
 800bcd4:	42a0      	cmp	r0, r4
 800bcd6:	d10b      	bne.n	800bcf0 <_free_r+0x6c>
 800bcd8:	6820      	ldr	r0, [r4, #0]
 800bcda:	4401      	add	r1, r0
 800bcdc:	1850      	adds	r0, r2, r1
 800bcde:	4283      	cmp	r3, r0
 800bce0:	6011      	str	r1, [r2, #0]
 800bce2:	d1e0      	bne.n	800bca6 <_free_r+0x22>
 800bce4:	6818      	ldr	r0, [r3, #0]
 800bce6:	685b      	ldr	r3, [r3, #4]
 800bce8:	6053      	str	r3, [r2, #4]
 800bcea:	4408      	add	r0, r1
 800bcec:	6010      	str	r0, [r2, #0]
 800bcee:	e7da      	b.n	800bca6 <_free_r+0x22>
 800bcf0:	d902      	bls.n	800bcf8 <_free_r+0x74>
 800bcf2:	230c      	movs	r3, #12
 800bcf4:	602b      	str	r3, [r5, #0]
 800bcf6:	e7d6      	b.n	800bca6 <_free_r+0x22>
 800bcf8:	6820      	ldr	r0, [r4, #0]
 800bcfa:	1821      	adds	r1, r4, r0
 800bcfc:	428b      	cmp	r3, r1
 800bcfe:	bf04      	itt	eq
 800bd00:	6819      	ldreq	r1, [r3, #0]
 800bd02:	685b      	ldreq	r3, [r3, #4]
 800bd04:	6063      	str	r3, [r4, #4]
 800bd06:	bf04      	itt	eq
 800bd08:	1809      	addeq	r1, r1, r0
 800bd0a:	6021      	streq	r1, [r4, #0]
 800bd0c:	6054      	str	r4, [r2, #4]
 800bd0e:	e7ca      	b.n	800bca6 <_free_r+0x22>
 800bd10:	bd38      	pop	{r3, r4, r5, pc}
 800bd12:	bf00      	nop
 800bd14:	24002164 	.word	0x24002164

0800bd18 <malloc>:
 800bd18:	4b02      	ldr	r3, [pc, #8]	@ (800bd24 <malloc+0xc>)
 800bd1a:	4601      	mov	r1, r0
 800bd1c:	6818      	ldr	r0, [r3, #0]
 800bd1e:	f000 b825 	b.w	800bd6c <_malloc_r>
 800bd22:	bf00      	nop
 800bd24:	24000110 	.word	0x24000110

0800bd28 <sbrk_aligned>:
 800bd28:	b570      	push	{r4, r5, r6, lr}
 800bd2a:	4e0f      	ldr	r6, [pc, #60]	@ (800bd68 <sbrk_aligned+0x40>)
 800bd2c:	460c      	mov	r4, r1
 800bd2e:	6831      	ldr	r1, [r6, #0]
 800bd30:	4605      	mov	r5, r0
 800bd32:	b911      	cbnz	r1, 800bd3a <sbrk_aligned+0x12>
 800bd34:	f000 fe3e 	bl	800c9b4 <_sbrk_r>
 800bd38:	6030      	str	r0, [r6, #0]
 800bd3a:	4621      	mov	r1, r4
 800bd3c:	4628      	mov	r0, r5
 800bd3e:	f000 fe39 	bl	800c9b4 <_sbrk_r>
 800bd42:	1c43      	adds	r3, r0, #1
 800bd44:	d103      	bne.n	800bd4e <sbrk_aligned+0x26>
 800bd46:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800bd4a:	4620      	mov	r0, r4
 800bd4c:	bd70      	pop	{r4, r5, r6, pc}
 800bd4e:	1cc4      	adds	r4, r0, #3
 800bd50:	f024 0403 	bic.w	r4, r4, #3
 800bd54:	42a0      	cmp	r0, r4
 800bd56:	d0f8      	beq.n	800bd4a <sbrk_aligned+0x22>
 800bd58:	1a21      	subs	r1, r4, r0
 800bd5a:	4628      	mov	r0, r5
 800bd5c:	f000 fe2a 	bl	800c9b4 <_sbrk_r>
 800bd60:	3001      	adds	r0, #1
 800bd62:	d1f2      	bne.n	800bd4a <sbrk_aligned+0x22>
 800bd64:	e7ef      	b.n	800bd46 <sbrk_aligned+0x1e>
 800bd66:	bf00      	nop
 800bd68:	24002160 	.word	0x24002160

0800bd6c <_malloc_r>:
 800bd6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd70:	1ccd      	adds	r5, r1, #3
 800bd72:	f025 0503 	bic.w	r5, r5, #3
 800bd76:	3508      	adds	r5, #8
 800bd78:	2d0c      	cmp	r5, #12
 800bd7a:	bf38      	it	cc
 800bd7c:	250c      	movcc	r5, #12
 800bd7e:	2d00      	cmp	r5, #0
 800bd80:	4606      	mov	r6, r0
 800bd82:	db01      	blt.n	800bd88 <_malloc_r+0x1c>
 800bd84:	42a9      	cmp	r1, r5
 800bd86:	d904      	bls.n	800bd92 <_malloc_r+0x26>
 800bd88:	230c      	movs	r3, #12
 800bd8a:	6033      	str	r3, [r6, #0]
 800bd8c:	2000      	movs	r0, #0
 800bd8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd92:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800be68 <_malloc_r+0xfc>
 800bd96:	f000 f869 	bl	800be6c <__malloc_lock>
 800bd9a:	f8d8 3000 	ldr.w	r3, [r8]
 800bd9e:	461c      	mov	r4, r3
 800bda0:	bb44      	cbnz	r4, 800bdf4 <_malloc_r+0x88>
 800bda2:	4629      	mov	r1, r5
 800bda4:	4630      	mov	r0, r6
 800bda6:	f7ff ffbf 	bl	800bd28 <sbrk_aligned>
 800bdaa:	1c43      	adds	r3, r0, #1
 800bdac:	4604      	mov	r4, r0
 800bdae:	d158      	bne.n	800be62 <_malloc_r+0xf6>
 800bdb0:	f8d8 4000 	ldr.w	r4, [r8]
 800bdb4:	4627      	mov	r7, r4
 800bdb6:	2f00      	cmp	r7, #0
 800bdb8:	d143      	bne.n	800be42 <_malloc_r+0xd6>
 800bdba:	2c00      	cmp	r4, #0
 800bdbc:	d04b      	beq.n	800be56 <_malloc_r+0xea>
 800bdbe:	6823      	ldr	r3, [r4, #0]
 800bdc0:	4639      	mov	r1, r7
 800bdc2:	4630      	mov	r0, r6
 800bdc4:	eb04 0903 	add.w	r9, r4, r3
 800bdc8:	f000 fdf4 	bl	800c9b4 <_sbrk_r>
 800bdcc:	4581      	cmp	r9, r0
 800bdce:	d142      	bne.n	800be56 <_malloc_r+0xea>
 800bdd0:	6821      	ldr	r1, [r4, #0]
 800bdd2:	1a6d      	subs	r5, r5, r1
 800bdd4:	4629      	mov	r1, r5
 800bdd6:	4630      	mov	r0, r6
 800bdd8:	f7ff ffa6 	bl	800bd28 <sbrk_aligned>
 800bddc:	3001      	adds	r0, #1
 800bdde:	d03a      	beq.n	800be56 <_malloc_r+0xea>
 800bde0:	6823      	ldr	r3, [r4, #0]
 800bde2:	442b      	add	r3, r5
 800bde4:	6023      	str	r3, [r4, #0]
 800bde6:	f8d8 3000 	ldr.w	r3, [r8]
 800bdea:	685a      	ldr	r2, [r3, #4]
 800bdec:	bb62      	cbnz	r2, 800be48 <_malloc_r+0xdc>
 800bdee:	f8c8 7000 	str.w	r7, [r8]
 800bdf2:	e00f      	b.n	800be14 <_malloc_r+0xa8>
 800bdf4:	6822      	ldr	r2, [r4, #0]
 800bdf6:	1b52      	subs	r2, r2, r5
 800bdf8:	d420      	bmi.n	800be3c <_malloc_r+0xd0>
 800bdfa:	2a0b      	cmp	r2, #11
 800bdfc:	d917      	bls.n	800be2e <_malloc_r+0xc2>
 800bdfe:	1961      	adds	r1, r4, r5
 800be00:	42a3      	cmp	r3, r4
 800be02:	6025      	str	r5, [r4, #0]
 800be04:	bf18      	it	ne
 800be06:	6059      	strne	r1, [r3, #4]
 800be08:	6863      	ldr	r3, [r4, #4]
 800be0a:	bf08      	it	eq
 800be0c:	f8c8 1000 	streq.w	r1, [r8]
 800be10:	5162      	str	r2, [r4, r5]
 800be12:	604b      	str	r3, [r1, #4]
 800be14:	4630      	mov	r0, r6
 800be16:	f000 f82f 	bl	800be78 <__malloc_unlock>
 800be1a:	f104 000b 	add.w	r0, r4, #11
 800be1e:	1d23      	adds	r3, r4, #4
 800be20:	f020 0007 	bic.w	r0, r0, #7
 800be24:	1ac2      	subs	r2, r0, r3
 800be26:	bf1c      	itt	ne
 800be28:	1a1b      	subne	r3, r3, r0
 800be2a:	50a3      	strne	r3, [r4, r2]
 800be2c:	e7af      	b.n	800bd8e <_malloc_r+0x22>
 800be2e:	6862      	ldr	r2, [r4, #4]
 800be30:	42a3      	cmp	r3, r4
 800be32:	bf0c      	ite	eq
 800be34:	f8c8 2000 	streq.w	r2, [r8]
 800be38:	605a      	strne	r2, [r3, #4]
 800be3a:	e7eb      	b.n	800be14 <_malloc_r+0xa8>
 800be3c:	4623      	mov	r3, r4
 800be3e:	6864      	ldr	r4, [r4, #4]
 800be40:	e7ae      	b.n	800bda0 <_malloc_r+0x34>
 800be42:	463c      	mov	r4, r7
 800be44:	687f      	ldr	r7, [r7, #4]
 800be46:	e7b6      	b.n	800bdb6 <_malloc_r+0x4a>
 800be48:	461a      	mov	r2, r3
 800be4a:	685b      	ldr	r3, [r3, #4]
 800be4c:	42a3      	cmp	r3, r4
 800be4e:	d1fb      	bne.n	800be48 <_malloc_r+0xdc>
 800be50:	2300      	movs	r3, #0
 800be52:	6053      	str	r3, [r2, #4]
 800be54:	e7de      	b.n	800be14 <_malloc_r+0xa8>
 800be56:	230c      	movs	r3, #12
 800be58:	6033      	str	r3, [r6, #0]
 800be5a:	4630      	mov	r0, r6
 800be5c:	f000 f80c 	bl	800be78 <__malloc_unlock>
 800be60:	e794      	b.n	800bd8c <_malloc_r+0x20>
 800be62:	6005      	str	r5, [r0, #0]
 800be64:	e7d6      	b.n	800be14 <_malloc_r+0xa8>
 800be66:	bf00      	nop
 800be68:	24002164 	.word	0x24002164

0800be6c <__malloc_lock>:
 800be6c:	4801      	ldr	r0, [pc, #4]	@ (800be74 <__malloc_lock+0x8>)
 800be6e:	f7ff b91e 	b.w	800b0ae <__retarget_lock_acquire_recursive>
 800be72:	bf00      	nop
 800be74:	2400215c 	.word	0x2400215c

0800be78 <__malloc_unlock>:
 800be78:	4801      	ldr	r0, [pc, #4]	@ (800be80 <__malloc_unlock+0x8>)
 800be7a:	f7ff b919 	b.w	800b0b0 <__retarget_lock_release_recursive>
 800be7e:	bf00      	nop
 800be80:	2400215c 	.word	0x2400215c

0800be84 <_Balloc>:
 800be84:	b570      	push	{r4, r5, r6, lr}
 800be86:	69c6      	ldr	r6, [r0, #28]
 800be88:	4604      	mov	r4, r0
 800be8a:	460d      	mov	r5, r1
 800be8c:	b976      	cbnz	r6, 800beac <_Balloc+0x28>
 800be8e:	2010      	movs	r0, #16
 800be90:	f7ff ff42 	bl	800bd18 <malloc>
 800be94:	4602      	mov	r2, r0
 800be96:	61e0      	str	r0, [r4, #28]
 800be98:	b920      	cbnz	r0, 800bea4 <_Balloc+0x20>
 800be9a:	4b18      	ldr	r3, [pc, #96]	@ (800befc <_Balloc+0x78>)
 800be9c:	4818      	ldr	r0, [pc, #96]	@ (800bf00 <_Balloc+0x7c>)
 800be9e:	216b      	movs	r1, #107	@ 0x6b
 800bea0:	f000 fda6 	bl	800c9f0 <__assert_func>
 800bea4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bea8:	6006      	str	r6, [r0, #0]
 800beaa:	60c6      	str	r6, [r0, #12]
 800beac:	69e6      	ldr	r6, [r4, #28]
 800beae:	68f3      	ldr	r3, [r6, #12]
 800beb0:	b183      	cbz	r3, 800bed4 <_Balloc+0x50>
 800beb2:	69e3      	ldr	r3, [r4, #28]
 800beb4:	68db      	ldr	r3, [r3, #12]
 800beb6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800beba:	b9b8      	cbnz	r0, 800beec <_Balloc+0x68>
 800bebc:	2101      	movs	r1, #1
 800bebe:	fa01 f605 	lsl.w	r6, r1, r5
 800bec2:	1d72      	adds	r2, r6, #5
 800bec4:	0092      	lsls	r2, r2, #2
 800bec6:	4620      	mov	r0, r4
 800bec8:	f000 fdb0 	bl	800ca2c <_calloc_r>
 800becc:	b160      	cbz	r0, 800bee8 <_Balloc+0x64>
 800bece:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bed2:	e00e      	b.n	800bef2 <_Balloc+0x6e>
 800bed4:	2221      	movs	r2, #33	@ 0x21
 800bed6:	2104      	movs	r1, #4
 800bed8:	4620      	mov	r0, r4
 800beda:	f000 fda7 	bl	800ca2c <_calloc_r>
 800bede:	69e3      	ldr	r3, [r4, #28]
 800bee0:	60f0      	str	r0, [r6, #12]
 800bee2:	68db      	ldr	r3, [r3, #12]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d1e4      	bne.n	800beb2 <_Balloc+0x2e>
 800bee8:	2000      	movs	r0, #0
 800beea:	bd70      	pop	{r4, r5, r6, pc}
 800beec:	6802      	ldr	r2, [r0, #0]
 800beee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bef2:	2300      	movs	r3, #0
 800bef4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bef8:	e7f7      	b.n	800beea <_Balloc+0x66>
 800befa:	bf00      	nop
 800befc:	0800d1d9 	.word	0x0800d1d9
 800bf00:	0800d259 	.word	0x0800d259

0800bf04 <_Bfree>:
 800bf04:	b570      	push	{r4, r5, r6, lr}
 800bf06:	69c6      	ldr	r6, [r0, #28]
 800bf08:	4605      	mov	r5, r0
 800bf0a:	460c      	mov	r4, r1
 800bf0c:	b976      	cbnz	r6, 800bf2c <_Bfree+0x28>
 800bf0e:	2010      	movs	r0, #16
 800bf10:	f7ff ff02 	bl	800bd18 <malloc>
 800bf14:	4602      	mov	r2, r0
 800bf16:	61e8      	str	r0, [r5, #28]
 800bf18:	b920      	cbnz	r0, 800bf24 <_Bfree+0x20>
 800bf1a:	4b09      	ldr	r3, [pc, #36]	@ (800bf40 <_Bfree+0x3c>)
 800bf1c:	4809      	ldr	r0, [pc, #36]	@ (800bf44 <_Bfree+0x40>)
 800bf1e:	218f      	movs	r1, #143	@ 0x8f
 800bf20:	f000 fd66 	bl	800c9f0 <__assert_func>
 800bf24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf28:	6006      	str	r6, [r0, #0]
 800bf2a:	60c6      	str	r6, [r0, #12]
 800bf2c:	b13c      	cbz	r4, 800bf3e <_Bfree+0x3a>
 800bf2e:	69eb      	ldr	r3, [r5, #28]
 800bf30:	6862      	ldr	r2, [r4, #4]
 800bf32:	68db      	ldr	r3, [r3, #12]
 800bf34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bf38:	6021      	str	r1, [r4, #0]
 800bf3a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bf3e:	bd70      	pop	{r4, r5, r6, pc}
 800bf40:	0800d1d9 	.word	0x0800d1d9
 800bf44:	0800d259 	.word	0x0800d259

0800bf48 <__multadd>:
 800bf48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf4c:	690d      	ldr	r5, [r1, #16]
 800bf4e:	4607      	mov	r7, r0
 800bf50:	460c      	mov	r4, r1
 800bf52:	461e      	mov	r6, r3
 800bf54:	f101 0c14 	add.w	ip, r1, #20
 800bf58:	2000      	movs	r0, #0
 800bf5a:	f8dc 3000 	ldr.w	r3, [ip]
 800bf5e:	b299      	uxth	r1, r3
 800bf60:	fb02 6101 	mla	r1, r2, r1, r6
 800bf64:	0c1e      	lsrs	r6, r3, #16
 800bf66:	0c0b      	lsrs	r3, r1, #16
 800bf68:	fb02 3306 	mla	r3, r2, r6, r3
 800bf6c:	b289      	uxth	r1, r1
 800bf6e:	3001      	adds	r0, #1
 800bf70:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bf74:	4285      	cmp	r5, r0
 800bf76:	f84c 1b04 	str.w	r1, [ip], #4
 800bf7a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bf7e:	dcec      	bgt.n	800bf5a <__multadd+0x12>
 800bf80:	b30e      	cbz	r6, 800bfc6 <__multadd+0x7e>
 800bf82:	68a3      	ldr	r3, [r4, #8]
 800bf84:	42ab      	cmp	r3, r5
 800bf86:	dc19      	bgt.n	800bfbc <__multadd+0x74>
 800bf88:	6861      	ldr	r1, [r4, #4]
 800bf8a:	4638      	mov	r0, r7
 800bf8c:	3101      	adds	r1, #1
 800bf8e:	f7ff ff79 	bl	800be84 <_Balloc>
 800bf92:	4680      	mov	r8, r0
 800bf94:	b928      	cbnz	r0, 800bfa2 <__multadd+0x5a>
 800bf96:	4602      	mov	r2, r0
 800bf98:	4b0c      	ldr	r3, [pc, #48]	@ (800bfcc <__multadd+0x84>)
 800bf9a:	480d      	ldr	r0, [pc, #52]	@ (800bfd0 <__multadd+0x88>)
 800bf9c:	21ba      	movs	r1, #186	@ 0xba
 800bf9e:	f000 fd27 	bl	800c9f0 <__assert_func>
 800bfa2:	6922      	ldr	r2, [r4, #16]
 800bfa4:	3202      	adds	r2, #2
 800bfa6:	f104 010c 	add.w	r1, r4, #12
 800bfaa:	0092      	lsls	r2, r2, #2
 800bfac:	300c      	adds	r0, #12
 800bfae:	f000 fd11 	bl	800c9d4 <memcpy>
 800bfb2:	4621      	mov	r1, r4
 800bfb4:	4638      	mov	r0, r7
 800bfb6:	f7ff ffa5 	bl	800bf04 <_Bfree>
 800bfba:	4644      	mov	r4, r8
 800bfbc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bfc0:	3501      	adds	r5, #1
 800bfc2:	615e      	str	r6, [r3, #20]
 800bfc4:	6125      	str	r5, [r4, #16]
 800bfc6:	4620      	mov	r0, r4
 800bfc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfcc:	0800d248 	.word	0x0800d248
 800bfd0:	0800d259 	.word	0x0800d259

0800bfd4 <__hi0bits>:
 800bfd4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bfd8:	4603      	mov	r3, r0
 800bfda:	bf36      	itet	cc
 800bfdc:	0403      	lslcc	r3, r0, #16
 800bfde:	2000      	movcs	r0, #0
 800bfe0:	2010      	movcc	r0, #16
 800bfe2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bfe6:	bf3c      	itt	cc
 800bfe8:	021b      	lslcc	r3, r3, #8
 800bfea:	3008      	addcc	r0, #8
 800bfec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bff0:	bf3c      	itt	cc
 800bff2:	011b      	lslcc	r3, r3, #4
 800bff4:	3004      	addcc	r0, #4
 800bff6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bffa:	bf3c      	itt	cc
 800bffc:	009b      	lslcc	r3, r3, #2
 800bffe:	3002      	addcc	r0, #2
 800c000:	2b00      	cmp	r3, #0
 800c002:	db05      	blt.n	800c010 <__hi0bits+0x3c>
 800c004:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c008:	f100 0001 	add.w	r0, r0, #1
 800c00c:	bf08      	it	eq
 800c00e:	2020      	moveq	r0, #32
 800c010:	4770      	bx	lr

0800c012 <__lo0bits>:
 800c012:	6803      	ldr	r3, [r0, #0]
 800c014:	4602      	mov	r2, r0
 800c016:	f013 0007 	ands.w	r0, r3, #7
 800c01a:	d00b      	beq.n	800c034 <__lo0bits+0x22>
 800c01c:	07d9      	lsls	r1, r3, #31
 800c01e:	d421      	bmi.n	800c064 <__lo0bits+0x52>
 800c020:	0798      	lsls	r0, r3, #30
 800c022:	bf49      	itett	mi
 800c024:	085b      	lsrmi	r3, r3, #1
 800c026:	089b      	lsrpl	r3, r3, #2
 800c028:	2001      	movmi	r0, #1
 800c02a:	6013      	strmi	r3, [r2, #0]
 800c02c:	bf5c      	itt	pl
 800c02e:	6013      	strpl	r3, [r2, #0]
 800c030:	2002      	movpl	r0, #2
 800c032:	4770      	bx	lr
 800c034:	b299      	uxth	r1, r3
 800c036:	b909      	cbnz	r1, 800c03c <__lo0bits+0x2a>
 800c038:	0c1b      	lsrs	r3, r3, #16
 800c03a:	2010      	movs	r0, #16
 800c03c:	b2d9      	uxtb	r1, r3
 800c03e:	b909      	cbnz	r1, 800c044 <__lo0bits+0x32>
 800c040:	3008      	adds	r0, #8
 800c042:	0a1b      	lsrs	r3, r3, #8
 800c044:	0719      	lsls	r1, r3, #28
 800c046:	bf04      	itt	eq
 800c048:	091b      	lsreq	r3, r3, #4
 800c04a:	3004      	addeq	r0, #4
 800c04c:	0799      	lsls	r1, r3, #30
 800c04e:	bf04      	itt	eq
 800c050:	089b      	lsreq	r3, r3, #2
 800c052:	3002      	addeq	r0, #2
 800c054:	07d9      	lsls	r1, r3, #31
 800c056:	d403      	bmi.n	800c060 <__lo0bits+0x4e>
 800c058:	085b      	lsrs	r3, r3, #1
 800c05a:	f100 0001 	add.w	r0, r0, #1
 800c05e:	d003      	beq.n	800c068 <__lo0bits+0x56>
 800c060:	6013      	str	r3, [r2, #0]
 800c062:	4770      	bx	lr
 800c064:	2000      	movs	r0, #0
 800c066:	4770      	bx	lr
 800c068:	2020      	movs	r0, #32
 800c06a:	4770      	bx	lr

0800c06c <__i2b>:
 800c06c:	b510      	push	{r4, lr}
 800c06e:	460c      	mov	r4, r1
 800c070:	2101      	movs	r1, #1
 800c072:	f7ff ff07 	bl	800be84 <_Balloc>
 800c076:	4602      	mov	r2, r0
 800c078:	b928      	cbnz	r0, 800c086 <__i2b+0x1a>
 800c07a:	4b05      	ldr	r3, [pc, #20]	@ (800c090 <__i2b+0x24>)
 800c07c:	4805      	ldr	r0, [pc, #20]	@ (800c094 <__i2b+0x28>)
 800c07e:	f240 1145 	movw	r1, #325	@ 0x145
 800c082:	f000 fcb5 	bl	800c9f0 <__assert_func>
 800c086:	2301      	movs	r3, #1
 800c088:	6144      	str	r4, [r0, #20]
 800c08a:	6103      	str	r3, [r0, #16]
 800c08c:	bd10      	pop	{r4, pc}
 800c08e:	bf00      	nop
 800c090:	0800d248 	.word	0x0800d248
 800c094:	0800d259 	.word	0x0800d259

0800c098 <__multiply>:
 800c098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c09c:	4617      	mov	r7, r2
 800c09e:	690a      	ldr	r2, [r1, #16]
 800c0a0:	693b      	ldr	r3, [r7, #16]
 800c0a2:	429a      	cmp	r2, r3
 800c0a4:	bfa8      	it	ge
 800c0a6:	463b      	movge	r3, r7
 800c0a8:	4689      	mov	r9, r1
 800c0aa:	bfa4      	itt	ge
 800c0ac:	460f      	movge	r7, r1
 800c0ae:	4699      	movge	r9, r3
 800c0b0:	693d      	ldr	r5, [r7, #16]
 800c0b2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	6879      	ldr	r1, [r7, #4]
 800c0ba:	eb05 060a 	add.w	r6, r5, sl
 800c0be:	42b3      	cmp	r3, r6
 800c0c0:	b085      	sub	sp, #20
 800c0c2:	bfb8      	it	lt
 800c0c4:	3101      	addlt	r1, #1
 800c0c6:	f7ff fedd 	bl	800be84 <_Balloc>
 800c0ca:	b930      	cbnz	r0, 800c0da <__multiply+0x42>
 800c0cc:	4602      	mov	r2, r0
 800c0ce:	4b41      	ldr	r3, [pc, #260]	@ (800c1d4 <__multiply+0x13c>)
 800c0d0:	4841      	ldr	r0, [pc, #260]	@ (800c1d8 <__multiply+0x140>)
 800c0d2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c0d6:	f000 fc8b 	bl	800c9f0 <__assert_func>
 800c0da:	f100 0414 	add.w	r4, r0, #20
 800c0de:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c0e2:	4623      	mov	r3, r4
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	4573      	cmp	r3, lr
 800c0e8:	d320      	bcc.n	800c12c <__multiply+0x94>
 800c0ea:	f107 0814 	add.w	r8, r7, #20
 800c0ee:	f109 0114 	add.w	r1, r9, #20
 800c0f2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c0f6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c0fa:	9302      	str	r3, [sp, #8]
 800c0fc:	1beb      	subs	r3, r5, r7
 800c0fe:	3b15      	subs	r3, #21
 800c100:	f023 0303 	bic.w	r3, r3, #3
 800c104:	3304      	adds	r3, #4
 800c106:	3715      	adds	r7, #21
 800c108:	42bd      	cmp	r5, r7
 800c10a:	bf38      	it	cc
 800c10c:	2304      	movcc	r3, #4
 800c10e:	9301      	str	r3, [sp, #4]
 800c110:	9b02      	ldr	r3, [sp, #8]
 800c112:	9103      	str	r1, [sp, #12]
 800c114:	428b      	cmp	r3, r1
 800c116:	d80c      	bhi.n	800c132 <__multiply+0x9a>
 800c118:	2e00      	cmp	r6, #0
 800c11a:	dd03      	ble.n	800c124 <__multiply+0x8c>
 800c11c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c120:	2b00      	cmp	r3, #0
 800c122:	d055      	beq.n	800c1d0 <__multiply+0x138>
 800c124:	6106      	str	r6, [r0, #16]
 800c126:	b005      	add	sp, #20
 800c128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c12c:	f843 2b04 	str.w	r2, [r3], #4
 800c130:	e7d9      	b.n	800c0e6 <__multiply+0x4e>
 800c132:	f8b1 a000 	ldrh.w	sl, [r1]
 800c136:	f1ba 0f00 	cmp.w	sl, #0
 800c13a:	d01f      	beq.n	800c17c <__multiply+0xe4>
 800c13c:	46c4      	mov	ip, r8
 800c13e:	46a1      	mov	r9, r4
 800c140:	2700      	movs	r7, #0
 800c142:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c146:	f8d9 3000 	ldr.w	r3, [r9]
 800c14a:	fa1f fb82 	uxth.w	fp, r2
 800c14e:	b29b      	uxth	r3, r3
 800c150:	fb0a 330b 	mla	r3, sl, fp, r3
 800c154:	443b      	add	r3, r7
 800c156:	f8d9 7000 	ldr.w	r7, [r9]
 800c15a:	0c12      	lsrs	r2, r2, #16
 800c15c:	0c3f      	lsrs	r7, r7, #16
 800c15e:	fb0a 7202 	mla	r2, sl, r2, r7
 800c162:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c166:	b29b      	uxth	r3, r3
 800c168:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c16c:	4565      	cmp	r5, ip
 800c16e:	f849 3b04 	str.w	r3, [r9], #4
 800c172:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c176:	d8e4      	bhi.n	800c142 <__multiply+0xaa>
 800c178:	9b01      	ldr	r3, [sp, #4]
 800c17a:	50e7      	str	r7, [r4, r3]
 800c17c:	9b03      	ldr	r3, [sp, #12]
 800c17e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c182:	3104      	adds	r1, #4
 800c184:	f1b9 0f00 	cmp.w	r9, #0
 800c188:	d020      	beq.n	800c1cc <__multiply+0x134>
 800c18a:	6823      	ldr	r3, [r4, #0]
 800c18c:	4647      	mov	r7, r8
 800c18e:	46a4      	mov	ip, r4
 800c190:	f04f 0a00 	mov.w	sl, #0
 800c194:	f8b7 b000 	ldrh.w	fp, [r7]
 800c198:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c19c:	fb09 220b 	mla	r2, r9, fp, r2
 800c1a0:	4452      	add	r2, sl
 800c1a2:	b29b      	uxth	r3, r3
 800c1a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1a8:	f84c 3b04 	str.w	r3, [ip], #4
 800c1ac:	f857 3b04 	ldr.w	r3, [r7], #4
 800c1b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c1b4:	f8bc 3000 	ldrh.w	r3, [ip]
 800c1b8:	fb09 330a 	mla	r3, r9, sl, r3
 800c1bc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c1c0:	42bd      	cmp	r5, r7
 800c1c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c1c6:	d8e5      	bhi.n	800c194 <__multiply+0xfc>
 800c1c8:	9a01      	ldr	r2, [sp, #4]
 800c1ca:	50a3      	str	r3, [r4, r2]
 800c1cc:	3404      	adds	r4, #4
 800c1ce:	e79f      	b.n	800c110 <__multiply+0x78>
 800c1d0:	3e01      	subs	r6, #1
 800c1d2:	e7a1      	b.n	800c118 <__multiply+0x80>
 800c1d4:	0800d248 	.word	0x0800d248
 800c1d8:	0800d259 	.word	0x0800d259

0800c1dc <__pow5mult>:
 800c1dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1e0:	4615      	mov	r5, r2
 800c1e2:	f012 0203 	ands.w	r2, r2, #3
 800c1e6:	4607      	mov	r7, r0
 800c1e8:	460e      	mov	r6, r1
 800c1ea:	d007      	beq.n	800c1fc <__pow5mult+0x20>
 800c1ec:	4c25      	ldr	r4, [pc, #148]	@ (800c284 <__pow5mult+0xa8>)
 800c1ee:	3a01      	subs	r2, #1
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c1f6:	f7ff fea7 	bl	800bf48 <__multadd>
 800c1fa:	4606      	mov	r6, r0
 800c1fc:	10ad      	asrs	r5, r5, #2
 800c1fe:	d03d      	beq.n	800c27c <__pow5mult+0xa0>
 800c200:	69fc      	ldr	r4, [r7, #28]
 800c202:	b97c      	cbnz	r4, 800c224 <__pow5mult+0x48>
 800c204:	2010      	movs	r0, #16
 800c206:	f7ff fd87 	bl	800bd18 <malloc>
 800c20a:	4602      	mov	r2, r0
 800c20c:	61f8      	str	r0, [r7, #28]
 800c20e:	b928      	cbnz	r0, 800c21c <__pow5mult+0x40>
 800c210:	4b1d      	ldr	r3, [pc, #116]	@ (800c288 <__pow5mult+0xac>)
 800c212:	481e      	ldr	r0, [pc, #120]	@ (800c28c <__pow5mult+0xb0>)
 800c214:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c218:	f000 fbea 	bl	800c9f0 <__assert_func>
 800c21c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c220:	6004      	str	r4, [r0, #0]
 800c222:	60c4      	str	r4, [r0, #12]
 800c224:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c228:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c22c:	b94c      	cbnz	r4, 800c242 <__pow5mult+0x66>
 800c22e:	f240 2171 	movw	r1, #625	@ 0x271
 800c232:	4638      	mov	r0, r7
 800c234:	f7ff ff1a 	bl	800c06c <__i2b>
 800c238:	2300      	movs	r3, #0
 800c23a:	f8c8 0008 	str.w	r0, [r8, #8]
 800c23e:	4604      	mov	r4, r0
 800c240:	6003      	str	r3, [r0, #0]
 800c242:	f04f 0900 	mov.w	r9, #0
 800c246:	07eb      	lsls	r3, r5, #31
 800c248:	d50a      	bpl.n	800c260 <__pow5mult+0x84>
 800c24a:	4631      	mov	r1, r6
 800c24c:	4622      	mov	r2, r4
 800c24e:	4638      	mov	r0, r7
 800c250:	f7ff ff22 	bl	800c098 <__multiply>
 800c254:	4631      	mov	r1, r6
 800c256:	4680      	mov	r8, r0
 800c258:	4638      	mov	r0, r7
 800c25a:	f7ff fe53 	bl	800bf04 <_Bfree>
 800c25e:	4646      	mov	r6, r8
 800c260:	106d      	asrs	r5, r5, #1
 800c262:	d00b      	beq.n	800c27c <__pow5mult+0xa0>
 800c264:	6820      	ldr	r0, [r4, #0]
 800c266:	b938      	cbnz	r0, 800c278 <__pow5mult+0x9c>
 800c268:	4622      	mov	r2, r4
 800c26a:	4621      	mov	r1, r4
 800c26c:	4638      	mov	r0, r7
 800c26e:	f7ff ff13 	bl	800c098 <__multiply>
 800c272:	6020      	str	r0, [r4, #0]
 800c274:	f8c0 9000 	str.w	r9, [r0]
 800c278:	4604      	mov	r4, r0
 800c27a:	e7e4      	b.n	800c246 <__pow5mult+0x6a>
 800c27c:	4630      	mov	r0, r6
 800c27e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c282:	bf00      	nop
 800c284:	0800d30c 	.word	0x0800d30c
 800c288:	0800d1d9 	.word	0x0800d1d9
 800c28c:	0800d259 	.word	0x0800d259

0800c290 <__lshift>:
 800c290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c294:	460c      	mov	r4, r1
 800c296:	6849      	ldr	r1, [r1, #4]
 800c298:	6923      	ldr	r3, [r4, #16]
 800c29a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c29e:	68a3      	ldr	r3, [r4, #8]
 800c2a0:	4607      	mov	r7, r0
 800c2a2:	4691      	mov	r9, r2
 800c2a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c2a8:	f108 0601 	add.w	r6, r8, #1
 800c2ac:	42b3      	cmp	r3, r6
 800c2ae:	db0b      	blt.n	800c2c8 <__lshift+0x38>
 800c2b0:	4638      	mov	r0, r7
 800c2b2:	f7ff fde7 	bl	800be84 <_Balloc>
 800c2b6:	4605      	mov	r5, r0
 800c2b8:	b948      	cbnz	r0, 800c2ce <__lshift+0x3e>
 800c2ba:	4602      	mov	r2, r0
 800c2bc:	4b28      	ldr	r3, [pc, #160]	@ (800c360 <__lshift+0xd0>)
 800c2be:	4829      	ldr	r0, [pc, #164]	@ (800c364 <__lshift+0xd4>)
 800c2c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c2c4:	f000 fb94 	bl	800c9f0 <__assert_func>
 800c2c8:	3101      	adds	r1, #1
 800c2ca:	005b      	lsls	r3, r3, #1
 800c2cc:	e7ee      	b.n	800c2ac <__lshift+0x1c>
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	f100 0114 	add.w	r1, r0, #20
 800c2d4:	f100 0210 	add.w	r2, r0, #16
 800c2d8:	4618      	mov	r0, r3
 800c2da:	4553      	cmp	r3, sl
 800c2dc:	db33      	blt.n	800c346 <__lshift+0xb6>
 800c2de:	6920      	ldr	r0, [r4, #16]
 800c2e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c2e4:	f104 0314 	add.w	r3, r4, #20
 800c2e8:	f019 091f 	ands.w	r9, r9, #31
 800c2ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c2f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c2f4:	d02b      	beq.n	800c34e <__lshift+0xbe>
 800c2f6:	f1c9 0e20 	rsb	lr, r9, #32
 800c2fa:	468a      	mov	sl, r1
 800c2fc:	2200      	movs	r2, #0
 800c2fe:	6818      	ldr	r0, [r3, #0]
 800c300:	fa00 f009 	lsl.w	r0, r0, r9
 800c304:	4310      	orrs	r0, r2
 800c306:	f84a 0b04 	str.w	r0, [sl], #4
 800c30a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c30e:	459c      	cmp	ip, r3
 800c310:	fa22 f20e 	lsr.w	r2, r2, lr
 800c314:	d8f3      	bhi.n	800c2fe <__lshift+0x6e>
 800c316:	ebac 0304 	sub.w	r3, ip, r4
 800c31a:	3b15      	subs	r3, #21
 800c31c:	f023 0303 	bic.w	r3, r3, #3
 800c320:	3304      	adds	r3, #4
 800c322:	f104 0015 	add.w	r0, r4, #21
 800c326:	4560      	cmp	r0, ip
 800c328:	bf88      	it	hi
 800c32a:	2304      	movhi	r3, #4
 800c32c:	50ca      	str	r2, [r1, r3]
 800c32e:	b10a      	cbz	r2, 800c334 <__lshift+0xa4>
 800c330:	f108 0602 	add.w	r6, r8, #2
 800c334:	3e01      	subs	r6, #1
 800c336:	4638      	mov	r0, r7
 800c338:	612e      	str	r6, [r5, #16]
 800c33a:	4621      	mov	r1, r4
 800c33c:	f7ff fde2 	bl	800bf04 <_Bfree>
 800c340:	4628      	mov	r0, r5
 800c342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c346:	f842 0f04 	str.w	r0, [r2, #4]!
 800c34a:	3301      	adds	r3, #1
 800c34c:	e7c5      	b.n	800c2da <__lshift+0x4a>
 800c34e:	3904      	subs	r1, #4
 800c350:	f853 2b04 	ldr.w	r2, [r3], #4
 800c354:	f841 2f04 	str.w	r2, [r1, #4]!
 800c358:	459c      	cmp	ip, r3
 800c35a:	d8f9      	bhi.n	800c350 <__lshift+0xc0>
 800c35c:	e7ea      	b.n	800c334 <__lshift+0xa4>
 800c35e:	bf00      	nop
 800c360:	0800d248 	.word	0x0800d248
 800c364:	0800d259 	.word	0x0800d259

0800c368 <__mcmp>:
 800c368:	690a      	ldr	r2, [r1, #16]
 800c36a:	4603      	mov	r3, r0
 800c36c:	6900      	ldr	r0, [r0, #16]
 800c36e:	1a80      	subs	r0, r0, r2
 800c370:	b530      	push	{r4, r5, lr}
 800c372:	d10e      	bne.n	800c392 <__mcmp+0x2a>
 800c374:	3314      	adds	r3, #20
 800c376:	3114      	adds	r1, #20
 800c378:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c37c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c380:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c384:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c388:	4295      	cmp	r5, r2
 800c38a:	d003      	beq.n	800c394 <__mcmp+0x2c>
 800c38c:	d205      	bcs.n	800c39a <__mcmp+0x32>
 800c38e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c392:	bd30      	pop	{r4, r5, pc}
 800c394:	42a3      	cmp	r3, r4
 800c396:	d3f3      	bcc.n	800c380 <__mcmp+0x18>
 800c398:	e7fb      	b.n	800c392 <__mcmp+0x2a>
 800c39a:	2001      	movs	r0, #1
 800c39c:	e7f9      	b.n	800c392 <__mcmp+0x2a>
	...

0800c3a0 <__mdiff>:
 800c3a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3a4:	4689      	mov	r9, r1
 800c3a6:	4606      	mov	r6, r0
 800c3a8:	4611      	mov	r1, r2
 800c3aa:	4648      	mov	r0, r9
 800c3ac:	4614      	mov	r4, r2
 800c3ae:	f7ff ffdb 	bl	800c368 <__mcmp>
 800c3b2:	1e05      	subs	r5, r0, #0
 800c3b4:	d112      	bne.n	800c3dc <__mdiff+0x3c>
 800c3b6:	4629      	mov	r1, r5
 800c3b8:	4630      	mov	r0, r6
 800c3ba:	f7ff fd63 	bl	800be84 <_Balloc>
 800c3be:	4602      	mov	r2, r0
 800c3c0:	b928      	cbnz	r0, 800c3ce <__mdiff+0x2e>
 800c3c2:	4b3f      	ldr	r3, [pc, #252]	@ (800c4c0 <__mdiff+0x120>)
 800c3c4:	f240 2137 	movw	r1, #567	@ 0x237
 800c3c8:	483e      	ldr	r0, [pc, #248]	@ (800c4c4 <__mdiff+0x124>)
 800c3ca:	f000 fb11 	bl	800c9f0 <__assert_func>
 800c3ce:	2301      	movs	r3, #1
 800c3d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c3d4:	4610      	mov	r0, r2
 800c3d6:	b003      	add	sp, #12
 800c3d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3dc:	bfbc      	itt	lt
 800c3de:	464b      	movlt	r3, r9
 800c3e0:	46a1      	movlt	r9, r4
 800c3e2:	4630      	mov	r0, r6
 800c3e4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c3e8:	bfba      	itte	lt
 800c3ea:	461c      	movlt	r4, r3
 800c3ec:	2501      	movlt	r5, #1
 800c3ee:	2500      	movge	r5, #0
 800c3f0:	f7ff fd48 	bl	800be84 <_Balloc>
 800c3f4:	4602      	mov	r2, r0
 800c3f6:	b918      	cbnz	r0, 800c400 <__mdiff+0x60>
 800c3f8:	4b31      	ldr	r3, [pc, #196]	@ (800c4c0 <__mdiff+0x120>)
 800c3fa:	f240 2145 	movw	r1, #581	@ 0x245
 800c3fe:	e7e3      	b.n	800c3c8 <__mdiff+0x28>
 800c400:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c404:	6926      	ldr	r6, [r4, #16]
 800c406:	60c5      	str	r5, [r0, #12]
 800c408:	f109 0310 	add.w	r3, r9, #16
 800c40c:	f109 0514 	add.w	r5, r9, #20
 800c410:	f104 0e14 	add.w	lr, r4, #20
 800c414:	f100 0b14 	add.w	fp, r0, #20
 800c418:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c41c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c420:	9301      	str	r3, [sp, #4]
 800c422:	46d9      	mov	r9, fp
 800c424:	f04f 0c00 	mov.w	ip, #0
 800c428:	9b01      	ldr	r3, [sp, #4]
 800c42a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c42e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c432:	9301      	str	r3, [sp, #4]
 800c434:	fa1f f38a 	uxth.w	r3, sl
 800c438:	4619      	mov	r1, r3
 800c43a:	b283      	uxth	r3, r0
 800c43c:	1acb      	subs	r3, r1, r3
 800c43e:	0c00      	lsrs	r0, r0, #16
 800c440:	4463      	add	r3, ip
 800c442:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c446:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c44a:	b29b      	uxth	r3, r3
 800c44c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c450:	4576      	cmp	r6, lr
 800c452:	f849 3b04 	str.w	r3, [r9], #4
 800c456:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c45a:	d8e5      	bhi.n	800c428 <__mdiff+0x88>
 800c45c:	1b33      	subs	r3, r6, r4
 800c45e:	3b15      	subs	r3, #21
 800c460:	f023 0303 	bic.w	r3, r3, #3
 800c464:	3415      	adds	r4, #21
 800c466:	3304      	adds	r3, #4
 800c468:	42a6      	cmp	r6, r4
 800c46a:	bf38      	it	cc
 800c46c:	2304      	movcc	r3, #4
 800c46e:	441d      	add	r5, r3
 800c470:	445b      	add	r3, fp
 800c472:	461e      	mov	r6, r3
 800c474:	462c      	mov	r4, r5
 800c476:	4544      	cmp	r4, r8
 800c478:	d30e      	bcc.n	800c498 <__mdiff+0xf8>
 800c47a:	f108 0103 	add.w	r1, r8, #3
 800c47e:	1b49      	subs	r1, r1, r5
 800c480:	f021 0103 	bic.w	r1, r1, #3
 800c484:	3d03      	subs	r5, #3
 800c486:	45a8      	cmp	r8, r5
 800c488:	bf38      	it	cc
 800c48a:	2100      	movcc	r1, #0
 800c48c:	440b      	add	r3, r1
 800c48e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c492:	b191      	cbz	r1, 800c4ba <__mdiff+0x11a>
 800c494:	6117      	str	r7, [r2, #16]
 800c496:	e79d      	b.n	800c3d4 <__mdiff+0x34>
 800c498:	f854 1b04 	ldr.w	r1, [r4], #4
 800c49c:	46e6      	mov	lr, ip
 800c49e:	0c08      	lsrs	r0, r1, #16
 800c4a0:	fa1c fc81 	uxtah	ip, ip, r1
 800c4a4:	4471      	add	r1, lr
 800c4a6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c4aa:	b289      	uxth	r1, r1
 800c4ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c4b0:	f846 1b04 	str.w	r1, [r6], #4
 800c4b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c4b8:	e7dd      	b.n	800c476 <__mdiff+0xd6>
 800c4ba:	3f01      	subs	r7, #1
 800c4bc:	e7e7      	b.n	800c48e <__mdiff+0xee>
 800c4be:	bf00      	nop
 800c4c0:	0800d248 	.word	0x0800d248
 800c4c4:	0800d259 	.word	0x0800d259

0800c4c8 <__d2b>:
 800c4c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c4cc:	460f      	mov	r7, r1
 800c4ce:	2101      	movs	r1, #1
 800c4d0:	ec59 8b10 	vmov	r8, r9, d0
 800c4d4:	4616      	mov	r6, r2
 800c4d6:	f7ff fcd5 	bl	800be84 <_Balloc>
 800c4da:	4604      	mov	r4, r0
 800c4dc:	b930      	cbnz	r0, 800c4ec <__d2b+0x24>
 800c4de:	4602      	mov	r2, r0
 800c4e0:	4b23      	ldr	r3, [pc, #140]	@ (800c570 <__d2b+0xa8>)
 800c4e2:	4824      	ldr	r0, [pc, #144]	@ (800c574 <__d2b+0xac>)
 800c4e4:	f240 310f 	movw	r1, #783	@ 0x30f
 800c4e8:	f000 fa82 	bl	800c9f0 <__assert_func>
 800c4ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c4f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c4f4:	b10d      	cbz	r5, 800c4fa <__d2b+0x32>
 800c4f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c4fa:	9301      	str	r3, [sp, #4]
 800c4fc:	f1b8 0300 	subs.w	r3, r8, #0
 800c500:	d023      	beq.n	800c54a <__d2b+0x82>
 800c502:	4668      	mov	r0, sp
 800c504:	9300      	str	r3, [sp, #0]
 800c506:	f7ff fd84 	bl	800c012 <__lo0bits>
 800c50a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c50e:	b1d0      	cbz	r0, 800c546 <__d2b+0x7e>
 800c510:	f1c0 0320 	rsb	r3, r0, #32
 800c514:	fa02 f303 	lsl.w	r3, r2, r3
 800c518:	430b      	orrs	r3, r1
 800c51a:	40c2      	lsrs	r2, r0
 800c51c:	6163      	str	r3, [r4, #20]
 800c51e:	9201      	str	r2, [sp, #4]
 800c520:	9b01      	ldr	r3, [sp, #4]
 800c522:	61a3      	str	r3, [r4, #24]
 800c524:	2b00      	cmp	r3, #0
 800c526:	bf0c      	ite	eq
 800c528:	2201      	moveq	r2, #1
 800c52a:	2202      	movne	r2, #2
 800c52c:	6122      	str	r2, [r4, #16]
 800c52e:	b1a5      	cbz	r5, 800c55a <__d2b+0x92>
 800c530:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c534:	4405      	add	r5, r0
 800c536:	603d      	str	r5, [r7, #0]
 800c538:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c53c:	6030      	str	r0, [r6, #0]
 800c53e:	4620      	mov	r0, r4
 800c540:	b003      	add	sp, #12
 800c542:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c546:	6161      	str	r1, [r4, #20]
 800c548:	e7ea      	b.n	800c520 <__d2b+0x58>
 800c54a:	a801      	add	r0, sp, #4
 800c54c:	f7ff fd61 	bl	800c012 <__lo0bits>
 800c550:	9b01      	ldr	r3, [sp, #4]
 800c552:	6163      	str	r3, [r4, #20]
 800c554:	3020      	adds	r0, #32
 800c556:	2201      	movs	r2, #1
 800c558:	e7e8      	b.n	800c52c <__d2b+0x64>
 800c55a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c55e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c562:	6038      	str	r0, [r7, #0]
 800c564:	6918      	ldr	r0, [r3, #16]
 800c566:	f7ff fd35 	bl	800bfd4 <__hi0bits>
 800c56a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c56e:	e7e5      	b.n	800c53c <__d2b+0x74>
 800c570:	0800d248 	.word	0x0800d248
 800c574:	0800d259 	.word	0x0800d259

0800c578 <__ssputs_r>:
 800c578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c57c:	688e      	ldr	r6, [r1, #8]
 800c57e:	461f      	mov	r7, r3
 800c580:	42be      	cmp	r6, r7
 800c582:	680b      	ldr	r3, [r1, #0]
 800c584:	4682      	mov	sl, r0
 800c586:	460c      	mov	r4, r1
 800c588:	4690      	mov	r8, r2
 800c58a:	d82d      	bhi.n	800c5e8 <__ssputs_r+0x70>
 800c58c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c590:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c594:	d026      	beq.n	800c5e4 <__ssputs_r+0x6c>
 800c596:	6965      	ldr	r5, [r4, #20]
 800c598:	6909      	ldr	r1, [r1, #16]
 800c59a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c59e:	eba3 0901 	sub.w	r9, r3, r1
 800c5a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c5a6:	1c7b      	adds	r3, r7, #1
 800c5a8:	444b      	add	r3, r9
 800c5aa:	106d      	asrs	r5, r5, #1
 800c5ac:	429d      	cmp	r5, r3
 800c5ae:	bf38      	it	cc
 800c5b0:	461d      	movcc	r5, r3
 800c5b2:	0553      	lsls	r3, r2, #21
 800c5b4:	d527      	bpl.n	800c606 <__ssputs_r+0x8e>
 800c5b6:	4629      	mov	r1, r5
 800c5b8:	f7ff fbd8 	bl	800bd6c <_malloc_r>
 800c5bc:	4606      	mov	r6, r0
 800c5be:	b360      	cbz	r0, 800c61a <__ssputs_r+0xa2>
 800c5c0:	6921      	ldr	r1, [r4, #16]
 800c5c2:	464a      	mov	r2, r9
 800c5c4:	f000 fa06 	bl	800c9d4 <memcpy>
 800c5c8:	89a3      	ldrh	r3, [r4, #12]
 800c5ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c5ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5d2:	81a3      	strh	r3, [r4, #12]
 800c5d4:	6126      	str	r6, [r4, #16]
 800c5d6:	6165      	str	r5, [r4, #20]
 800c5d8:	444e      	add	r6, r9
 800c5da:	eba5 0509 	sub.w	r5, r5, r9
 800c5de:	6026      	str	r6, [r4, #0]
 800c5e0:	60a5      	str	r5, [r4, #8]
 800c5e2:	463e      	mov	r6, r7
 800c5e4:	42be      	cmp	r6, r7
 800c5e6:	d900      	bls.n	800c5ea <__ssputs_r+0x72>
 800c5e8:	463e      	mov	r6, r7
 800c5ea:	6820      	ldr	r0, [r4, #0]
 800c5ec:	4632      	mov	r2, r6
 800c5ee:	4641      	mov	r1, r8
 800c5f0:	f000 f9c6 	bl	800c980 <memmove>
 800c5f4:	68a3      	ldr	r3, [r4, #8]
 800c5f6:	1b9b      	subs	r3, r3, r6
 800c5f8:	60a3      	str	r3, [r4, #8]
 800c5fa:	6823      	ldr	r3, [r4, #0]
 800c5fc:	4433      	add	r3, r6
 800c5fe:	6023      	str	r3, [r4, #0]
 800c600:	2000      	movs	r0, #0
 800c602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c606:	462a      	mov	r2, r5
 800c608:	f000 fa36 	bl	800ca78 <_realloc_r>
 800c60c:	4606      	mov	r6, r0
 800c60e:	2800      	cmp	r0, #0
 800c610:	d1e0      	bne.n	800c5d4 <__ssputs_r+0x5c>
 800c612:	6921      	ldr	r1, [r4, #16]
 800c614:	4650      	mov	r0, sl
 800c616:	f7ff fb35 	bl	800bc84 <_free_r>
 800c61a:	230c      	movs	r3, #12
 800c61c:	f8ca 3000 	str.w	r3, [sl]
 800c620:	89a3      	ldrh	r3, [r4, #12]
 800c622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c626:	81a3      	strh	r3, [r4, #12]
 800c628:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c62c:	e7e9      	b.n	800c602 <__ssputs_r+0x8a>
	...

0800c630 <_svfiprintf_r>:
 800c630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c634:	4698      	mov	r8, r3
 800c636:	898b      	ldrh	r3, [r1, #12]
 800c638:	061b      	lsls	r3, r3, #24
 800c63a:	b09d      	sub	sp, #116	@ 0x74
 800c63c:	4607      	mov	r7, r0
 800c63e:	460d      	mov	r5, r1
 800c640:	4614      	mov	r4, r2
 800c642:	d510      	bpl.n	800c666 <_svfiprintf_r+0x36>
 800c644:	690b      	ldr	r3, [r1, #16]
 800c646:	b973      	cbnz	r3, 800c666 <_svfiprintf_r+0x36>
 800c648:	2140      	movs	r1, #64	@ 0x40
 800c64a:	f7ff fb8f 	bl	800bd6c <_malloc_r>
 800c64e:	6028      	str	r0, [r5, #0]
 800c650:	6128      	str	r0, [r5, #16]
 800c652:	b930      	cbnz	r0, 800c662 <_svfiprintf_r+0x32>
 800c654:	230c      	movs	r3, #12
 800c656:	603b      	str	r3, [r7, #0]
 800c658:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c65c:	b01d      	add	sp, #116	@ 0x74
 800c65e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c662:	2340      	movs	r3, #64	@ 0x40
 800c664:	616b      	str	r3, [r5, #20]
 800c666:	2300      	movs	r3, #0
 800c668:	9309      	str	r3, [sp, #36]	@ 0x24
 800c66a:	2320      	movs	r3, #32
 800c66c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c670:	f8cd 800c 	str.w	r8, [sp, #12]
 800c674:	2330      	movs	r3, #48	@ 0x30
 800c676:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c814 <_svfiprintf_r+0x1e4>
 800c67a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c67e:	f04f 0901 	mov.w	r9, #1
 800c682:	4623      	mov	r3, r4
 800c684:	469a      	mov	sl, r3
 800c686:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c68a:	b10a      	cbz	r2, 800c690 <_svfiprintf_r+0x60>
 800c68c:	2a25      	cmp	r2, #37	@ 0x25
 800c68e:	d1f9      	bne.n	800c684 <_svfiprintf_r+0x54>
 800c690:	ebba 0b04 	subs.w	fp, sl, r4
 800c694:	d00b      	beq.n	800c6ae <_svfiprintf_r+0x7e>
 800c696:	465b      	mov	r3, fp
 800c698:	4622      	mov	r2, r4
 800c69a:	4629      	mov	r1, r5
 800c69c:	4638      	mov	r0, r7
 800c69e:	f7ff ff6b 	bl	800c578 <__ssputs_r>
 800c6a2:	3001      	adds	r0, #1
 800c6a4:	f000 80a7 	beq.w	800c7f6 <_svfiprintf_r+0x1c6>
 800c6a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c6aa:	445a      	add	r2, fp
 800c6ac:	9209      	str	r2, [sp, #36]	@ 0x24
 800c6ae:	f89a 3000 	ldrb.w	r3, [sl]
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	f000 809f 	beq.w	800c7f6 <_svfiprintf_r+0x1c6>
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c6be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c6c2:	f10a 0a01 	add.w	sl, sl, #1
 800c6c6:	9304      	str	r3, [sp, #16]
 800c6c8:	9307      	str	r3, [sp, #28]
 800c6ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c6ce:	931a      	str	r3, [sp, #104]	@ 0x68
 800c6d0:	4654      	mov	r4, sl
 800c6d2:	2205      	movs	r2, #5
 800c6d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6d8:	484e      	ldr	r0, [pc, #312]	@ (800c814 <_svfiprintf_r+0x1e4>)
 800c6da:	f7f3 fe01 	bl	80002e0 <memchr>
 800c6de:	9a04      	ldr	r2, [sp, #16]
 800c6e0:	b9d8      	cbnz	r0, 800c71a <_svfiprintf_r+0xea>
 800c6e2:	06d0      	lsls	r0, r2, #27
 800c6e4:	bf44      	itt	mi
 800c6e6:	2320      	movmi	r3, #32
 800c6e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c6ec:	0711      	lsls	r1, r2, #28
 800c6ee:	bf44      	itt	mi
 800c6f0:	232b      	movmi	r3, #43	@ 0x2b
 800c6f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c6f6:	f89a 3000 	ldrb.w	r3, [sl]
 800c6fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800c6fc:	d015      	beq.n	800c72a <_svfiprintf_r+0xfa>
 800c6fe:	9a07      	ldr	r2, [sp, #28]
 800c700:	4654      	mov	r4, sl
 800c702:	2000      	movs	r0, #0
 800c704:	f04f 0c0a 	mov.w	ip, #10
 800c708:	4621      	mov	r1, r4
 800c70a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c70e:	3b30      	subs	r3, #48	@ 0x30
 800c710:	2b09      	cmp	r3, #9
 800c712:	d94b      	bls.n	800c7ac <_svfiprintf_r+0x17c>
 800c714:	b1b0      	cbz	r0, 800c744 <_svfiprintf_r+0x114>
 800c716:	9207      	str	r2, [sp, #28]
 800c718:	e014      	b.n	800c744 <_svfiprintf_r+0x114>
 800c71a:	eba0 0308 	sub.w	r3, r0, r8
 800c71e:	fa09 f303 	lsl.w	r3, r9, r3
 800c722:	4313      	orrs	r3, r2
 800c724:	9304      	str	r3, [sp, #16]
 800c726:	46a2      	mov	sl, r4
 800c728:	e7d2      	b.n	800c6d0 <_svfiprintf_r+0xa0>
 800c72a:	9b03      	ldr	r3, [sp, #12]
 800c72c:	1d19      	adds	r1, r3, #4
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	9103      	str	r1, [sp, #12]
 800c732:	2b00      	cmp	r3, #0
 800c734:	bfbb      	ittet	lt
 800c736:	425b      	neglt	r3, r3
 800c738:	f042 0202 	orrlt.w	r2, r2, #2
 800c73c:	9307      	strge	r3, [sp, #28]
 800c73e:	9307      	strlt	r3, [sp, #28]
 800c740:	bfb8      	it	lt
 800c742:	9204      	strlt	r2, [sp, #16]
 800c744:	7823      	ldrb	r3, [r4, #0]
 800c746:	2b2e      	cmp	r3, #46	@ 0x2e
 800c748:	d10a      	bne.n	800c760 <_svfiprintf_r+0x130>
 800c74a:	7863      	ldrb	r3, [r4, #1]
 800c74c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c74e:	d132      	bne.n	800c7b6 <_svfiprintf_r+0x186>
 800c750:	9b03      	ldr	r3, [sp, #12]
 800c752:	1d1a      	adds	r2, r3, #4
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	9203      	str	r2, [sp, #12]
 800c758:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c75c:	3402      	adds	r4, #2
 800c75e:	9305      	str	r3, [sp, #20]
 800c760:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c824 <_svfiprintf_r+0x1f4>
 800c764:	7821      	ldrb	r1, [r4, #0]
 800c766:	2203      	movs	r2, #3
 800c768:	4650      	mov	r0, sl
 800c76a:	f7f3 fdb9 	bl	80002e0 <memchr>
 800c76e:	b138      	cbz	r0, 800c780 <_svfiprintf_r+0x150>
 800c770:	9b04      	ldr	r3, [sp, #16]
 800c772:	eba0 000a 	sub.w	r0, r0, sl
 800c776:	2240      	movs	r2, #64	@ 0x40
 800c778:	4082      	lsls	r2, r0
 800c77a:	4313      	orrs	r3, r2
 800c77c:	3401      	adds	r4, #1
 800c77e:	9304      	str	r3, [sp, #16]
 800c780:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c784:	4824      	ldr	r0, [pc, #144]	@ (800c818 <_svfiprintf_r+0x1e8>)
 800c786:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c78a:	2206      	movs	r2, #6
 800c78c:	f7f3 fda8 	bl	80002e0 <memchr>
 800c790:	2800      	cmp	r0, #0
 800c792:	d036      	beq.n	800c802 <_svfiprintf_r+0x1d2>
 800c794:	4b21      	ldr	r3, [pc, #132]	@ (800c81c <_svfiprintf_r+0x1ec>)
 800c796:	bb1b      	cbnz	r3, 800c7e0 <_svfiprintf_r+0x1b0>
 800c798:	9b03      	ldr	r3, [sp, #12]
 800c79a:	3307      	adds	r3, #7
 800c79c:	f023 0307 	bic.w	r3, r3, #7
 800c7a0:	3308      	adds	r3, #8
 800c7a2:	9303      	str	r3, [sp, #12]
 800c7a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7a6:	4433      	add	r3, r6
 800c7a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7aa:	e76a      	b.n	800c682 <_svfiprintf_r+0x52>
 800c7ac:	fb0c 3202 	mla	r2, ip, r2, r3
 800c7b0:	460c      	mov	r4, r1
 800c7b2:	2001      	movs	r0, #1
 800c7b4:	e7a8      	b.n	800c708 <_svfiprintf_r+0xd8>
 800c7b6:	2300      	movs	r3, #0
 800c7b8:	3401      	adds	r4, #1
 800c7ba:	9305      	str	r3, [sp, #20]
 800c7bc:	4619      	mov	r1, r3
 800c7be:	f04f 0c0a 	mov.w	ip, #10
 800c7c2:	4620      	mov	r0, r4
 800c7c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c7c8:	3a30      	subs	r2, #48	@ 0x30
 800c7ca:	2a09      	cmp	r2, #9
 800c7cc:	d903      	bls.n	800c7d6 <_svfiprintf_r+0x1a6>
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d0c6      	beq.n	800c760 <_svfiprintf_r+0x130>
 800c7d2:	9105      	str	r1, [sp, #20]
 800c7d4:	e7c4      	b.n	800c760 <_svfiprintf_r+0x130>
 800c7d6:	fb0c 2101 	mla	r1, ip, r1, r2
 800c7da:	4604      	mov	r4, r0
 800c7dc:	2301      	movs	r3, #1
 800c7de:	e7f0      	b.n	800c7c2 <_svfiprintf_r+0x192>
 800c7e0:	ab03      	add	r3, sp, #12
 800c7e2:	9300      	str	r3, [sp, #0]
 800c7e4:	462a      	mov	r2, r5
 800c7e6:	4b0e      	ldr	r3, [pc, #56]	@ (800c820 <_svfiprintf_r+0x1f0>)
 800c7e8:	a904      	add	r1, sp, #16
 800c7ea:	4638      	mov	r0, r7
 800c7ec:	f7fd ff14 	bl	800a618 <_printf_float>
 800c7f0:	1c42      	adds	r2, r0, #1
 800c7f2:	4606      	mov	r6, r0
 800c7f4:	d1d6      	bne.n	800c7a4 <_svfiprintf_r+0x174>
 800c7f6:	89ab      	ldrh	r3, [r5, #12]
 800c7f8:	065b      	lsls	r3, r3, #25
 800c7fa:	f53f af2d 	bmi.w	800c658 <_svfiprintf_r+0x28>
 800c7fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c800:	e72c      	b.n	800c65c <_svfiprintf_r+0x2c>
 800c802:	ab03      	add	r3, sp, #12
 800c804:	9300      	str	r3, [sp, #0]
 800c806:	462a      	mov	r2, r5
 800c808:	4b05      	ldr	r3, [pc, #20]	@ (800c820 <_svfiprintf_r+0x1f0>)
 800c80a:	a904      	add	r1, sp, #16
 800c80c:	4638      	mov	r0, r7
 800c80e:	f7fe f98b 	bl	800ab28 <_printf_i>
 800c812:	e7ed      	b.n	800c7f0 <_svfiprintf_r+0x1c0>
 800c814:	0800d2b2 	.word	0x0800d2b2
 800c818:	0800d2bc 	.word	0x0800d2bc
 800c81c:	0800a619 	.word	0x0800a619
 800c820:	0800c579 	.word	0x0800c579
 800c824:	0800d2b8 	.word	0x0800d2b8

0800c828 <__sflush_r>:
 800c828:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c82c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c830:	0716      	lsls	r6, r2, #28
 800c832:	4605      	mov	r5, r0
 800c834:	460c      	mov	r4, r1
 800c836:	d454      	bmi.n	800c8e2 <__sflush_r+0xba>
 800c838:	684b      	ldr	r3, [r1, #4]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	dc02      	bgt.n	800c844 <__sflush_r+0x1c>
 800c83e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c840:	2b00      	cmp	r3, #0
 800c842:	dd48      	ble.n	800c8d6 <__sflush_r+0xae>
 800c844:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c846:	2e00      	cmp	r6, #0
 800c848:	d045      	beq.n	800c8d6 <__sflush_r+0xae>
 800c84a:	2300      	movs	r3, #0
 800c84c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c850:	682f      	ldr	r7, [r5, #0]
 800c852:	6a21      	ldr	r1, [r4, #32]
 800c854:	602b      	str	r3, [r5, #0]
 800c856:	d030      	beq.n	800c8ba <__sflush_r+0x92>
 800c858:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c85a:	89a3      	ldrh	r3, [r4, #12]
 800c85c:	0759      	lsls	r1, r3, #29
 800c85e:	d505      	bpl.n	800c86c <__sflush_r+0x44>
 800c860:	6863      	ldr	r3, [r4, #4]
 800c862:	1ad2      	subs	r2, r2, r3
 800c864:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c866:	b10b      	cbz	r3, 800c86c <__sflush_r+0x44>
 800c868:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c86a:	1ad2      	subs	r2, r2, r3
 800c86c:	2300      	movs	r3, #0
 800c86e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c870:	6a21      	ldr	r1, [r4, #32]
 800c872:	4628      	mov	r0, r5
 800c874:	47b0      	blx	r6
 800c876:	1c43      	adds	r3, r0, #1
 800c878:	89a3      	ldrh	r3, [r4, #12]
 800c87a:	d106      	bne.n	800c88a <__sflush_r+0x62>
 800c87c:	6829      	ldr	r1, [r5, #0]
 800c87e:	291d      	cmp	r1, #29
 800c880:	d82b      	bhi.n	800c8da <__sflush_r+0xb2>
 800c882:	4a2a      	ldr	r2, [pc, #168]	@ (800c92c <__sflush_r+0x104>)
 800c884:	40ca      	lsrs	r2, r1
 800c886:	07d6      	lsls	r6, r2, #31
 800c888:	d527      	bpl.n	800c8da <__sflush_r+0xb2>
 800c88a:	2200      	movs	r2, #0
 800c88c:	6062      	str	r2, [r4, #4]
 800c88e:	04d9      	lsls	r1, r3, #19
 800c890:	6922      	ldr	r2, [r4, #16]
 800c892:	6022      	str	r2, [r4, #0]
 800c894:	d504      	bpl.n	800c8a0 <__sflush_r+0x78>
 800c896:	1c42      	adds	r2, r0, #1
 800c898:	d101      	bne.n	800c89e <__sflush_r+0x76>
 800c89a:	682b      	ldr	r3, [r5, #0]
 800c89c:	b903      	cbnz	r3, 800c8a0 <__sflush_r+0x78>
 800c89e:	6560      	str	r0, [r4, #84]	@ 0x54
 800c8a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c8a2:	602f      	str	r7, [r5, #0]
 800c8a4:	b1b9      	cbz	r1, 800c8d6 <__sflush_r+0xae>
 800c8a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c8aa:	4299      	cmp	r1, r3
 800c8ac:	d002      	beq.n	800c8b4 <__sflush_r+0x8c>
 800c8ae:	4628      	mov	r0, r5
 800c8b0:	f7ff f9e8 	bl	800bc84 <_free_r>
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	6363      	str	r3, [r4, #52]	@ 0x34
 800c8b8:	e00d      	b.n	800c8d6 <__sflush_r+0xae>
 800c8ba:	2301      	movs	r3, #1
 800c8bc:	4628      	mov	r0, r5
 800c8be:	47b0      	blx	r6
 800c8c0:	4602      	mov	r2, r0
 800c8c2:	1c50      	adds	r0, r2, #1
 800c8c4:	d1c9      	bne.n	800c85a <__sflush_r+0x32>
 800c8c6:	682b      	ldr	r3, [r5, #0]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d0c6      	beq.n	800c85a <__sflush_r+0x32>
 800c8cc:	2b1d      	cmp	r3, #29
 800c8ce:	d001      	beq.n	800c8d4 <__sflush_r+0xac>
 800c8d0:	2b16      	cmp	r3, #22
 800c8d2:	d11e      	bne.n	800c912 <__sflush_r+0xea>
 800c8d4:	602f      	str	r7, [r5, #0]
 800c8d6:	2000      	movs	r0, #0
 800c8d8:	e022      	b.n	800c920 <__sflush_r+0xf8>
 800c8da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c8de:	b21b      	sxth	r3, r3
 800c8e0:	e01b      	b.n	800c91a <__sflush_r+0xf2>
 800c8e2:	690f      	ldr	r7, [r1, #16]
 800c8e4:	2f00      	cmp	r7, #0
 800c8e6:	d0f6      	beq.n	800c8d6 <__sflush_r+0xae>
 800c8e8:	0793      	lsls	r3, r2, #30
 800c8ea:	680e      	ldr	r6, [r1, #0]
 800c8ec:	bf08      	it	eq
 800c8ee:	694b      	ldreq	r3, [r1, #20]
 800c8f0:	600f      	str	r7, [r1, #0]
 800c8f2:	bf18      	it	ne
 800c8f4:	2300      	movne	r3, #0
 800c8f6:	eba6 0807 	sub.w	r8, r6, r7
 800c8fa:	608b      	str	r3, [r1, #8]
 800c8fc:	f1b8 0f00 	cmp.w	r8, #0
 800c900:	dde9      	ble.n	800c8d6 <__sflush_r+0xae>
 800c902:	6a21      	ldr	r1, [r4, #32]
 800c904:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c906:	4643      	mov	r3, r8
 800c908:	463a      	mov	r2, r7
 800c90a:	4628      	mov	r0, r5
 800c90c:	47b0      	blx	r6
 800c90e:	2800      	cmp	r0, #0
 800c910:	dc08      	bgt.n	800c924 <__sflush_r+0xfc>
 800c912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c916:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c91a:	81a3      	strh	r3, [r4, #12]
 800c91c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c924:	4407      	add	r7, r0
 800c926:	eba8 0800 	sub.w	r8, r8, r0
 800c92a:	e7e7      	b.n	800c8fc <__sflush_r+0xd4>
 800c92c:	20400001 	.word	0x20400001

0800c930 <_fflush_r>:
 800c930:	b538      	push	{r3, r4, r5, lr}
 800c932:	690b      	ldr	r3, [r1, #16]
 800c934:	4605      	mov	r5, r0
 800c936:	460c      	mov	r4, r1
 800c938:	b913      	cbnz	r3, 800c940 <_fflush_r+0x10>
 800c93a:	2500      	movs	r5, #0
 800c93c:	4628      	mov	r0, r5
 800c93e:	bd38      	pop	{r3, r4, r5, pc}
 800c940:	b118      	cbz	r0, 800c94a <_fflush_r+0x1a>
 800c942:	6a03      	ldr	r3, [r0, #32]
 800c944:	b90b      	cbnz	r3, 800c94a <_fflush_r+0x1a>
 800c946:	f7fe fa99 	bl	800ae7c <__sinit>
 800c94a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d0f3      	beq.n	800c93a <_fflush_r+0xa>
 800c952:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c954:	07d0      	lsls	r0, r2, #31
 800c956:	d404      	bmi.n	800c962 <_fflush_r+0x32>
 800c958:	0599      	lsls	r1, r3, #22
 800c95a:	d402      	bmi.n	800c962 <_fflush_r+0x32>
 800c95c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c95e:	f7fe fba6 	bl	800b0ae <__retarget_lock_acquire_recursive>
 800c962:	4628      	mov	r0, r5
 800c964:	4621      	mov	r1, r4
 800c966:	f7ff ff5f 	bl	800c828 <__sflush_r>
 800c96a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c96c:	07da      	lsls	r2, r3, #31
 800c96e:	4605      	mov	r5, r0
 800c970:	d4e4      	bmi.n	800c93c <_fflush_r+0xc>
 800c972:	89a3      	ldrh	r3, [r4, #12]
 800c974:	059b      	lsls	r3, r3, #22
 800c976:	d4e1      	bmi.n	800c93c <_fflush_r+0xc>
 800c978:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c97a:	f7fe fb99 	bl	800b0b0 <__retarget_lock_release_recursive>
 800c97e:	e7dd      	b.n	800c93c <_fflush_r+0xc>

0800c980 <memmove>:
 800c980:	4288      	cmp	r0, r1
 800c982:	b510      	push	{r4, lr}
 800c984:	eb01 0402 	add.w	r4, r1, r2
 800c988:	d902      	bls.n	800c990 <memmove+0x10>
 800c98a:	4284      	cmp	r4, r0
 800c98c:	4623      	mov	r3, r4
 800c98e:	d807      	bhi.n	800c9a0 <memmove+0x20>
 800c990:	1e43      	subs	r3, r0, #1
 800c992:	42a1      	cmp	r1, r4
 800c994:	d008      	beq.n	800c9a8 <memmove+0x28>
 800c996:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c99a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c99e:	e7f8      	b.n	800c992 <memmove+0x12>
 800c9a0:	4402      	add	r2, r0
 800c9a2:	4601      	mov	r1, r0
 800c9a4:	428a      	cmp	r2, r1
 800c9a6:	d100      	bne.n	800c9aa <memmove+0x2a>
 800c9a8:	bd10      	pop	{r4, pc}
 800c9aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c9ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c9b2:	e7f7      	b.n	800c9a4 <memmove+0x24>

0800c9b4 <_sbrk_r>:
 800c9b4:	b538      	push	{r3, r4, r5, lr}
 800c9b6:	4d06      	ldr	r5, [pc, #24]	@ (800c9d0 <_sbrk_r+0x1c>)
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	4604      	mov	r4, r0
 800c9bc:	4608      	mov	r0, r1
 800c9be:	602b      	str	r3, [r5, #0]
 800c9c0:	f7f4 f9e4 	bl	8000d8c <_sbrk>
 800c9c4:	1c43      	adds	r3, r0, #1
 800c9c6:	d102      	bne.n	800c9ce <_sbrk_r+0x1a>
 800c9c8:	682b      	ldr	r3, [r5, #0]
 800c9ca:	b103      	cbz	r3, 800c9ce <_sbrk_r+0x1a>
 800c9cc:	6023      	str	r3, [r4, #0]
 800c9ce:	bd38      	pop	{r3, r4, r5, pc}
 800c9d0:	24002158 	.word	0x24002158

0800c9d4 <memcpy>:
 800c9d4:	440a      	add	r2, r1
 800c9d6:	4291      	cmp	r1, r2
 800c9d8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c9dc:	d100      	bne.n	800c9e0 <memcpy+0xc>
 800c9de:	4770      	bx	lr
 800c9e0:	b510      	push	{r4, lr}
 800c9e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c9e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c9ea:	4291      	cmp	r1, r2
 800c9ec:	d1f9      	bne.n	800c9e2 <memcpy+0xe>
 800c9ee:	bd10      	pop	{r4, pc}

0800c9f0 <__assert_func>:
 800c9f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c9f2:	4614      	mov	r4, r2
 800c9f4:	461a      	mov	r2, r3
 800c9f6:	4b09      	ldr	r3, [pc, #36]	@ (800ca1c <__assert_func+0x2c>)
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	4605      	mov	r5, r0
 800c9fc:	68d8      	ldr	r0, [r3, #12]
 800c9fe:	b14c      	cbz	r4, 800ca14 <__assert_func+0x24>
 800ca00:	4b07      	ldr	r3, [pc, #28]	@ (800ca20 <__assert_func+0x30>)
 800ca02:	9100      	str	r1, [sp, #0]
 800ca04:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ca08:	4906      	ldr	r1, [pc, #24]	@ (800ca24 <__assert_func+0x34>)
 800ca0a:	462b      	mov	r3, r5
 800ca0c:	f000 f870 	bl	800caf0 <fiprintf>
 800ca10:	f000 f880 	bl	800cb14 <abort>
 800ca14:	4b04      	ldr	r3, [pc, #16]	@ (800ca28 <__assert_func+0x38>)
 800ca16:	461c      	mov	r4, r3
 800ca18:	e7f3      	b.n	800ca02 <__assert_func+0x12>
 800ca1a:	bf00      	nop
 800ca1c:	24000110 	.word	0x24000110
 800ca20:	0800d2cd 	.word	0x0800d2cd
 800ca24:	0800d2da 	.word	0x0800d2da
 800ca28:	0800d308 	.word	0x0800d308

0800ca2c <_calloc_r>:
 800ca2c:	b570      	push	{r4, r5, r6, lr}
 800ca2e:	fba1 5402 	umull	r5, r4, r1, r2
 800ca32:	b934      	cbnz	r4, 800ca42 <_calloc_r+0x16>
 800ca34:	4629      	mov	r1, r5
 800ca36:	f7ff f999 	bl	800bd6c <_malloc_r>
 800ca3a:	4606      	mov	r6, r0
 800ca3c:	b928      	cbnz	r0, 800ca4a <_calloc_r+0x1e>
 800ca3e:	4630      	mov	r0, r6
 800ca40:	bd70      	pop	{r4, r5, r6, pc}
 800ca42:	220c      	movs	r2, #12
 800ca44:	6002      	str	r2, [r0, #0]
 800ca46:	2600      	movs	r6, #0
 800ca48:	e7f9      	b.n	800ca3e <_calloc_r+0x12>
 800ca4a:	462a      	mov	r2, r5
 800ca4c:	4621      	mov	r1, r4
 800ca4e:	f7fe fab0 	bl	800afb2 <memset>
 800ca52:	e7f4      	b.n	800ca3e <_calloc_r+0x12>

0800ca54 <__ascii_mbtowc>:
 800ca54:	b082      	sub	sp, #8
 800ca56:	b901      	cbnz	r1, 800ca5a <__ascii_mbtowc+0x6>
 800ca58:	a901      	add	r1, sp, #4
 800ca5a:	b142      	cbz	r2, 800ca6e <__ascii_mbtowc+0x1a>
 800ca5c:	b14b      	cbz	r3, 800ca72 <__ascii_mbtowc+0x1e>
 800ca5e:	7813      	ldrb	r3, [r2, #0]
 800ca60:	600b      	str	r3, [r1, #0]
 800ca62:	7812      	ldrb	r2, [r2, #0]
 800ca64:	1e10      	subs	r0, r2, #0
 800ca66:	bf18      	it	ne
 800ca68:	2001      	movne	r0, #1
 800ca6a:	b002      	add	sp, #8
 800ca6c:	4770      	bx	lr
 800ca6e:	4610      	mov	r0, r2
 800ca70:	e7fb      	b.n	800ca6a <__ascii_mbtowc+0x16>
 800ca72:	f06f 0001 	mvn.w	r0, #1
 800ca76:	e7f8      	b.n	800ca6a <__ascii_mbtowc+0x16>

0800ca78 <_realloc_r>:
 800ca78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca7c:	4607      	mov	r7, r0
 800ca7e:	4614      	mov	r4, r2
 800ca80:	460d      	mov	r5, r1
 800ca82:	b921      	cbnz	r1, 800ca8e <_realloc_r+0x16>
 800ca84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca88:	4611      	mov	r1, r2
 800ca8a:	f7ff b96f 	b.w	800bd6c <_malloc_r>
 800ca8e:	b92a      	cbnz	r2, 800ca9c <_realloc_r+0x24>
 800ca90:	f7ff f8f8 	bl	800bc84 <_free_r>
 800ca94:	4625      	mov	r5, r4
 800ca96:	4628      	mov	r0, r5
 800ca98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca9c:	f000 f841 	bl	800cb22 <_malloc_usable_size_r>
 800caa0:	4284      	cmp	r4, r0
 800caa2:	4606      	mov	r6, r0
 800caa4:	d802      	bhi.n	800caac <_realloc_r+0x34>
 800caa6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800caaa:	d8f4      	bhi.n	800ca96 <_realloc_r+0x1e>
 800caac:	4621      	mov	r1, r4
 800caae:	4638      	mov	r0, r7
 800cab0:	f7ff f95c 	bl	800bd6c <_malloc_r>
 800cab4:	4680      	mov	r8, r0
 800cab6:	b908      	cbnz	r0, 800cabc <_realloc_r+0x44>
 800cab8:	4645      	mov	r5, r8
 800caba:	e7ec      	b.n	800ca96 <_realloc_r+0x1e>
 800cabc:	42b4      	cmp	r4, r6
 800cabe:	4622      	mov	r2, r4
 800cac0:	4629      	mov	r1, r5
 800cac2:	bf28      	it	cs
 800cac4:	4632      	movcs	r2, r6
 800cac6:	f7ff ff85 	bl	800c9d4 <memcpy>
 800caca:	4629      	mov	r1, r5
 800cacc:	4638      	mov	r0, r7
 800cace:	f7ff f8d9 	bl	800bc84 <_free_r>
 800cad2:	e7f1      	b.n	800cab8 <_realloc_r+0x40>

0800cad4 <__ascii_wctomb>:
 800cad4:	4603      	mov	r3, r0
 800cad6:	4608      	mov	r0, r1
 800cad8:	b141      	cbz	r1, 800caec <__ascii_wctomb+0x18>
 800cada:	2aff      	cmp	r2, #255	@ 0xff
 800cadc:	d904      	bls.n	800cae8 <__ascii_wctomb+0x14>
 800cade:	228a      	movs	r2, #138	@ 0x8a
 800cae0:	601a      	str	r2, [r3, #0]
 800cae2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cae6:	4770      	bx	lr
 800cae8:	700a      	strb	r2, [r1, #0]
 800caea:	2001      	movs	r0, #1
 800caec:	4770      	bx	lr
	...

0800caf0 <fiprintf>:
 800caf0:	b40e      	push	{r1, r2, r3}
 800caf2:	b503      	push	{r0, r1, lr}
 800caf4:	4601      	mov	r1, r0
 800caf6:	ab03      	add	r3, sp, #12
 800caf8:	4805      	ldr	r0, [pc, #20]	@ (800cb10 <fiprintf+0x20>)
 800cafa:	f853 2b04 	ldr.w	r2, [r3], #4
 800cafe:	6800      	ldr	r0, [r0, #0]
 800cb00:	9301      	str	r3, [sp, #4]
 800cb02:	f000 f83f 	bl	800cb84 <_vfiprintf_r>
 800cb06:	b002      	add	sp, #8
 800cb08:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb0c:	b003      	add	sp, #12
 800cb0e:	4770      	bx	lr
 800cb10:	24000110 	.word	0x24000110

0800cb14 <abort>:
 800cb14:	b508      	push	{r3, lr}
 800cb16:	2006      	movs	r0, #6
 800cb18:	f000 fa08 	bl	800cf2c <raise>
 800cb1c:	2001      	movs	r0, #1
 800cb1e:	f7f4 f8bd 	bl	8000c9c <_exit>

0800cb22 <_malloc_usable_size_r>:
 800cb22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb26:	1f18      	subs	r0, r3, #4
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	bfbc      	itt	lt
 800cb2c:	580b      	ldrlt	r3, [r1, r0]
 800cb2e:	18c0      	addlt	r0, r0, r3
 800cb30:	4770      	bx	lr

0800cb32 <__sfputc_r>:
 800cb32:	6893      	ldr	r3, [r2, #8]
 800cb34:	3b01      	subs	r3, #1
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	b410      	push	{r4}
 800cb3a:	6093      	str	r3, [r2, #8]
 800cb3c:	da08      	bge.n	800cb50 <__sfputc_r+0x1e>
 800cb3e:	6994      	ldr	r4, [r2, #24]
 800cb40:	42a3      	cmp	r3, r4
 800cb42:	db01      	blt.n	800cb48 <__sfputc_r+0x16>
 800cb44:	290a      	cmp	r1, #10
 800cb46:	d103      	bne.n	800cb50 <__sfputc_r+0x1e>
 800cb48:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb4c:	f000 b932 	b.w	800cdb4 <__swbuf_r>
 800cb50:	6813      	ldr	r3, [r2, #0]
 800cb52:	1c58      	adds	r0, r3, #1
 800cb54:	6010      	str	r0, [r2, #0]
 800cb56:	7019      	strb	r1, [r3, #0]
 800cb58:	4608      	mov	r0, r1
 800cb5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb5e:	4770      	bx	lr

0800cb60 <__sfputs_r>:
 800cb60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb62:	4606      	mov	r6, r0
 800cb64:	460f      	mov	r7, r1
 800cb66:	4614      	mov	r4, r2
 800cb68:	18d5      	adds	r5, r2, r3
 800cb6a:	42ac      	cmp	r4, r5
 800cb6c:	d101      	bne.n	800cb72 <__sfputs_r+0x12>
 800cb6e:	2000      	movs	r0, #0
 800cb70:	e007      	b.n	800cb82 <__sfputs_r+0x22>
 800cb72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb76:	463a      	mov	r2, r7
 800cb78:	4630      	mov	r0, r6
 800cb7a:	f7ff ffda 	bl	800cb32 <__sfputc_r>
 800cb7e:	1c43      	adds	r3, r0, #1
 800cb80:	d1f3      	bne.n	800cb6a <__sfputs_r+0xa>
 800cb82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cb84 <_vfiprintf_r>:
 800cb84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb88:	460d      	mov	r5, r1
 800cb8a:	b09d      	sub	sp, #116	@ 0x74
 800cb8c:	4614      	mov	r4, r2
 800cb8e:	4698      	mov	r8, r3
 800cb90:	4606      	mov	r6, r0
 800cb92:	b118      	cbz	r0, 800cb9c <_vfiprintf_r+0x18>
 800cb94:	6a03      	ldr	r3, [r0, #32]
 800cb96:	b90b      	cbnz	r3, 800cb9c <_vfiprintf_r+0x18>
 800cb98:	f7fe f970 	bl	800ae7c <__sinit>
 800cb9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cb9e:	07d9      	lsls	r1, r3, #31
 800cba0:	d405      	bmi.n	800cbae <_vfiprintf_r+0x2a>
 800cba2:	89ab      	ldrh	r3, [r5, #12]
 800cba4:	059a      	lsls	r2, r3, #22
 800cba6:	d402      	bmi.n	800cbae <_vfiprintf_r+0x2a>
 800cba8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cbaa:	f7fe fa80 	bl	800b0ae <__retarget_lock_acquire_recursive>
 800cbae:	89ab      	ldrh	r3, [r5, #12]
 800cbb0:	071b      	lsls	r3, r3, #28
 800cbb2:	d501      	bpl.n	800cbb8 <_vfiprintf_r+0x34>
 800cbb4:	692b      	ldr	r3, [r5, #16]
 800cbb6:	b99b      	cbnz	r3, 800cbe0 <_vfiprintf_r+0x5c>
 800cbb8:	4629      	mov	r1, r5
 800cbba:	4630      	mov	r0, r6
 800cbbc:	f000 f938 	bl	800ce30 <__swsetup_r>
 800cbc0:	b170      	cbz	r0, 800cbe0 <_vfiprintf_r+0x5c>
 800cbc2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cbc4:	07dc      	lsls	r4, r3, #31
 800cbc6:	d504      	bpl.n	800cbd2 <_vfiprintf_r+0x4e>
 800cbc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cbcc:	b01d      	add	sp, #116	@ 0x74
 800cbce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbd2:	89ab      	ldrh	r3, [r5, #12]
 800cbd4:	0598      	lsls	r0, r3, #22
 800cbd6:	d4f7      	bmi.n	800cbc8 <_vfiprintf_r+0x44>
 800cbd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cbda:	f7fe fa69 	bl	800b0b0 <__retarget_lock_release_recursive>
 800cbde:	e7f3      	b.n	800cbc8 <_vfiprintf_r+0x44>
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	9309      	str	r3, [sp, #36]	@ 0x24
 800cbe4:	2320      	movs	r3, #32
 800cbe6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cbea:	f8cd 800c 	str.w	r8, [sp, #12]
 800cbee:	2330      	movs	r3, #48	@ 0x30
 800cbf0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cda0 <_vfiprintf_r+0x21c>
 800cbf4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cbf8:	f04f 0901 	mov.w	r9, #1
 800cbfc:	4623      	mov	r3, r4
 800cbfe:	469a      	mov	sl, r3
 800cc00:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc04:	b10a      	cbz	r2, 800cc0a <_vfiprintf_r+0x86>
 800cc06:	2a25      	cmp	r2, #37	@ 0x25
 800cc08:	d1f9      	bne.n	800cbfe <_vfiprintf_r+0x7a>
 800cc0a:	ebba 0b04 	subs.w	fp, sl, r4
 800cc0e:	d00b      	beq.n	800cc28 <_vfiprintf_r+0xa4>
 800cc10:	465b      	mov	r3, fp
 800cc12:	4622      	mov	r2, r4
 800cc14:	4629      	mov	r1, r5
 800cc16:	4630      	mov	r0, r6
 800cc18:	f7ff ffa2 	bl	800cb60 <__sfputs_r>
 800cc1c:	3001      	adds	r0, #1
 800cc1e:	f000 80a7 	beq.w	800cd70 <_vfiprintf_r+0x1ec>
 800cc22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc24:	445a      	add	r2, fp
 800cc26:	9209      	str	r2, [sp, #36]	@ 0x24
 800cc28:	f89a 3000 	ldrb.w	r3, [sl]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	f000 809f 	beq.w	800cd70 <_vfiprintf_r+0x1ec>
 800cc32:	2300      	movs	r3, #0
 800cc34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cc38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cc3c:	f10a 0a01 	add.w	sl, sl, #1
 800cc40:	9304      	str	r3, [sp, #16]
 800cc42:	9307      	str	r3, [sp, #28]
 800cc44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cc48:	931a      	str	r3, [sp, #104]	@ 0x68
 800cc4a:	4654      	mov	r4, sl
 800cc4c:	2205      	movs	r2, #5
 800cc4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc52:	4853      	ldr	r0, [pc, #332]	@ (800cda0 <_vfiprintf_r+0x21c>)
 800cc54:	f7f3 fb44 	bl	80002e0 <memchr>
 800cc58:	9a04      	ldr	r2, [sp, #16]
 800cc5a:	b9d8      	cbnz	r0, 800cc94 <_vfiprintf_r+0x110>
 800cc5c:	06d1      	lsls	r1, r2, #27
 800cc5e:	bf44      	itt	mi
 800cc60:	2320      	movmi	r3, #32
 800cc62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cc66:	0713      	lsls	r3, r2, #28
 800cc68:	bf44      	itt	mi
 800cc6a:	232b      	movmi	r3, #43	@ 0x2b
 800cc6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cc70:	f89a 3000 	ldrb.w	r3, [sl]
 800cc74:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc76:	d015      	beq.n	800cca4 <_vfiprintf_r+0x120>
 800cc78:	9a07      	ldr	r2, [sp, #28]
 800cc7a:	4654      	mov	r4, sl
 800cc7c:	2000      	movs	r0, #0
 800cc7e:	f04f 0c0a 	mov.w	ip, #10
 800cc82:	4621      	mov	r1, r4
 800cc84:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc88:	3b30      	subs	r3, #48	@ 0x30
 800cc8a:	2b09      	cmp	r3, #9
 800cc8c:	d94b      	bls.n	800cd26 <_vfiprintf_r+0x1a2>
 800cc8e:	b1b0      	cbz	r0, 800ccbe <_vfiprintf_r+0x13a>
 800cc90:	9207      	str	r2, [sp, #28]
 800cc92:	e014      	b.n	800ccbe <_vfiprintf_r+0x13a>
 800cc94:	eba0 0308 	sub.w	r3, r0, r8
 800cc98:	fa09 f303 	lsl.w	r3, r9, r3
 800cc9c:	4313      	orrs	r3, r2
 800cc9e:	9304      	str	r3, [sp, #16]
 800cca0:	46a2      	mov	sl, r4
 800cca2:	e7d2      	b.n	800cc4a <_vfiprintf_r+0xc6>
 800cca4:	9b03      	ldr	r3, [sp, #12]
 800cca6:	1d19      	adds	r1, r3, #4
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	9103      	str	r1, [sp, #12]
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	bfbb      	ittet	lt
 800ccb0:	425b      	neglt	r3, r3
 800ccb2:	f042 0202 	orrlt.w	r2, r2, #2
 800ccb6:	9307      	strge	r3, [sp, #28]
 800ccb8:	9307      	strlt	r3, [sp, #28]
 800ccba:	bfb8      	it	lt
 800ccbc:	9204      	strlt	r2, [sp, #16]
 800ccbe:	7823      	ldrb	r3, [r4, #0]
 800ccc0:	2b2e      	cmp	r3, #46	@ 0x2e
 800ccc2:	d10a      	bne.n	800ccda <_vfiprintf_r+0x156>
 800ccc4:	7863      	ldrb	r3, [r4, #1]
 800ccc6:	2b2a      	cmp	r3, #42	@ 0x2a
 800ccc8:	d132      	bne.n	800cd30 <_vfiprintf_r+0x1ac>
 800ccca:	9b03      	ldr	r3, [sp, #12]
 800cccc:	1d1a      	adds	r2, r3, #4
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	9203      	str	r2, [sp, #12]
 800ccd2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ccd6:	3402      	adds	r4, #2
 800ccd8:	9305      	str	r3, [sp, #20]
 800ccda:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cdb0 <_vfiprintf_r+0x22c>
 800ccde:	7821      	ldrb	r1, [r4, #0]
 800cce0:	2203      	movs	r2, #3
 800cce2:	4650      	mov	r0, sl
 800cce4:	f7f3 fafc 	bl	80002e0 <memchr>
 800cce8:	b138      	cbz	r0, 800ccfa <_vfiprintf_r+0x176>
 800ccea:	9b04      	ldr	r3, [sp, #16]
 800ccec:	eba0 000a 	sub.w	r0, r0, sl
 800ccf0:	2240      	movs	r2, #64	@ 0x40
 800ccf2:	4082      	lsls	r2, r0
 800ccf4:	4313      	orrs	r3, r2
 800ccf6:	3401      	adds	r4, #1
 800ccf8:	9304      	str	r3, [sp, #16]
 800ccfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ccfe:	4829      	ldr	r0, [pc, #164]	@ (800cda4 <_vfiprintf_r+0x220>)
 800cd00:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cd04:	2206      	movs	r2, #6
 800cd06:	f7f3 faeb 	bl	80002e0 <memchr>
 800cd0a:	2800      	cmp	r0, #0
 800cd0c:	d03f      	beq.n	800cd8e <_vfiprintf_r+0x20a>
 800cd0e:	4b26      	ldr	r3, [pc, #152]	@ (800cda8 <_vfiprintf_r+0x224>)
 800cd10:	bb1b      	cbnz	r3, 800cd5a <_vfiprintf_r+0x1d6>
 800cd12:	9b03      	ldr	r3, [sp, #12]
 800cd14:	3307      	adds	r3, #7
 800cd16:	f023 0307 	bic.w	r3, r3, #7
 800cd1a:	3308      	adds	r3, #8
 800cd1c:	9303      	str	r3, [sp, #12]
 800cd1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd20:	443b      	add	r3, r7
 800cd22:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd24:	e76a      	b.n	800cbfc <_vfiprintf_r+0x78>
 800cd26:	fb0c 3202 	mla	r2, ip, r2, r3
 800cd2a:	460c      	mov	r4, r1
 800cd2c:	2001      	movs	r0, #1
 800cd2e:	e7a8      	b.n	800cc82 <_vfiprintf_r+0xfe>
 800cd30:	2300      	movs	r3, #0
 800cd32:	3401      	adds	r4, #1
 800cd34:	9305      	str	r3, [sp, #20]
 800cd36:	4619      	mov	r1, r3
 800cd38:	f04f 0c0a 	mov.w	ip, #10
 800cd3c:	4620      	mov	r0, r4
 800cd3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cd42:	3a30      	subs	r2, #48	@ 0x30
 800cd44:	2a09      	cmp	r2, #9
 800cd46:	d903      	bls.n	800cd50 <_vfiprintf_r+0x1cc>
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d0c6      	beq.n	800ccda <_vfiprintf_r+0x156>
 800cd4c:	9105      	str	r1, [sp, #20]
 800cd4e:	e7c4      	b.n	800ccda <_vfiprintf_r+0x156>
 800cd50:	fb0c 2101 	mla	r1, ip, r1, r2
 800cd54:	4604      	mov	r4, r0
 800cd56:	2301      	movs	r3, #1
 800cd58:	e7f0      	b.n	800cd3c <_vfiprintf_r+0x1b8>
 800cd5a:	ab03      	add	r3, sp, #12
 800cd5c:	9300      	str	r3, [sp, #0]
 800cd5e:	462a      	mov	r2, r5
 800cd60:	4b12      	ldr	r3, [pc, #72]	@ (800cdac <_vfiprintf_r+0x228>)
 800cd62:	a904      	add	r1, sp, #16
 800cd64:	4630      	mov	r0, r6
 800cd66:	f7fd fc57 	bl	800a618 <_printf_float>
 800cd6a:	4607      	mov	r7, r0
 800cd6c:	1c78      	adds	r0, r7, #1
 800cd6e:	d1d6      	bne.n	800cd1e <_vfiprintf_r+0x19a>
 800cd70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd72:	07d9      	lsls	r1, r3, #31
 800cd74:	d405      	bmi.n	800cd82 <_vfiprintf_r+0x1fe>
 800cd76:	89ab      	ldrh	r3, [r5, #12]
 800cd78:	059a      	lsls	r2, r3, #22
 800cd7a:	d402      	bmi.n	800cd82 <_vfiprintf_r+0x1fe>
 800cd7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd7e:	f7fe f997 	bl	800b0b0 <__retarget_lock_release_recursive>
 800cd82:	89ab      	ldrh	r3, [r5, #12]
 800cd84:	065b      	lsls	r3, r3, #25
 800cd86:	f53f af1f 	bmi.w	800cbc8 <_vfiprintf_r+0x44>
 800cd8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cd8c:	e71e      	b.n	800cbcc <_vfiprintf_r+0x48>
 800cd8e:	ab03      	add	r3, sp, #12
 800cd90:	9300      	str	r3, [sp, #0]
 800cd92:	462a      	mov	r2, r5
 800cd94:	4b05      	ldr	r3, [pc, #20]	@ (800cdac <_vfiprintf_r+0x228>)
 800cd96:	a904      	add	r1, sp, #16
 800cd98:	4630      	mov	r0, r6
 800cd9a:	f7fd fec5 	bl	800ab28 <_printf_i>
 800cd9e:	e7e4      	b.n	800cd6a <_vfiprintf_r+0x1e6>
 800cda0:	0800d2b2 	.word	0x0800d2b2
 800cda4:	0800d2bc 	.word	0x0800d2bc
 800cda8:	0800a619 	.word	0x0800a619
 800cdac:	0800cb61 	.word	0x0800cb61
 800cdb0:	0800d2b8 	.word	0x0800d2b8

0800cdb4 <__swbuf_r>:
 800cdb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdb6:	460e      	mov	r6, r1
 800cdb8:	4614      	mov	r4, r2
 800cdba:	4605      	mov	r5, r0
 800cdbc:	b118      	cbz	r0, 800cdc6 <__swbuf_r+0x12>
 800cdbe:	6a03      	ldr	r3, [r0, #32]
 800cdc0:	b90b      	cbnz	r3, 800cdc6 <__swbuf_r+0x12>
 800cdc2:	f7fe f85b 	bl	800ae7c <__sinit>
 800cdc6:	69a3      	ldr	r3, [r4, #24]
 800cdc8:	60a3      	str	r3, [r4, #8]
 800cdca:	89a3      	ldrh	r3, [r4, #12]
 800cdcc:	071a      	lsls	r2, r3, #28
 800cdce:	d501      	bpl.n	800cdd4 <__swbuf_r+0x20>
 800cdd0:	6923      	ldr	r3, [r4, #16]
 800cdd2:	b943      	cbnz	r3, 800cde6 <__swbuf_r+0x32>
 800cdd4:	4621      	mov	r1, r4
 800cdd6:	4628      	mov	r0, r5
 800cdd8:	f000 f82a 	bl	800ce30 <__swsetup_r>
 800cddc:	b118      	cbz	r0, 800cde6 <__swbuf_r+0x32>
 800cdde:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800cde2:	4638      	mov	r0, r7
 800cde4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cde6:	6823      	ldr	r3, [r4, #0]
 800cde8:	6922      	ldr	r2, [r4, #16]
 800cdea:	1a98      	subs	r0, r3, r2
 800cdec:	6963      	ldr	r3, [r4, #20]
 800cdee:	b2f6      	uxtb	r6, r6
 800cdf0:	4283      	cmp	r3, r0
 800cdf2:	4637      	mov	r7, r6
 800cdf4:	dc05      	bgt.n	800ce02 <__swbuf_r+0x4e>
 800cdf6:	4621      	mov	r1, r4
 800cdf8:	4628      	mov	r0, r5
 800cdfa:	f7ff fd99 	bl	800c930 <_fflush_r>
 800cdfe:	2800      	cmp	r0, #0
 800ce00:	d1ed      	bne.n	800cdde <__swbuf_r+0x2a>
 800ce02:	68a3      	ldr	r3, [r4, #8]
 800ce04:	3b01      	subs	r3, #1
 800ce06:	60a3      	str	r3, [r4, #8]
 800ce08:	6823      	ldr	r3, [r4, #0]
 800ce0a:	1c5a      	adds	r2, r3, #1
 800ce0c:	6022      	str	r2, [r4, #0]
 800ce0e:	701e      	strb	r6, [r3, #0]
 800ce10:	6962      	ldr	r2, [r4, #20]
 800ce12:	1c43      	adds	r3, r0, #1
 800ce14:	429a      	cmp	r2, r3
 800ce16:	d004      	beq.n	800ce22 <__swbuf_r+0x6e>
 800ce18:	89a3      	ldrh	r3, [r4, #12]
 800ce1a:	07db      	lsls	r3, r3, #31
 800ce1c:	d5e1      	bpl.n	800cde2 <__swbuf_r+0x2e>
 800ce1e:	2e0a      	cmp	r6, #10
 800ce20:	d1df      	bne.n	800cde2 <__swbuf_r+0x2e>
 800ce22:	4621      	mov	r1, r4
 800ce24:	4628      	mov	r0, r5
 800ce26:	f7ff fd83 	bl	800c930 <_fflush_r>
 800ce2a:	2800      	cmp	r0, #0
 800ce2c:	d0d9      	beq.n	800cde2 <__swbuf_r+0x2e>
 800ce2e:	e7d6      	b.n	800cdde <__swbuf_r+0x2a>

0800ce30 <__swsetup_r>:
 800ce30:	b538      	push	{r3, r4, r5, lr}
 800ce32:	4b29      	ldr	r3, [pc, #164]	@ (800ced8 <__swsetup_r+0xa8>)
 800ce34:	4605      	mov	r5, r0
 800ce36:	6818      	ldr	r0, [r3, #0]
 800ce38:	460c      	mov	r4, r1
 800ce3a:	b118      	cbz	r0, 800ce44 <__swsetup_r+0x14>
 800ce3c:	6a03      	ldr	r3, [r0, #32]
 800ce3e:	b90b      	cbnz	r3, 800ce44 <__swsetup_r+0x14>
 800ce40:	f7fe f81c 	bl	800ae7c <__sinit>
 800ce44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce48:	0719      	lsls	r1, r3, #28
 800ce4a:	d422      	bmi.n	800ce92 <__swsetup_r+0x62>
 800ce4c:	06da      	lsls	r2, r3, #27
 800ce4e:	d407      	bmi.n	800ce60 <__swsetup_r+0x30>
 800ce50:	2209      	movs	r2, #9
 800ce52:	602a      	str	r2, [r5, #0]
 800ce54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce58:	81a3      	strh	r3, [r4, #12]
 800ce5a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ce5e:	e033      	b.n	800cec8 <__swsetup_r+0x98>
 800ce60:	0758      	lsls	r0, r3, #29
 800ce62:	d512      	bpl.n	800ce8a <__swsetup_r+0x5a>
 800ce64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ce66:	b141      	cbz	r1, 800ce7a <__swsetup_r+0x4a>
 800ce68:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ce6c:	4299      	cmp	r1, r3
 800ce6e:	d002      	beq.n	800ce76 <__swsetup_r+0x46>
 800ce70:	4628      	mov	r0, r5
 800ce72:	f7fe ff07 	bl	800bc84 <_free_r>
 800ce76:	2300      	movs	r3, #0
 800ce78:	6363      	str	r3, [r4, #52]	@ 0x34
 800ce7a:	89a3      	ldrh	r3, [r4, #12]
 800ce7c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ce80:	81a3      	strh	r3, [r4, #12]
 800ce82:	2300      	movs	r3, #0
 800ce84:	6063      	str	r3, [r4, #4]
 800ce86:	6923      	ldr	r3, [r4, #16]
 800ce88:	6023      	str	r3, [r4, #0]
 800ce8a:	89a3      	ldrh	r3, [r4, #12]
 800ce8c:	f043 0308 	orr.w	r3, r3, #8
 800ce90:	81a3      	strh	r3, [r4, #12]
 800ce92:	6923      	ldr	r3, [r4, #16]
 800ce94:	b94b      	cbnz	r3, 800ceaa <__swsetup_r+0x7a>
 800ce96:	89a3      	ldrh	r3, [r4, #12]
 800ce98:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ce9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cea0:	d003      	beq.n	800ceaa <__swsetup_r+0x7a>
 800cea2:	4621      	mov	r1, r4
 800cea4:	4628      	mov	r0, r5
 800cea6:	f000 f883 	bl	800cfb0 <__smakebuf_r>
 800ceaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ceae:	f013 0201 	ands.w	r2, r3, #1
 800ceb2:	d00a      	beq.n	800ceca <__swsetup_r+0x9a>
 800ceb4:	2200      	movs	r2, #0
 800ceb6:	60a2      	str	r2, [r4, #8]
 800ceb8:	6962      	ldr	r2, [r4, #20]
 800ceba:	4252      	negs	r2, r2
 800cebc:	61a2      	str	r2, [r4, #24]
 800cebe:	6922      	ldr	r2, [r4, #16]
 800cec0:	b942      	cbnz	r2, 800ced4 <__swsetup_r+0xa4>
 800cec2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cec6:	d1c5      	bne.n	800ce54 <__swsetup_r+0x24>
 800cec8:	bd38      	pop	{r3, r4, r5, pc}
 800ceca:	0799      	lsls	r1, r3, #30
 800cecc:	bf58      	it	pl
 800cece:	6962      	ldrpl	r2, [r4, #20]
 800ced0:	60a2      	str	r2, [r4, #8]
 800ced2:	e7f4      	b.n	800cebe <__swsetup_r+0x8e>
 800ced4:	2000      	movs	r0, #0
 800ced6:	e7f7      	b.n	800cec8 <__swsetup_r+0x98>
 800ced8:	24000110 	.word	0x24000110

0800cedc <_raise_r>:
 800cedc:	291f      	cmp	r1, #31
 800cede:	b538      	push	{r3, r4, r5, lr}
 800cee0:	4605      	mov	r5, r0
 800cee2:	460c      	mov	r4, r1
 800cee4:	d904      	bls.n	800cef0 <_raise_r+0x14>
 800cee6:	2316      	movs	r3, #22
 800cee8:	6003      	str	r3, [r0, #0]
 800ceea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ceee:	bd38      	pop	{r3, r4, r5, pc}
 800cef0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cef2:	b112      	cbz	r2, 800cefa <_raise_r+0x1e>
 800cef4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cef8:	b94b      	cbnz	r3, 800cf0e <_raise_r+0x32>
 800cefa:	4628      	mov	r0, r5
 800cefc:	f000 f830 	bl	800cf60 <_getpid_r>
 800cf00:	4622      	mov	r2, r4
 800cf02:	4601      	mov	r1, r0
 800cf04:	4628      	mov	r0, r5
 800cf06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf0a:	f000 b817 	b.w	800cf3c <_kill_r>
 800cf0e:	2b01      	cmp	r3, #1
 800cf10:	d00a      	beq.n	800cf28 <_raise_r+0x4c>
 800cf12:	1c59      	adds	r1, r3, #1
 800cf14:	d103      	bne.n	800cf1e <_raise_r+0x42>
 800cf16:	2316      	movs	r3, #22
 800cf18:	6003      	str	r3, [r0, #0]
 800cf1a:	2001      	movs	r0, #1
 800cf1c:	e7e7      	b.n	800ceee <_raise_r+0x12>
 800cf1e:	2100      	movs	r1, #0
 800cf20:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cf24:	4620      	mov	r0, r4
 800cf26:	4798      	blx	r3
 800cf28:	2000      	movs	r0, #0
 800cf2a:	e7e0      	b.n	800ceee <_raise_r+0x12>

0800cf2c <raise>:
 800cf2c:	4b02      	ldr	r3, [pc, #8]	@ (800cf38 <raise+0xc>)
 800cf2e:	4601      	mov	r1, r0
 800cf30:	6818      	ldr	r0, [r3, #0]
 800cf32:	f7ff bfd3 	b.w	800cedc <_raise_r>
 800cf36:	bf00      	nop
 800cf38:	24000110 	.word	0x24000110

0800cf3c <_kill_r>:
 800cf3c:	b538      	push	{r3, r4, r5, lr}
 800cf3e:	4d07      	ldr	r5, [pc, #28]	@ (800cf5c <_kill_r+0x20>)
 800cf40:	2300      	movs	r3, #0
 800cf42:	4604      	mov	r4, r0
 800cf44:	4608      	mov	r0, r1
 800cf46:	4611      	mov	r1, r2
 800cf48:	602b      	str	r3, [r5, #0]
 800cf4a:	f7f3 fe97 	bl	8000c7c <_kill>
 800cf4e:	1c43      	adds	r3, r0, #1
 800cf50:	d102      	bne.n	800cf58 <_kill_r+0x1c>
 800cf52:	682b      	ldr	r3, [r5, #0]
 800cf54:	b103      	cbz	r3, 800cf58 <_kill_r+0x1c>
 800cf56:	6023      	str	r3, [r4, #0]
 800cf58:	bd38      	pop	{r3, r4, r5, pc}
 800cf5a:	bf00      	nop
 800cf5c:	24002158 	.word	0x24002158

0800cf60 <_getpid_r>:
 800cf60:	f7f3 be84 	b.w	8000c6c <_getpid>

0800cf64 <__swhatbuf_r>:
 800cf64:	b570      	push	{r4, r5, r6, lr}
 800cf66:	460c      	mov	r4, r1
 800cf68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf6c:	2900      	cmp	r1, #0
 800cf6e:	b096      	sub	sp, #88	@ 0x58
 800cf70:	4615      	mov	r5, r2
 800cf72:	461e      	mov	r6, r3
 800cf74:	da0d      	bge.n	800cf92 <__swhatbuf_r+0x2e>
 800cf76:	89a3      	ldrh	r3, [r4, #12]
 800cf78:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cf7c:	f04f 0100 	mov.w	r1, #0
 800cf80:	bf14      	ite	ne
 800cf82:	2340      	movne	r3, #64	@ 0x40
 800cf84:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cf88:	2000      	movs	r0, #0
 800cf8a:	6031      	str	r1, [r6, #0]
 800cf8c:	602b      	str	r3, [r5, #0]
 800cf8e:	b016      	add	sp, #88	@ 0x58
 800cf90:	bd70      	pop	{r4, r5, r6, pc}
 800cf92:	466a      	mov	r2, sp
 800cf94:	f000 f848 	bl	800d028 <_fstat_r>
 800cf98:	2800      	cmp	r0, #0
 800cf9a:	dbec      	blt.n	800cf76 <__swhatbuf_r+0x12>
 800cf9c:	9901      	ldr	r1, [sp, #4]
 800cf9e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cfa2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cfa6:	4259      	negs	r1, r3
 800cfa8:	4159      	adcs	r1, r3
 800cfaa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cfae:	e7eb      	b.n	800cf88 <__swhatbuf_r+0x24>

0800cfb0 <__smakebuf_r>:
 800cfb0:	898b      	ldrh	r3, [r1, #12]
 800cfb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cfb4:	079d      	lsls	r5, r3, #30
 800cfb6:	4606      	mov	r6, r0
 800cfb8:	460c      	mov	r4, r1
 800cfba:	d507      	bpl.n	800cfcc <__smakebuf_r+0x1c>
 800cfbc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cfc0:	6023      	str	r3, [r4, #0]
 800cfc2:	6123      	str	r3, [r4, #16]
 800cfc4:	2301      	movs	r3, #1
 800cfc6:	6163      	str	r3, [r4, #20]
 800cfc8:	b003      	add	sp, #12
 800cfca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cfcc:	ab01      	add	r3, sp, #4
 800cfce:	466a      	mov	r2, sp
 800cfd0:	f7ff ffc8 	bl	800cf64 <__swhatbuf_r>
 800cfd4:	9f00      	ldr	r7, [sp, #0]
 800cfd6:	4605      	mov	r5, r0
 800cfd8:	4639      	mov	r1, r7
 800cfda:	4630      	mov	r0, r6
 800cfdc:	f7fe fec6 	bl	800bd6c <_malloc_r>
 800cfe0:	b948      	cbnz	r0, 800cff6 <__smakebuf_r+0x46>
 800cfe2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfe6:	059a      	lsls	r2, r3, #22
 800cfe8:	d4ee      	bmi.n	800cfc8 <__smakebuf_r+0x18>
 800cfea:	f023 0303 	bic.w	r3, r3, #3
 800cfee:	f043 0302 	orr.w	r3, r3, #2
 800cff2:	81a3      	strh	r3, [r4, #12]
 800cff4:	e7e2      	b.n	800cfbc <__smakebuf_r+0xc>
 800cff6:	89a3      	ldrh	r3, [r4, #12]
 800cff8:	6020      	str	r0, [r4, #0]
 800cffa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cffe:	81a3      	strh	r3, [r4, #12]
 800d000:	9b01      	ldr	r3, [sp, #4]
 800d002:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d006:	b15b      	cbz	r3, 800d020 <__smakebuf_r+0x70>
 800d008:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d00c:	4630      	mov	r0, r6
 800d00e:	f000 f81d 	bl	800d04c <_isatty_r>
 800d012:	b128      	cbz	r0, 800d020 <__smakebuf_r+0x70>
 800d014:	89a3      	ldrh	r3, [r4, #12]
 800d016:	f023 0303 	bic.w	r3, r3, #3
 800d01a:	f043 0301 	orr.w	r3, r3, #1
 800d01e:	81a3      	strh	r3, [r4, #12]
 800d020:	89a3      	ldrh	r3, [r4, #12]
 800d022:	431d      	orrs	r5, r3
 800d024:	81a5      	strh	r5, [r4, #12]
 800d026:	e7cf      	b.n	800cfc8 <__smakebuf_r+0x18>

0800d028 <_fstat_r>:
 800d028:	b538      	push	{r3, r4, r5, lr}
 800d02a:	4d07      	ldr	r5, [pc, #28]	@ (800d048 <_fstat_r+0x20>)
 800d02c:	2300      	movs	r3, #0
 800d02e:	4604      	mov	r4, r0
 800d030:	4608      	mov	r0, r1
 800d032:	4611      	mov	r1, r2
 800d034:	602b      	str	r3, [r5, #0]
 800d036:	f7f3 fe81 	bl	8000d3c <_fstat>
 800d03a:	1c43      	adds	r3, r0, #1
 800d03c:	d102      	bne.n	800d044 <_fstat_r+0x1c>
 800d03e:	682b      	ldr	r3, [r5, #0]
 800d040:	b103      	cbz	r3, 800d044 <_fstat_r+0x1c>
 800d042:	6023      	str	r3, [r4, #0]
 800d044:	bd38      	pop	{r3, r4, r5, pc}
 800d046:	bf00      	nop
 800d048:	24002158 	.word	0x24002158

0800d04c <_isatty_r>:
 800d04c:	b538      	push	{r3, r4, r5, lr}
 800d04e:	4d06      	ldr	r5, [pc, #24]	@ (800d068 <_isatty_r+0x1c>)
 800d050:	2300      	movs	r3, #0
 800d052:	4604      	mov	r4, r0
 800d054:	4608      	mov	r0, r1
 800d056:	602b      	str	r3, [r5, #0]
 800d058:	f7f3 fe80 	bl	8000d5c <_isatty>
 800d05c:	1c43      	adds	r3, r0, #1
 800d05e:	d102      	bne.n	800d066 <_isatty_r+0x1a>
 800d060:	682b      	ldr	r3, [r5, #0]
 800d062:	b103      	cbz	r3, 800d066 <_isatty_r+0x1a>
 800d064:	6023      	str	r3, [r4, #0]
 800d066:	bd38      	pop	{r3, r4, r5, pc}
 800d068:	24002158 	.word	0x24002158

0800d06c <_init>:
 800d06c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d06e:	bf00      	nop
 800d070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d072:	bc08      	pop	{r3}
 800d074:	469e      	mov	lr, r3
 800d076:	4770      	bx	lr

0800d078 <_fini>:
 800d078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d07a:	bf00      	nop
 800d07c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d07e:	bc08      	pop	{r3}
 800d080:	469e      	mov	lr, r3
 800d082:	4770      	bx	lr
