{
  "module_name": "Kconfig",
  "hash_id": "bcbccba21765bb863c66284baaa992ed97f5a53124be1f35518b3c93aa2115d5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/soc/qcom/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0-only\n#\n# QCOM Soc drivers\n#\nmenu \"Qualcomm SoC drivers\"\n\nconfig QCOM_AOSS_QMP\n\ttristate \"Qualcomm AOSS Driver\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tdepends on MAILBOX\n\tdepends on COMMON_CLK && PM\n\tselect PM_GENERIC_DOMAINS\n\thelp\n\t  This driver provides the means of communicating with and controlling\n\t  the low-power state for resources related to the remoteproc\n\t  subsystems as well as controlling the debug clocks exposed by the Always On\n\t  Subsystem (AOSS) using Qualcomm Messaging Protocol (QMP).\n\nconfig QCOM_COMMAND_DB\n\ttristate \"Qualcomm Command DB\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tdepends on OF_RESERVED_MEM\n\thelp\n\t  Command DB queries shared memory by key string for shared system\n\t  resources. Platform drivers that require to set state of a shared\n\t  resource on a RPM-hardened platform must use this database to get\n\t  SoC specific identifier and information for the shared resources.\n\nconfig QCOM_CPR\n\ttristate \"QCOM Core Power Reduction (CPR) support\"\n\tdepends on ARCH_QCOM && HAS_IOMEM\n\tselect PM_OPP\n\tselect REGMAP\n\thelp\n\t  Say Y here to enable support for the CPR hardware found on Qualcomm\n\t  SoCs like QCS404.\n\n\t  This driver populates CPU OPPs tables and makes adjustments to the\n\t  tables based on feedback from the CPR hardware. If you want to do\n\t  CPUfrequency scaling say Y here.\n\n\t  To compile this driver as a module, choose M here: the module will\n\t  be called qcom-cpr\n\nconfig QCOM_GENI_SE\n\ttristate \"QCOM GENI Serial Engine Driver\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\thelp\n\t  This driver is used to manage Generic Interface (GENI) firmware based\n\t  Qualcomm Technologies, Inc. Universal Peripheral (QUP) Wrapper. This\n\t  driver is also used to manage the common aspects of multiple Serial\n\t  Engines present in the QUP.\n\nconfig QCOM_GSBI\n\ttristate \"QCOM General Serial Bus Interface\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tselect MFD_SYSCON\n\thelp\n\t  Say y here to enable GSBI support.  The GSBI provides control\n\t  functions for connecting the underlying serial UART, SPI, and I2C\n\t  devices to the output pins.\n\nconfig QCOM_LLCC\n\ttristate \"Qualcomm Technologies, Inc. LLCC driver\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tselect REGMAP_MMIO\n\thelp\n\t  Qualcomm Technologies, Inc. platform specific\n\t  Last Level Cache Controller(LLCC) driver for platforms such as,\n\t  SDM845. This provides interfaces to clients that use the LLCC.\n\t  Say yes here to enable LLCC slice driver.\n\nconfig QCOM_KRYO_L2_ACCESSORS\n\tbool\n\tdepends on (ARCH_QCOM || COMPILE_TEST) && ARM64\n\nconfig QCOM_MDT_LOADER\n\ttristate\n\tselect QCOM_SCM\n\nconfig QCOM_OCMEM\n\ttristate \"Qualcomm On Chip Memory (OCMEM) driver\"\n\tdepends on ARCH_QCOM\n\tselect QCOM_SCM\n\thelp\n\t  The On Chip Memory (OCMEM) allocator allows various clients to\n\t  allocate memory from OCMEM based on performance, latency and power\n\t  requirements. This is typically used by the GPU, camera/video, and\n\t  audio components on some Snapdragon SoCs.\n\nconfig QCOM_PDR_HELPERS\n\ttristate\n\tselect QCOM_QMI_HELPERS\n\tdepends on NET\n\nconfig QCOM_PMIC_GLINK\n\ttristate \"Qualcomm PMIC GLINK driver\"\n\tdepends on RPMSG\n\tdepends on TYPEC\n\tdepends on DRM\n\tdepends on NET\n\tdepends on OF\n\tselect AUXILIARY_BUS\n\tselect QCOM_PDR_HELPERS\n\thelp\n\t  The Qualcomm PMIC GLINK driver provides access, over GLINK, to the\n\t  USB and battery firmware running on one of the coprocessors in\n\t  several modern Qualcomm platforms.\n\n\t  Say yes here to support USB-C and battery status on modern Qualcomm\n\t  platforms.\n\nconfig QCOM_QMI_HELPERS\n\ttristate\n\tdepends on NET\n\nconfig QCOM_RAMP_CTRL\n\ttristate \"Qualcomm Ramp Controller driver\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\thelp\n\t  The Ramp Controller is used to program the sequence ID for pulse\n\t  swallowing, enable sequence and link sequence IDs for the CPU\n\t  cores on some Qualcomm SoCs.\n\t  Say y here to enable support for the ramp controller.\n\nconfig QCOM_RMTFS_MEM\n\ttristate \"Qualcomm Remote Filesystem memory driver\"\n\tdepends on ARCH_QCOM\n\tselect QCOM_SCM\n\thelp\n\t  The Qualcomm remote filesystem memory driver is used for allocating\n\t  and exposing regions of shared memory with remote processors for the\n\t  purpose of exchanging sector-data between the remote filesystem\n\t  service and its clients.\n\n\t  Say y here if you intend to boot the modem remoteproc.\n\nconfig QCOM_RPM_MASTER_STATS\n\ttristate \"Qualcomm RPM Master stats\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\thelp\n\t  The RPM Master sleep stats driver provides detailed per-subsystem\n\t  sleep/wake data, read from the RPM message RAM. It can be used to\n\t  assess whether all the low-power modes available are entered as\n\t  expected or to check which part of the SoC prevents it from sleeping.\n\n\t  Say y here if you intend to debug or monitor platform sleep.\n\nconfig QCOM_RPMH\n\ttristate \"Qualcomm RPM-Hardened (RPMH) Communication\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tdepends on (QCOM_COMMAND_DB || !QCOM_COMMAND_DB)\n\thelp\n\t  Support for communication with the hardened-RPM blocks in\n\t  Qualcomm Technologies Inc (QTI) SoCs. RPMH communication uses an\n\t  internal bus to transmit state requests for shared resources. A set\n\t  of hardware components aggregate requests for these resources and\n\t  help apply the aggregated state on the resource.\n\nconfig QCOM_RPMHPD\n\ttristate \"Qualcomm RPMh Power domain driver\"\n\tdepends on QCOM_RPMH && QCOM_COMMAND_DB\n\thelp\n\t  QCOM RPMh Power domain driver to support power-domains with\n\t  performance states. The driver communicates a performance state\n\t  value to RPMh which then translates it into corresponding voltage\n\t  for the voltage rail.\n\nconfig QCOM_RPMPD\n\ttristate \"Qualcomm RPM Power domain driver\"\n\tdepends on PM && OF\n\tdepends on QCOM_SMD_RPM\n\tselect PM_GENERIC_DOMAINS\n\tselect PM_GENERIC_DOMAINS_OF\n\thelp\n\t  QCOM RPM Power domain driver to support power-domains with\n\t  performance states. The driver communicates a performance state\n\t  value to RPM which then translates it into corresponding voltage\n\t  for the voltage rail.\n\nconfig QCOM_SMEM\n\ttristate \"Qualcomm Shared Memory Manager (SMEM)\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tdepends on HWSPINLOCK\n\thelp\n\t  Say y here to enable support for the Qualcomm Shared Memory Manager.\n\t  The driver provides an interface to items in a heap shared among all\n\t  processors in a Qualcomm platform.\n\nconfig QCOM_SMD_RPM\n\ttristate \"Qualcomm Resource Power Manager (RPM) over SMD\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tdepends on RPMSG\n\tdepends on RPMSG_QCOM_SMD || RPMSG_QCOM_SMD=n\n\thelp\n\t  If you say yes to this option, support will be included for the\n\t  Resource Power Manager system found in the Qualcomm 8974 based\n\t  devices.\n\n\t  This is required to access many regulators, clocks and bus\n\t  frequencies controlled by the RPM on these devices.\n\n\t  Say M here if you want to include support for the Qualcomm RPM as a\n\t  module. This will build a module called \"qcom-smd-rpm\".\n\nconfig QCOM_SMEM_STATE\n\tbool\n\nconfig QCOM_SMP2P\n\ttristate \"Qualcomm Shared Memory Point to Point support\"\n\tdepends on MAILBOX\n\tdepends on QCOM_SMEM\n\tselect QCOM_SMEM_STATE\n\tselect IRQ_DOMAIN\n\thelp\n\t  Say yes here to support the Qualcomm Shared Memory Point to Point\n\t  protocol.\n\nconfig QCOM_SMSM\n\ttristate \"Qualcomm Shared Memory State Machine\"\n\tdepends on QCOM_SMEM\n\tselect QCOM_SMEM_STATE\n\tselect IRQ_DOMAIN\n\thelp\n\t  Say yes here to support the Qualcomm Shared Memory State Machine.\n\t  The state machine is represented by bits in shared memory.\n\nconfig QCOM_SOCINFO\n\ttristate \"Qualcomm socinfo driver\"\n\tdepends on QCOM_SMEM\n\tselect SOC_BUS\n\thelp\n\t Say yes here to support the Qualcomm socinfo driver, providing\n\t information about the SoC to user space.\n\nconfig QCOM_SPM\n\ttristate \"Qualcomm Subsystem Power Manager (SPM)\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tselect QCOM_SCM\n\thelp\n\t  Enable the support for the Qualcomm Subsystem Power Manager, used\n\t  to manage cores, L2 low power modes and to configure the internal\n\t  Adaptive Voltage Scaler parameters, where supported.\n\nconfig QCOM_STATS\n\ttristate \"Qualcomm Technologies, Inc. (QTI) Sleep stats driver\"\n\tdepends on (ARCH_QCOM && DEBUG_FS) || COMPILE_TEST\n\tdepends on QCOM_SMEM\n\thelp\n\t  Qualcomm Technologies, Inc. (QTI) Sleep stats driver to read\n\t  the shared memory exported by the remote processor related to\n\t  various SoC level low power modes statistics and export to debugfs\n\t  interface.\n\nconfig QCOM_WCNSS_CTRL\n\ttristate \"Qualcomm WCNSS control driver\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tdepends on RPMSG\n\thelp\n\t  Client driver for the WCNSS_CTRL SMD channel, used to download nv\n\t  firmware to a newly booted WCNSS chip.\n\nconfig QCOM_APR\n\ttristate \"Qualcomm APR/GPR Bus (Asynchronous/Generic Packet Router)\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tdepends on RPMSG\n\tdepends on NET\n\tselect QCOM_PDR_HELPERS\n\thelp\n\t  Enable APR IPC protocol support between\n\t  application processor and QDSP6. APR is\n\t  used by audio driver to configure QDSP6\n\t  ASM, ADM and AFE modules.\n\nconfig QCOM_ICC_BWMON\n\ttristate \"QCOM Interconnect Bandwidth Monitor driver\"\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tselect PM_OPP\n\tselect REGMAP_MMIO\n\thelp\n\t  Sets up driver monitoring bandwidth on various interconnects and\n\t  based on that voting for interconnect bandwidth, adjusting their\n\t  speed to current demand.\n\t  Current implementation brings support for BWMON v4, used for example\n\t  on SDM845 to measure bandwidth between CPU (gladiator_noc) and Last\n\t  Level Cache (memnoc).  Usage of this BWMON allows to remove some of\n\t  the fixed bandwidth votes from cpufreq (CPU nodes) thus achieve high\n\t  memory throughput even with lower CPU frequencies.\n\nconfig QCOM_INLINE_CRYPTO_ENGINE\n\ttristate\n\tselect QCOM_SCM\n\nendmenu\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}