[
  {
    "package": "tech_cells_generic",
    "independent": false,
    "target": "all(all(*), not(all(fpga, xilinx)))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {},
    "files": [
      "./deps/tech_cells_generic/src/deprecated/cluster_clk_cells.sv",
      "./deps/tech_cells_generic/src/deprecated/pulp_clk_cells.sv",
      "./deps/tech_cells_generic/src/rtl/tc_clk.sv"
    ]
  },
  {
    "package": "tech_cells_generic",
    "independent": false,
    "target": "all(all(*), not(synthesis))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {},
    "files": [
      "./deps/tech_cells_generic/src/deprecated/cluster_pwr_cells.sv",
      "./deps/tech_cells_generic/src/deprecated/generic_memory.sv",
      "./deps/tech_cells_generic/src/deprecated/generic_rom.sv",
      "./deps/tech_cells_generic/src/deprecated/pad_functional.sv",
      "./deps/tech_cells_generic/src/deprecated/pulp_buffer.sv",
      "./deps/tech_cells_generic/src/deprecated/pulp_pwr_cells.sv",
      "./deps/tech_cells_generic/src/tc_pwr.sv"
    ]
  },
  {
    "package": "common_cells",
    "independent": false,
    "target": "all(*)",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {},
    "files": [
      "./deps/common_cells/src/addr_decode.sv",
      "./deps/common_cells/src/cdc_2phase.sv",
      "./deps/common_cells/src/cf_math_pkg.sv",
      "./deps/common_cells/src/clk_div.sv",
      "./deps/common_cells/src/delta_counter.sv",
      "./deps/common_cells/src/edge_propagator_tx.sv",
      "./deps/common_cells/src/exp_backoff.sv",
      "./deps/common_cells/src/fifo_v3.sv",
      "./deps/common_cells/src/graycode.sv",
      "./deps/common_cells/src/lfsr.sv",
      "./deps/common_cells/src/lfsr_16bit.sv",
      "./deps/common_cells/src/lfsr_8bit.sv",
      "./deps/common_cells/src/lzc.sv",
      "./deps/common_cells/src/mv_filter.sv",
      "./deps/common_cells/src/onehot_to_bin.sv",
      "./deps/common_cells/src/plru_tree.sv",
      "./deps/common_cells/src/popcount.sv",
      "./deps/common_cells/src/rr_arb_tree.sv",
      "./deps/common_cells/src/rstgen_bypass.sv",
      "./deps/common_cells/src/serial_deglitch.sv",
      "./deps/common_cells/src/shift_reg.sv",
      "./deps/common_cells/src/spill_register.sv",
      "./deps/common_cells/src/stream_demux.sv",
      "./deps/common_cells/src/stream_filter.sv",
      "./deps/common_cells/src/stream_fork.sv",
      "./deps/common_cells/src/stream_mux.sv",
      "./deps/common_cells/src/sub_per_hash.sv",
      "./deps/common_cells/src/sync.sv",
      "./deps/common_cells/src/sync_wedge.sv",
      "./deps/common_cells/src/unread.sv",
      "./deps/common_cells/src/cb_filter.sv",
      "./deps/common_cells/src/cdc_fifo_2phase.sv",
      "./deps/common_cells/src/cdc_fifo_gray.sv",
      "./deps/common_cells/src/counter.sv",
      "./deps/common_cells/src/edge_detect.sv",
      "./deps/common_cells/src/id_queue.sv",
      "./deps/common_cells/src/max_counter.sv",
      "./deps/common_cells/src/rstgen.sv",
      "./deps/common_cells/src/stream_delay.sv",
      "./deps/common_cells/src/fall_through_register.sv",
      "./deps/common_cells/src/stream_arbiter_flushable.sv",
      "./deps/common_cells/src/stream_register.sv",
      "./deps/common_cells/src/stream_arbiter.sv"
    ]
  },
  {
    "package": "common_cells",
    "independent": false,
    "target": "all(test, all(*))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {},
    "files": [
      "./deps/common_cells/test/addr_decode_tb.sv",
      "./deps/common_cells/test/cb_filter_tb.sv",
      "./deps/common_cells/test/cdc_2phase_tb.sv",
      "./deps/common_cells/test/cdc_fifo_tb.sv",
      "./deps/common_cells/test/fifo_tb.sv",
      "./deps/common_cells/test/graycode_tb.sv",
      "./deps/common_cells/test/id_queue_tb.sv",
      "./deps/common_cells/test/popcount_tb.sv",
      "./deps/common_cells/test/stream_register_tb.sv",
      "./deps/common_cells/test/sub_per_hash_tb.sv"
    ]
  },
  {
    "package": "common_cells",
    "independent": false,
    "target": "all(*)",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {},
    "files": [
      "./deps/common_cells/src/deprecated/clock_divider_counter.sv",
      "./deps/common_cells/src/deprecated/find_first_one.sv",
      "./deps/common_cells/src/deprecated/generic_LFSR_8bit.sv",
      "./deps/common_cells/src/deprecated/generic_fifo.sv",
      "./deps/common_cells/src/deprecated/prioarbiter.sv",
      "./deps/common_cells/src/deprecated/pulp_sync.sv",
      "./deps/common_cells/src/deprecated/pulp_sync_wedge.sv",
      "./deps/common_cells/src/deprecated/rrarbiter.sv",
      "./deps/common_cells/src/deprecated/clock_divider.sv",
      "./deps/common_cells/src/deprecated/fifo_v2.sv",
      "./deps/common_cells/src/deprecated/fifo_v1.sv",
      "./deps/common_cells/src/edge_propagator.sv",
      "./deps/common_cells/src/edge_propagator_rx.sv"
    ]
  },
  {
    "package": "axi",
    "independent": false,
    "target": "all(*, all(*))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {},
    "files": [
      "./deps/axi/src/axi_pkg.sv",
      "./deps/axi/src/axi_intf.sv",
      "./deps/axi/src/axi_atop_filter.sv",
      "./deps/axi/src/axi_burst_splitter.sv",
      "./deps/axi/src/axi_cdc.sv",
      "./deps/axi/src/axi_cut.sv",
      "./deps/axi/src/axi_delayer.sv",
      "./deps/axi/src/axi_demux.sv",
      "./deps/axi/src/axi_dw_downsizer.sv",
      "./deps/axi/src/axi_dw_upsizer.sv",
      "./deps/axi/src/axi_id_prepend.sv",
      "./deps/axi/src/axi_join.sv",
      "./deps/axi/src/axi_lite_demux.sv",
      "./deps/axi/src/axi_lite_join.sv",
      "./deps/axi/src/axi_lite_mailbox.sv",
      "./deps/axi/src/axi_lite_mux.sv",
      "./deps/axi/src/axi_lite_to_apb.sv",
      "./deps/axi/src/axi_lite_to_axi.sv",
      "./deps/axi/src/axi_modify_address.sv",
      "./deps/axi/src/axi_mux.sv",
      "./deps/axi/src/axi_err_slv.sv",
      "./deps/axi/src/axi_dw_converter.sv",
      "./deps/axi/src/axi_multicut.sv",
      "./deps/axi/src/axi_to_axi_lite.sv",
      "./deps/axi/src/axi_lite_xbar.sv",
      "./deps/axi/src/axi_xbar.sv"
    ]
  },
  {
    "package": "axi",
    "independent": false,
    "target": "all(test, all(*, all(*)))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {},
    "files": [
      "./deps/axi/test/tb_axi_atop_filter.sv",
      "./deps/axi/test/tb_axi_cdc.sv",
      "./deps/axi/test/tb_axi_delayer.sv",
      "./deps/axi/test/tb_axi_dw_downsizer.sv",
      "./deps/axi/test/tb_axi_dw_upsizer.sv",
      "./deps/axi/test/tb_axi_lite_to_apb.sv",
      "./deps/axi/test/tb_axi_lite_to_axi.sv",
      "./deps/axi/test/tb_axi_lite_mailbox.sv",
      "./deps/axi/test/tb_axi_lite_xbar.sv",
      "./deps/axi/test/tb_axi_to_axi_lite.sv",
      "./deps/axi/test/tb_axi_xbar_pkg.sv",
      "./deps/axi/test/tb_axi_xbar.sv"
    ]
  },
  {
    "package": "fpu_div_sqrt_mvp",
    "independent": false,
    "target": "all(*, all(*))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {},
    "files": [
      "./deps/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv",
      "./deps/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv",
      "./deps/fpu_div_sqrt_mvp/hdl/control_mvp.sv",
      "./deps/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv",
      "./deps/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv",
      "./deps/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv",
      "./deps/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv",
      "./deps/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv"
    ]
  },
  {
    "package": "apb_timer",
    "independent": false,
    "target": "all(*, all(*))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {},
    "files": [
      "./deps/apb_timer/src/timer.sv",
      "./deps/apb_timer/src/apb_timer.sv"
    ]
  },
  {
    "package": "apb_uart",
    "independent": false,
    "target": "all(*, all(*))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {},
    "files": [
      "./deps/apb_uart/src/apb_uart.vhd",
      "./deps/apb_uart/src/slib_clock_div.vhd",
      "./deps/apb_uart/src/slib_counter.vhd",
      "./deps/apb_uart/src/slib_edge_detect.vhd",
      "./deps/apb_uart/src/slib_fifo.vhd",
      "./deps/apb_uart/src/slib_input_filter.vhd",
      "./deps/apb_uart/src/slib_input_sync.vhd",
      "./deps/apb_uart/src/slib_mv_filter.vhd",
      "./deps/apb_uart/src/uart_baudgen.vhd",
      "./deps/apb_uart/src/uart_interrupt.vhd",
      "./deps/apb_uart/src/uart_receiver.vhd",
      "./deps/apb_uart/src/uart_transmitter.vhd"
    ]
  },
  {
    "package": "axi_mem_if",
    "independent": false,
    "target": "all(*, all(*))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {},
    "files": [
      "./deps/axi_mem_if/src/axi2mem.sv",
      "./deps/axi_mem_if/src/deprecated/axi_mem_if.sv",
      "./deps/axi_mem_if/src/deprecated/axi_mem_if_var_latency.sv",
      "./deps/axi_mem_if/src/deprecated/axi_mem_if_wrap.sv"
    ]
  },
  {
    "package": "axi_riscv_atomics",
    "independent": false,
    "target": "all(*, all(*))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {},
    "files": [
      "./deps/axi_riscv_atomics/src/axi_res_tbl.sv",
      "./deps/axi_riscv_atomics/src/axi_riscv_amos_alu.sv",
      "./deps/axi_riscv_atomics/src/axi_riscv_amos.sv",
      "./deps/axi_riscv_atomics/src/axi_riscv_lrsc.sv",
      "./deps/axi_riscv_atomics/src/axi_riscv_atomics.sv",
      "./deps/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv",
      "./deps/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv"
    ]
  },
  {
    "package": "FPnew",
    "independent": false,
    "target": "all(*, all(*))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {},
    "files": [
      "./deps/fpu/src/fpnew_pkg.sv",
      "./deps/fpu/src/fpnew_cast_multi.sv",
      "./deps/fpu/src/fpnew_classifier.sv",
      "./deps/fpu/src/fpnew_divsqrt_multi.sv",
      "./deps/fpu/src/fpnew_fma.sv",
      "./deps/fpu/src/fpnew_fma_multi.sv",
      "./deps/fpu/src/fpnew_noncomp.sv",
      "./deps/fpu/src/fpnew_opgroup_block.sv",
      "./deps/fpu/src/fpnew_opgroup_fmt_slice.sv",
      "./deps/fpu/src/fpnew_opgroup_multifmt_slice.sv",
      "./deps/fpu/src/fpnew_rounding.sv",
      "./deps/fpu/src/fpnew_top.sv"
    ]
  },
  {
    "package": "register_interface",
    "independent": false,
    "target": "all(*, all(*))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {},
    "files": [
      "./deps/register_interface/src/reg_intf.sv",
      "./deps/register_interface/src/reg_uniform.sv",
      "./deps/register_interface/src/axi_lite_to_reg.sv",
      "./deps/register_interface/src/apb_to_reg.sv"
    ]
  },
  {
    "package": "register_interface",
    "independent": false,
    "target": "all(test, all(*, all(*)))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {},
    "files": [
      "./deps/register_interface/src/reg_test.sv"
    ]
  },
  {
    "package": "riscv-dbg",
    "independent": false,
    "target": "all(*, all(*))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {},
    "files": [
      "./deps/riscv-dbg/src/dm_pkg.sv",
      "./deps/riscv-dbg/debug_rom/debug_rom.sv",
      "./deps/riscv-dbg/src/dm_csrs.sv",
      "./deps/riscv-dbg/src/dm_mem.sv",
      "./deps/riscv-dbg/src/dm_top.sv",
      "./deps/riscv-dbg/src/dmi_cdc.sv",
      "./deps/riscv-dbg/src/dmi_jtag.sv",
      "./deps/riscv-dbg/src/dmi_jtag_tap.sv",
      "./deps/riscv-dbg/src/dm_sba.sv"
    ]
  },
  {
    "package": "ariane",
    "independent": false,
    "target": "all(*, all(*))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {
      "WT_DCACHE": "1"
    },
    "files": [
      "deps/register_interface/src/reg_intf_pkg.sv",
      "deps/rv_plic/rtl/top_pkg.sv",
      "deps/rv_plic/rtl/plic_regmap.sv",
      "deps/rv_plic/rtl/prim_subreg.sv",
      "deps/rv_plic/rtl/prim_subreg_ext.sv",
      "deps/rv_plic/rtl/rv_plic_gateway.sv",
      "deps/rv_plic/rtl/rv_plic_reg_pkg.sv",
      "deps/rv_plic/rtl/rv_plic_target.sv",
      "deps/rv_plic/rtl/tlul_pkg.sv",
      "deps/rv_plic/rtl/plic_top.sv",
      "deps/rv_plic/rtl/rv_plic_reg_top.sv",
      "deps/rv_plic/rtl/rv_plic.sv",
      "include/riscv_pkg.sv",
      "src/ariane_regfile_ff.sv",
      "include/ariane_pkg.sv",
      "include/std_cache_pkg.sv",
      "include/wt_cache_pkg.sv",
      "src/amo_buffer.sv",
      "src/alu.sv",
      "src/commit_stage.sv",
      "src/compressed_decoder.sv",
      "src/csr_regfile.sv",
      "src/decoder.sv",
      "src/branch_unit.sv",
      "src/controller.sv",
      "src/csr_buffer.sv",
      "src/fpu_wrap.sv",
      "src/frontend/bht.sv",
      "src/frontend/btb.sv",
      "src/frontend/instr_queue.sv",
      "src/frontend/instr_scan.sv",
      "src/frontend/ras.sv",
      "src/instr_realign.sv",
      "src/issue_read_operands.sv",
      "src/load_unit.sv",
      "src/multiplier.sv",
      "src/perf_counters.sv",
      "src/ptw.sv",
      "src/re_name.sv",
      "src/scoreboard.sv",
      "src/serdiv.sv",
      "src/store_buffer.sv",
      "src/tlb.sv",
      "tb/ariane_soc_pkg.sv",
      "include/ariane_axi_pkg.sv",
      "src/cache_subsystem/amo_alu.sv",
      "src/cache_subsystem/cache_ctrl.sv",
      "src/cache_subsystem/tag_cmp.sv",
      "src/cache_subsystem/std_icache.sv",
      "src/cache_subsystem/wt_dcache_ctrl.sv",
      "src/cache_subsystem/wt_dcache_mem.sv",
      "src/cache_subsystem/wt_dcache_missunit.sv",
      "src/cache_subsystem/wt_dcache_wbuffer.sv",
      "src/cache_subsystem/wt_icache.sv",
      "src/cache_subsystem/wt_l15_adapter.sv",
      "src/frontend/frontend.sv",
      "src/id_stage.sv",
      "src/mmu.sv",
      "src/mult.sv",
      "src/store_unit.sv",
      "src/axi_adapter.sv",
      "src/axi_shim.sv",
      "src/cache_subsystem/wt_dcache.sv",
      "src/clint/axi_lite_interface.sv",
      "src/load_store_unit.sv",
      "src/issue_stage.sv",
      "src/cache_subsystem/miss_handler.sv",
      "src/cache_subsystem/wt_axi_adapter.sv",
      "src/clint/clint.sv",
      "src/ex_stage.sv",
      "src/cache_subsystem/std_nbdcache.sv",
      "src/cache_subsystem/wt_cache_subsystem.sv",
      "src/cache_subsystem/std_cache_subsystem.sv",
      "src/ariane.sv",
      "fpga/src/ariane_peripherals_xilinx.sv",
      "deps/fpga-support/rtl/SyncSpRamBeNx64.sv",
      "src/util/sram.sv"
    ]
  },
  {
    "package": "ariane",
    "independent": false,
    "target": "all(test, all(*, all(*)))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {
      "WT_DCACHE": "1"
    },
    "files": [
      "bootrom/bootrom.sv",
      "tb/common/uart.sv",
      "tb/common/SimDTM.sv",
      "tb/common/SimJTAG.sv",
      "tb/common/mock_uart.sv",
      "tb/ariane_testharness.sv",
      "tb/ariane_tb.sv"
    ]
  },
  {
    "package": "ariane",
    "independent": false,
    "target": "all(spike, all(*, all(*)))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {
      "WT_DCACHE": "1"
    },
    "files": [
      "tb/common/spike.sv"
    ]
  },
  {
    "package": "ariane",
    "independent": false,
    "target": "all(all(*, all(*)), not(synthesis))",
    "include_dirs": [
      "./deps/common_cells/include",
      "./deps/axi/include",
      "include/",
      "src/util/"
    ],
    "defines": {
      "WT_DCACHE": "1"
    },
    "files": [
      "include/instr_tracer_pkg.sv",
      "src/util/instr_trace_item.svh",
      "src/util/ex_trace_item.svh",
      "src/util/instr_tracer_if.sv",
      "src/util/instr_tracer.sv"
    ]
  }
]