

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Wed Mar  6 08:59:44 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        modeComputer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.50|     6.705|        0.94|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |   22|  2147483670|   22|  2147483670|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |                              |      Latency     | Iteration|  Initiation Interval  |      Trip      |          |
        |           Loop Name          | min |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +------------------------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |- memcpy.sectionData.ram      |    0|  1073741824|         3|          1|          1| 0 ~ 1073741823 |    yes   |
        |- mainXLoop_mainYLoop         |    0|           0|  10 ~ 13 |          -|          -|               0|    no    |
        | + visitedLoop                |    3|           3|         4|          3|          1|               0|    yes   |
        | + freqXLoop_freqYLoop        |    0|           0|         9|          2|          1|               0|    yes   |
        |- memcpy.ram.sectionData.gep  |    0|  1073741824|         3|          1|          1| 0 ~ 1073741823 |    yes   |
        +------------------------------+-----+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|   1344|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|     12|   1344|   1279|
|Memory           |       32|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    622|
|Register         |        0|      -|   1770|     32|
+-----------------+---------+-------+-------+-------+
|Total            |       34|     13|   3114|   3277|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       28|     16|      8|     18|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |toplevel_AXILiteS_s_axi_U  |toplevel_AXILiteS_s_axi  |        0|      0|  334|  552|
    |toplevel_MAXI_m_axi_U      |toplevel_MAXI_m_axi      |        2|      0|  512|  580|
    |toplevel_mul_32nsdEe_U2    |toplevel_mul_32nsdEe     |        0|      4|  166|   49|
    |toplevel_mul_32s_cud_U1    |toplevel_mul_32s_cud     |        0|      4|  166|   49|
    |toplevel_mul_32s_cud_U3    |toplevel_mul_32s_cud     |        0|      4|  166|   49|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        2|     12| 1344| 1279|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |toplevel_mac_mulaeOg_U4  |toplevel_mac_mulaeOg  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |sectionData_U  |toplevel_sectionDbkb  |       16|  0|   0|  6750|   32|     1|       216000|
    |visited_U      |toplevel_visited      |       16|  0|   0|  6750|   32|     1|       216000|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |       32|  0|   0| 13500|   64|     2|       432000|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_708_p2                        |     +    |      0|  0|  12|          12|           1|
    |indvar_flatten_next1_fu_618_p2     |     +    |      0|  0|  71|          64|           1|
    |indvar_flatten_next_fu_922_p2      |     +    |      0|  0|  71|          64|           1|
    |indvar_next1_fu_1068_p2            |     +    |      0|  0|  37|          30|           1|
    |indvar_next_fu_561_p2              |     +    |      0|  0|  37|          30|           1|
    |r_V_1_fu_688_p2                    |     +    |      0|  0|  19|           2|          14|
    |r_V_3_fu_895_p2                    |     +    |      0|  0|  52|          45|           1|
    |r_V_4_fu_906_p2                    |     +    |      0|  0|  52|          45|           2|
    |r_V_5_fu_997_p2                    |     +    |      0|  0|  19|           1|          14|
    |r_V_6_fu_1008_p2                   |     +    |      0|  0|  19|           2|          14|
    |r_V_fu_677_p2                      |     +    |      0|  0|  19|           1|          14|
    |result_V_fu_1034_p2                |     +    |      0|  0|  12|           1|          12|
    |tmp_17_i_fu_741_p2                 |     +    |      0|  0|  21|          15|           1|
    |tmp_19_i_fu_751_p2                 |     +    |      0|  0|  21|          15|           2|
    |tmp_6_i_fu_881_p2                  |     +    |      0|  0|  12|          12|           1|
    |tmp_i2_fu_964_p2                   |     +    |      0|  0|  39|          32|          32|
    |x_1_fu_941_p2                      |     +    |      0|  0|  39|           1|          32|
    |x_s_fu_637_p2                      |     +    |      0|  0|  39|           1|          32|
    |y_1_fu_847_p2                      |     +    |      0|  0|  39|          32|           1|
    |y_2_fu_959_p2                      |     +    |      0|  0|  39|           1|          32|
    |current_V_1_fu_984_p2              |     -    |      0|  0|  17|          13|          13|
    |current_V_fu_664_p2                |     -    |      0|  0|  17|          13|          13|
    |r_V_2_fu_866_p2                    |     -    |      0|  0|  21|          15|          15|
    |tmp_15_i_fu_730_p2                 |     -    |      0|  0|  21|          15|          15|
    |tmp_fu_528_p2                      |     -    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state42_io                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_tran27to28_state26    |    and   |      0|  0|   2|           1|           1|
    |tmp1_fu_777_p2                     |    and   |      0|  0|   2|           1|           1|
    |tmp2_fu_1040_p2                    |    and   |      0|  0|   2|           1|           1|
    |val_assign_1_fu_1044_p2            |    and   |      0|  0|   2|           1|           1|
    |val_assign_fu_783_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_1063_p2               |   icmp   |      0|  0|  18|          30|          30|
    |exitcond2_fu_624_p2                |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten1_fu_613_p2        |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten_fu_917_p2         |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_fu_556_p2                 |   icmp   |      0|  0|  18|          30|          30|
    |exitcond_i8_fu_928_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_10_fu_791_p2                   |   icmp   |      0|  0|  13|          12|          12|
    |tmp_26_i_i1_fu_1029_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_26_i_i_fu_772_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_703_p2                    |   icmp   |      0|  0|  13|          12|          12|
    |tmp_i_i1_6_fu_1024_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_i1_fu_1018_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_i_4_fu_767_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_i_fu_761_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state47                   |    or    |      0|  0|   2|           1|           1|
    |b_local_1_pixelR_ass_fu_812_p3     |  select  |      0|  0|  32|           1|          32|
    |g_local_1_pixelG_ass_fu_805_p3     |  select  |      0|  0|  32|           1|          32|
    |p_0111_1_agg_result_V_fu_819_p3    |  select  |      0|  0|  12|           1|          12|
    |r_local_1_pixelB_ass_fu_797_p3     |  select  |      0|  0|  32|           1|          32|
    |tmp_25_agg_result_V_1_fu_1056_p3   |  select  |      0|  0|  12|           1|          12|
    |tmp_25_agg_result_V_s_fu_1049_p3   |  select  |      0|  0|  12|           1|          12|
    |x_cast_mid2_v_fu_643_p3            |  select  |      0|  0|  32|           1|          32|
    |x_i_mid2_fu_947_p3                 |  select  |      0|  0|  32|           1|          32|
    |y_i_mid2_fu_933_p3                 |  select  |      0|  0|  32|           1|           1|
    |y_mid2_fu_629_p3                   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1344|         993|        1016|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |MAXI_blk_n_AR                            |    9|          2|    1|          2|
    |MAXI_blk_n_AW                            |    9|          2|    1|          2|
    |MAXI_blk_n_B                             |    9|          2|    1|          2|
    |MAXI_blk_n_R                             |    9|          2|    1|          2|
    |MAXI_blk_n_W                             |    9|          2|    1|          2|
    |agg_result_V_1_i_reg_447                 |    9|          2|   12|         24|
    |agg_result_V_load_i_reg_459              |    9|          2|   12|         24|
    |ap_NS_fsm                                |  161|         36|    1|         36|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                  |    9|          2|    1|          2|
    |ap_phi_mux_i_i_phi_fu_418_p4             |    9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten_phi_fu_429_p4  |    9|          2|   64|        128|
    |ap_phi_mux_indvar_phi_fu_373_p4          |    9|          2|   30|         60|
    |ap_phi_mux_x_i_phi_fu_440_p4             |    9|          2|   32|         64|
    |ap_phi_mux_y_i_phi_fu_475_p4             |    9|          2|   32|         64|
    |ap_sig_ioackin_MAXI_ARREADY              |    9|          2|    1|          2|
    |ap_sig_ioackin_MAXI_AWREADY              |    9|          2|    1|          2|
    |ap_sig_ioackin_MAXI_WREADY               |    9|          2|    1|          2|
    |b_local_1_fu_156                         |    9|          2|   32|         64|
    |g_local_1_fu_160                         |    9|          2|   32|         64|
    |i_i_reg_414                              |    9|          2|   12|         24|
    |indvar2_reg_482                          |    9|          2|   30|         60|
    |indvar_flatten1_reg_381                  |    9|          2|   64|        128|
    |indvar_flatten_reg_425                   |    9|          2|   64|        128|
    |indvar_reg_369                           |    9|          2|   30|         60|
    |numberOfPixelsVisted                     |    9|          2|   12|         24|
    |p_0111_1_fu_152                          |    9|          2|   12|         24|
    |r_local_1_fu_164                         |    9|          2|   32|         64|
    |reg_505                                  |    9|          2|   32|         64|
    |sectionData_address0                     |   38|          7|   13|         91|
    |sectionData_address1                     |   33|          6|   13|         78|
    |visited_address0                         |   21|          4|   13|         52|
    |visited_address1                         |   21|          4|   13|         52|
    |visited_d1                               |   15|          3|   32|         96|
    |x_i_reg_436                              |    9|          2|   32|         64|
    |x_reg_392                                |    9|          2|   32|         64|
    |y_i_reg_471                              |    9|          2|   32|         64|
    |y_reg_403                                |    9|          2|   32|         64|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  622|        134|  774|       1783|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |MAXI_addr_read_reg_1137           |  32|   0|   32|          0|
    |MAXI_addr_reg_1116                |  30|   0|   32|          2|
    |agg_result_V_1_i_reg_447          |  12|   0|   12|          0|
    |agg_result_V_load_i_reg_459       |  12|   0|   12|          0|
    |ap_CS_fsm                         |  35|   0|   35|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2           |   1|   0|    1|          0|
    |ap_exit_tran_regpp1               |   1|   0|    2|          1|
    |ap_reg_ioackin_MAXI_ARREADY       |   1|   0|    1|          0|
    |ap_reg_ioackin_MAXI_AWREADY       |   1|   0|    1|          0|
    |ap_reg_ioackin_MAXI_WREADY        |   1|   0|    1|          0|
    |ap_return                         |   0|   0|   32|         32|
    |b_1_data_reg                      |  32|   0|   32|          0|
    |b_1_vld_reg                       |   1|   0|    1|          0|
    |b_local_1_fu_156                  |  32|   0|   32|          0|
    |bound_reg_1185                    |  64|   0|   64|          0|
    |current_V_1_reg_1350              |  13|   0|   13|          0|
    |current_V_reg_1226                |  13|   0|   13|          0|
    |exitcond1_reg_1407                |   1|   0|    1|          0|
    |exitcond1_reg_1407_pp3_iter1_reg  |   1|   0|    1|          0|
    |exitcond_flatten_reg_1319         |   1|   0|    1|          0|
    |exitcond_reg_1128                 |   1|   0|    1|          0|
    |exitcond_reg_1128_pp0_iter1_reg   |   1|   0|    1|          0|
    |g_1_data_reg                      |  32|   0|   32|          0|
    |g_1_vld_reg                       |   1|   0|    1|          0|
    |g_local_1_fu_160                  |  32|   0|   32|          0|
    |height_0_data_reg                 |  32|   0|   32|          0|
    |height_0_vld_reg                  |   0|   0|    1|          1|
    |height_read_reg_1096              |  32|   0|   32|          0|
    |i_i_reg_414                       |  12|   0|   12|          0|
    |i_reg_1274                        |  12|   0|   12|          0|
    |indvar2_reg_482                   |  30|   0|   30|          0|
    |indvar_flatten1_reg_381           |  64|   0|   64|          0|
    |indvar_flatten_next1_reg_1195     |  64|   0|   64|          0|
    |indvar_flatten_next_reg_1323      |  64|   0|   64|          0|
    |indvar_flatten_reg_425            |  64|   0|   64|          0|
    |indvar_next_reg_1132              |  30|   0|   30|          0|
    |indvar_reg_369                    |  30|   0|   30|          0|
    |indvar_reg_369_pp0_iter1_reg      |  30|   0|   30|          0|
    |length_r_0_data_reg               |  32|   0|   32|          0|
    |length_r_0_vld_reg                |   0|   0|    1|          1|
    |length_read_reg_1089              |  32|   0|   32|          0|
    |lhs_V_3_cast_reg_1361             |  13|   0|   14|          1|
    |numberOfPixelsVisted              |  12|   0|   12|          0|
    |numberOfPixelsVisted_1_reg_1262   |  12|   0|   12|          0|
    |p_0111_1_fu_152                   |  12|   0|   12|          0|
    |p_add_i32_shr_cast8_reg_1123      |  30|   0|   32|          2|
    |r_1_data_reg                      |  32|   0|   32|          0|
    |r_1_vld_reg                       |   1|   0|    1|          0|
    |r_V_2_cast_reg_1314               |  44|   0|   44|          0|
    |r_local_1_fu_164                  |  32|   0|   32|          0|
    |ram1_reg_1084                     |  30|   0|   30|          0|
    |reg_505                           |  32|   0|   32|          0|
    |result_V_reg_1391                 |  12|   0|   12|          0|
    |sectionData_load_4_reg_1246       |  32|   0|   32|          0|
    |sectionData_load_5_reg_1254       |  32|   0|   32|          0|
    |tmp_11_reg_1180                   |  13|   0|   13|          0|
    |tmp_12_reg_1210                   |  13|   0|   13|          0|
    |tmp_13_reg_1215                   |  13|   0|   13|          0|
    |tmp_15_i_reg_1279                 |  15|   0|   15|          0|
    |tmp_26_i_i1_reg_1386              |   1|   0|    1|          0|
    |tmp_6_reg_1220                    |  13|   0|   13|          0|
    |tmp_9_reg_1109                    |  30|   0|   30|          0|
    |tmp_i1_5_reg_1345                 |  32|   0|   32|          0|
    |tmp_i_i1_6_reg_1381               |   1|   0|    1|          0|
    |tmp_i_i1_reg_1376                 |   1|   0|    1|          0|
    |tmp_i_i_reg_1300                  |   1|   0|    1|          0|
    |tmp_i_reg_1270                    |   1|   0|    1|          0|
    |tmp_reg_1104                      |  32|   0|   32|          0|
    |val_assign_reg_1305               |   1|   0|    1|          0|
    |version_1_data_reg                |   1|   0|   32|         31|
    |version_1_vld_reg                 |   1|   0|    1|          0|
    |x_cast_mid2_v_reg_1205            |  32|   0|   32|          0|
    |x_i_mid2_reg_1334                 |  32|   0|   32|          0|
    |x_i_mid2_reg_1334_pp2_iter1_reg   |  32|   0|   32|          0|
    |x_i_reg_436                       |  32|   0|   32|          0|
    |x_reg_392                         |  32|   0|   32|          0|
    |y_2_reg_1340                      |  32|   0|   32|          0|
    |y_i_mid2_reg_1328                 |  32|   0|   32|          0|
    |y_i_reg_471                       |  32|   0|   32|          0|
    |y_mid2_reg_1200                   |  32|   0|   32|          0|
    |y_reg_403                         |  32|   0|   32|          0|
    |exitcond_flatten_reg_1319         |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1770|  32| 1778|         71|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |   toplevel   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   toplevel   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   toplevel   | return value |
|m_axi_MAXI_AWVALID      | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWREADY      |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWADDR       | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWID         | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWLEN        | out |    8|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWSIZE       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWBURST      | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWLOCK       | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWCACHE      | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWPROT       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWQOS        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWREGION     | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWUSER       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WVALID       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WREADY       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WDATA        | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WSTRB        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WLAST        | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WID          | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WUSER        | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARVALID      | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARREADY      |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARADDR       | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARID         | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARLEN        | out |    8|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARSIZE       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARBURST      | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARLOCK       | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARCACHE      | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARPROT       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARQOS        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARREGION     | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARUSER       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RVALID       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RREADY       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RDATA        |  in |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RLAST        |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RID          |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RUSER        |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RRESP        |  in |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BVALID       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BREADY       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BRESP        |  in |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BID          |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BUSER        |  in |    1|    m_axi   |     MAXI     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 3, depth = 4
  * Pipeline-2: initiation interval (II) = 2, depth = 9
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 13 14 15 }
  Pipeline-1 : II = 3, D = 4, States = { 24 25 26 27 }
  Pipeline-2 : II = 2, D = 9, States = { 31 32 33 34 35 36 37 38 39 }
  Pipeline-3 : II = 1, D = 3, States = { 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	16  / (exitcond)
	14  / (!exitcond)
14 --> 
	15  / true
15 --> 
	13  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / (!exitcond_flatten1)
	40  / (exitcond_flatten1)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / (tmp_i & val_assign)
	29  / (!tmp_i)
	24  / (tmp_i & !val_assign)
28 --> 
	19  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	28  / (exitcond_flatten)
	32  / (!exitcond_flatten)
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	31  / true
40 --> 
	43  / (exitcond1)
	41  / (!exitcond1)
41 --> 
	42  / true
42 --> 
	40  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%ram_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ram)"   --->   Operation 48 'read' 'ram_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ram1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %ram_read, i32 2, i32 31)"   --->   Operation 49 'partselect' 'ram1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (1.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_r)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 50 'read' 'length_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [2/2] (1.00ns)   --->   "%height_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %height)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 51 'read' 'height_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 52 [1/2] (1.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_r)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 52 'read' 'length_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 53 [1/2] (1.00ns)   --->   "%height_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %height)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 53 'read' 'height_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_8 = shl i32 %length_read, 2" [modeComputer/src/toplevel.cpp:78]   --->   Operation 54 'shl' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp = sub i32 %tmp_8, %length_read" [modeComputer/src/toplevel.cpp:78]   --->   Operation 55 'sub' 'tmp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 56 [3/3] (5.74ns)   --->   "%tmp_7 = mul i32 %tmp, %height_read" [modeComputer/src/toplevel.cpp:78]   --->   Operation 56 'mul' 'tmp_7' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 57 [2/3] (5.74ns)   --->   "%tmp_7 = mul i32 %tmp, %height_read" [modeComputer/src/toplevel.cpp:78]   --->   Operation 57 'mul' 'tmp_7' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 58 [1/3] (5.74ns)   --->   "%tmp_7 = mul i32 %tmp, %height_read" [modeComputer/src/toplevel.cpp:78]   --->   Operation 58 'mul' 'tmp_7' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i32 %tmp_7 to i30" [modeComputer/src/toplevel.cpp:78]   --->   Operation 59 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.56>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3 = zext i30 %ram1 to i64"   --->   Operation 60 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%MAXI_addr = getelementptr i32* %MAXI, i64 %tmp_3"   --->   Operation 61 'getelementptr' 'MAXI_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%p_add_i32_shr_cast8 = zext i30 %tmp_9 to i32" [modeComputer/src/toplevel.cpp:78]   --->   Operation 62 'zext' 'p_add_i32_shr_cast8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [7/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast8)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 63 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 6.56>
ST_7 : Operation 64 [6/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast8)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 64 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 6.56>
ST_8 : Operation 65 [5/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast8)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 65 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 6.56>
ST_9 : Operation 66 [4/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast8)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 66 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 6.56>
ST_10 : Operation 67 [3/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast8)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 67 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 6.56>
ST_11 : Operation 68 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %version, i32 1)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 68 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 69 [2/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast8)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 69 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.56>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %MAXI), !map !106"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %length_r) nounwind, !map !110"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %height) nounwind, !map !114"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %r) nounwind, !map !118"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %g) nounwind, !map !122"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %b) nounwind, !map !126"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %version) nounwind, !map !130"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !134"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @toplevel_str) nounwind"   --->   Operation 78 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %MAXI, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:67]   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ram, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str7, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:67]   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length_r, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:68]   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:69]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %r, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:70]   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %g, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:71]   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %b, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:72]   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %version, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:73]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str8, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:74]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %version, i32 1)" [modeComputer/src/toplevel.cpp:76]   --->   Operation 88 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 89 [1/7] (6.56ns)   --->   "%MAXI_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast8)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 89 'readreq' 'MAXI_addr_rd_req' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 90 [1/1] (1.76ns)   --->   "br label %burst.rd.header"   --->   Operation 90 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 12> <Delay = 2.49>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%indvar = phi i30 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]"   --->   Operation 91 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (2.46ns)   --->   "%exitcond = icmp eq i30 %indvar, %tmp_9" [modeComputer/src/toplevel.cpp:78]   --->   Operation 92 'icmp' 'exitcond' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1073741823, i64 0)"   --->   Operation 93 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (2.49ns)   --->   "%indvar_next = add i30 %indvar, 1"   --->   Operation 94 'add' 'indvar_next' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.rd.end, label %burst.rd.body" [modeComputer/src/toplevel.cpp:78]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.56>
ST_14 : Operation 96 [1/1] (6.56ns)   --->   "%MAXI_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %MAXI_addr)" [modeComputer/src/toplevel.cpp:78]   --->   Operation 96 'read' 'MAXI_addr_read' <Predicate = (!exitcond)> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"   --->   Operation 97 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1)"   --->   Operation 98 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @memcpy_OC_sectionDat)"   --->   Operation 99 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%indvar1 = zext i30 %indvar to i64"   --->   Operation 100 'zext' 'indvar1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%sectionData_addr = getelementptr [6750 x i32]* @sectionData, i64 0, i64 %indvar1" [modeComputer/src/toplevel.cpp:78]   --->   Operation 101 'getelementptr' 'sectionData_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (3.25ns)   --->   "store i32 %MAXI_addr_read, i32* %sectionData_addr, align 4" [modeComputer/src/toplevel.cpp:78]   --->   Operation 102 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind"   --->   Operation 103 'specregionend' 'burstread_rend' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "br label %burst.rd.header"   --->   Operation 104 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 16 <SV = 13> <Delay = 5.74>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%p_0111_1 = alloca i12"   --->   Operation 105 'alloca' 'p_0111_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%b_local_1 = alloca i32"   --->   Operation 106 'alloca' 'b_local_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%g_local_1 = alloca i32"   --->   Operation 107 'alloca' 'g_local_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%r_local_1 = alloca i32"   --->   Operation 108 'alloca' 'r_local_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [2/2] (3.25ns)   --->   "%sectionData_load = load i32* getelementptr inbounds ([6750 x i32]* @sectionData, i64 0, i64 0), align 16" [modeComputer/src/toplevel.cpp:80]   --->   Operation 109 'load' 'sectionData_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_16 : Operation 110 [1/1] (1.76ns)   --->   "store i12 0, i12* @numberOfPixelsVisted, align 2" [modeComputer/src/toplevel.cpp:84]   --->   Operation 110 'store' <Predicate = true> <Delay = 1.76>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%cast = zext i32 %length_read to i64" [modeComputer/src/toplevel.cpp:78]   --->   Operation 111 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%cast4 = zext i32 %height_read to i64" [modeComputer/src/toplevel.cpp:78]   --->   Operation 112 'zext' 'cast4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [3/3] (5.74ns)   --->   "%bound = mul i64 %cast4, %cast" [modeComputer/src/toplevel.cpp:78]   --->   Operation 113 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [1/1] (1.76ns)   --->   "store i12 0, i12* %p_0111_1"   --->   Operation 114 'store' <Predicate = true> <Delay = 1.76>

State 17 <SV = 14> <Delay = 5.74>
ST_17 : Operation 115 [1/2] (3.25ns)   --->   "%sectionData_load = load i32* getelementptr inbounds ([6750 x i32]* @sectionData, i64 0, i64 0), align 16" [modeComputer/src/toplevel.cpp:80]   --->   Operation 115 'load' 'sectionData_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_17 : Operation 116 [2/2] (3.25ns)   --->   "%sectionData_load_1 = load i32* getelementptr inbounds ([6750 x i32]* @sectionData, i64 0, i64 1), align 4" [modeComputer/src/toplevel.cpp:81]   --->   Operation 116 'load' 'sectionData_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_17 : Operation 117 [2/2] (3.25ns)   --->   "%sectionData_load_2 = load i32* getelementptr inbounds ([6750 x i32]* @sectionData, i64 0, i64 2), align 8" [modeComputer/src/toplevel.cpp:82]   --->   Operation 117 'load' 'sectionData_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_17 : Operation 118 [2/3] (5.74ns)   --->   "%bound = mul i64 %cast4, %cast" [modeComputer/src/toplevel.cpp:78]   --->   Operation 118 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (1.76ns)   --->   "store i32 %sectionData_load, i32* %r_local_1" [modeComputer/src/toplevel.cpp:80]   --->   Operation 119 'store' <Predicate = true> <Delay = 1.76>

State 18 <SV = 15> <Delay = 5.74>
ST_18 : Operation 120 [1/2] (3.25ns)   --->   "%sectionData_load_1 = load i32* getelementptr inbounds ([6750 x i32]* @sectionData, i64 0, i64 1), align 4" [modeComputer/src/toplevel.cpp:81]   --->   Operation 120 'load' 'sectionData_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_18 : Operation 121 [1/2] (3.25ns)   --->   "%sectionData_load_2 = load i32* getelementptr inbounds ([6750 x i32]* @sectionData, i64 0, i64 2), align 8" [modeComputer/src/toplevel.cpp:82]   --->   Operation 121 'load' 'sectionData_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %length_read to i13" [modeComputer/src/toplevel.cpp:96]   --->   Operation 122 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/3] (5.74ns)   --->   "%bound = mul i64 %cast4, %cast" [modeComputer/src/toplevel.cpp:78]   --->   Operation 123 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 124 [1/1] (1.76ns)   --->   "store i32 %sectionData_load_1, i32* %g_local_1" [modeComputer/src/toplevel.cpp:81]   --->   Operation 124 'store' <Predicate = true> <Delay = 1.76>
ST_18 : Operation 125 [1/1] (1.76ns)   --->   "store i32 %sectionData_load_2, i32* %b_local_1" [modeComputer/src/toplevel.cpp:82]   --->   Operation 125 'store' <Predicate = true> <Delay = 1.76>
ST_18 : Operation 126 [1/1] (1.76ns)   --->   "br label %1" [modeComputer/src/toplevel.cpp:89]   --->   Operation 126 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 16> <Delay = 6.56>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i64 [ 0, %burst.rd.end ], [ %indvar_flatten_next1, %._crit_edge ]"   --->   Operation 127 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%x = phi i32 [ 0, %burst.rd.end ], [ %x_cast_mid2_v, %._crit_edge ]" [modeComputer/src/toplevel.cpp:96]   --->   Operation 128 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%y = phi i32 [ 0, %burst.rd.end ], [ %y_1, %._crit_edge ]"   --->   Operation 129 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:91]   --->   Operation 130 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (2.77ns)   --->   "%exitcond_flatten1 = icmp eq i64 %indvar_flatten1, %bound" [modeComputer/src/toplevel.cpp:78]   --->   Operation 131 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [1/1] (3.52ns)   --->   "%indvar_flatten_next1 = add i64 %indvar_flatten1, 1"   --->   Operation 132 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %burst.wr.header.preheader, label %.reset9" [modeComputer/src/toplevel.cpp:78]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (2.47ns)   --->   "%exitcond2 = icmp ne i32 %y, %height_read" [modeComputer/src/toplevel.cpp:92]   --->   Operation 134 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 135 [1/1] (0.69ns)   --->   "%y_mid2 = select i1 %exitcond2, i32 %y, i32 0" [modeComputer/src/toplevel.cpp:92]   --->   Operation 135 'select' 'y_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (2.55ns)   --->   "%x_s = add i32 1, %x" [modeComputer/src/toplevel.cpp:89]   --->   Operation 136 'add' 'x_s' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 137 [1/1] (0.69ns)   --->   "%x_cast_mid2_v = select i1 %exitcond2, i32 %x, i32 %x_s" [modeComputer/src/toplevel.cpp:96]   --->   Operation 137 'select' 'x_cast_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %x_cast_mid2_v to i13" [modeComputer/src/toplevel.cpp:96]   --->   Operation 138 'trunc' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i32 %y_mid2 to i13" [modeComputer/src/toplevel.cpp:96]   --->   Operation 139 'trunc' 'tmp_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (6.56ns)   --->   "%MAXI_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %MAXI_addr, i32 %p_add_i32_shr_cast8)" [modeComputer/src/toplevel.cpp:119]   --->   Operation 140 'writereq' 'MAXI_addr_wr_req' <Predicate = (exitcond_flatten1)> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 141 [1/1] (1.76ns)   --->   "br label %burst.wr.header"   --->   Operation 141 'br' <Predicate = (exitcond_flatten1)> <Delay = 1.76>

State 20 <SV = 17> <Delay = 6.38>
ST_20 : Operation 142 [1/1] (3.36ns)   --->   "%tmp_5 = mul i13 %tmp_13, %tmp_11" [modeComputer/src/toplevel.cpp:96]   --->   Operation 142 'mul' 'tmp_5' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 143 [1/1] (3.02ns)   --->   "%tmp_6 = add i13 %tmp_12, %tmp_5" [modeComputer/src/toplevel.cpp:96]   --->   Operation 143 'add' 'tmp_6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 18> <Delay = 4.93>
ST_21 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node current_V)   --->   "%tmp_14 = shl i13 %tmp_6, 2" [modeComputer/src/toplevel.cpp:96]   --->   Operation 144 'shl' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (1.67ns) (out node of the LUT)   --->   "%current_V = sub i13 %tmp_14, %tmp_6" [modeComputer/src/toplevel.cpp:96]   --->   Operation 145 'sub' 'current_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_2 = zext i13 %current_V to i64" [modeComputer/src/toplevel.cpp:97]   --->   Operation 146 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%sectionData_addr_1 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_2" [modeComputer/src/toplevel.cpp:97]   --->   Operation 147 'getelementptr' 'sectionData_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 148 [2/2] (3.25ns)   --->   "%sectionData_load_3 = load i32* %sectionData_addr_1, align 4" [modeComputer/src/toplevel.cpp:97]   --->   Operation 148 'load' 'sectionData_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>

State 22 <SV = 19> <Delay = 4.93>
ST_22 : Operation 149 [1/2] (3.25ns)   --->   "%sectionData_load_3 = load i32* %sectionData_addr_1, align 4" [modeComputer/src/toplevel.cpp:97]   --->   Operation 149 'load' 'sectionData_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i13 %current_V to i14" [modeComputer/src/toplevel.cpp:97]   --->   Operation 150 'zext' 'lhs_V_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (1.67ns)   --->   "%r_V = add i14 1, %lhs_V_cast" [modeComputer/src/toplevel.cpp:97]   --->   Operation 151 'add' 'r_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_4 = zext i14 %r_V to i64" [modeComputer/src/toplevel.cpp:97]   --->   Operation 152 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%sectionData_addr_2 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_4" [modeComputer/src/toplevel.cpp:97]   --->   Operation 153 'getelementptr' 'sectionData_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [2/2] (3.25ns)   --->   "%sectionData_load_4 = load i32* %sectionData_addr_2, align 4" [modeComputer/src/toplevel.cpp:97]   --->   Operation 154 'load' 'sectionData_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_22 : Operation 155 [1/1] (1.67ns)   --->   "%r_V_1 = add i14 2, %lhs_V_cast" [modeComputer/src/toplevel.cpp:97]   --->   Operation 155 'add' 'r_V_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_s = zext i14 %r_V_1 to i64" [modeComputer/src/toplevel.cpp:97]   --->   Operation 156 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%sectionData_addr_3 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_s" [modeComputer/src/toplevel.cpp:97]   --->   Operation 157 'getelementptr' 'sectionData_addr_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [2/2] (3.25ns)   --->   "%sectionData_load_5 = load i32* %sectionData_addr_3, align 4" [modeComputer/src/toplevel.cpp:97]   --->   Operation 158 'load' 'sectionData_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>

State 23 <SV = 20> <Delay = 3.25>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:91]   --->   Operation 159 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @mainXLoop_mainYLoop_s)"   --->   Operation 160 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 161 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:91]   --->   Operation 162 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str11) nounwind" [modeComputer/src/toplevel.cpp:92]   --->   Operation 163 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str11) nounwind" [modeComputer/src/toplevel.cpp:92]   --->   Operation 164 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:94]   --->   Operation 165 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [1/2] (3.25ns)   --->   "%sectionData_load_4 = load i32* %sectionData_addr_2, align 4" [modeComputer/src/toplevel.cpp:97]   --->   Operation 166 'load' 'sectionData_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_23 : Operation 167 [1/2] (3.25ns)   --->   "%sectionData_load_5 = load i32* %sectionData_addr_3, align 4" [modeComputer/src/toplevel.cpp:97]   --->   Operation 167 'load' 'sectionData_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%numberOfPixelsVisted_1 = load i12* @numberOfPixelsVisted, align 2" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:97]   --->   Operation 168 'load' 'numberOfPixelsVisted_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (1.76ns)   --->   "br label %2" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:97]   --->   Operation 169 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 21> <Delay = 5.06>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%i_i = phi i12 [ 0, %.reset9 ], [ %i, %4 ]"   --->   Operation 170 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (1.99ns)   --->   "%tmp_i = icmp ult i12 %i_i, %numberOfPixelsVisted_1" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:97]   --->   Operation 171 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 172 [1/1] (1.54ns)   --->   "%i = add i12 %i_i, 1" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:97]   --->   Operation 172 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %3, label %inVisited.exit" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:97]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%i_i_cast6 = zext i12 %i_i to i15" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:97]   --->   Operation 174 'zext' 'i_i_cast6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%p_shl_i = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %i_i, i2 0)" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 175 'bitconcatenate' 'p_shl_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i14 %p_shl_i to i15" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 176 'zext' 'p_shl_i_cast' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (1.81ns)   --->   "%tmp_15_i = sub i15 %p_shl_i_cast, %i_i_cast6" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 177 'sub' 'tmp_15_i' <Predicate = (tmp_i)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_16_i = sext i15 %tmp_15_i to i64" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 178 'sext' 'tmp_16_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%visited_addr = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_16_i" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 179 'getelementptr' 'visited_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_24 : Operation 180 [2/2] (3.25ns)   --->   "%visited_load = load i32* %visited_addr, align 4" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 180 'load' 'visited_load' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>

State 25 <SV = 22> <Delay = 5.72>
ST_25 : Operation 181 [1/2] (3.25ns)   --->   "%visited_load = load i32* %visited_addr, align 4" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 181 'load' 'visited_load' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_25 : Operation 182 [1/1] (1.94ns)   --->   "%tmp_17_i = add i15 %tmp_15_i, 1" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 182 'add' 'tmp_17_i' <Predicate = (tmp_i)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_18_i = sext i15 %tmp_17_i to i64" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 183 'sext' 'tmp_18_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%visited_addr_1 = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_18_i" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 184 'getelementptr' 'visited_addr_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_25 : Operation 185 [2/2] (3.25ns)   --->   "%visited_load_1 = load i32* %visited_addr_1, align 4" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 185 'load' 'visited_load_1' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_25 : Operation 186 [1/1] (1.94ns)   --->   "%tmp_19_i = add i15 %tmp_15_i, 2" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 186 'add' 'tmp_19_i' <Predicate = (tmp_i)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_20_i = sext i15 %tmp_19_i to i64" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 187 'sext' 'tmp_20_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%visited_addr_2 = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_20_i" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 188 'getelementptr' 'visited_addr_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_25 : Operation 189 [2/2] (3.25ns)   --->   "%visited_load_2 = load i32* %visited_addr_2, align 4" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 189 'load' 'visited_load_2' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_25 : Operation 190 [1/1] (2.47ns)   --->   "%tmp_i_i = icmp eq i32 %sectionData_load_3, %visited_load" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 190 'icmp' 'tmp_i_i' <Predicate = (tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 6.70>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_21_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:97]   --->   Operation 191 'specregionbegin' 'tmp_21_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_26 : Operation 192 [1/2] (3.25ns)   --->   "%visited_load_1 = load i32* %visited_addr_1, align 4" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 192 'load' 'visited_load_1' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_26 : Operation 193 [1/2] (3.25ns)   --->   "%visited_load_2 = load i32* %visited_addr_2, align 4" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 193 'load' 'visited_load_2' <Predicate = (tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_26 : Operation 194 [1/1] (2.47ns)   --->   "%tmp_i_i_4 = icmp eq i32 %sectionData_load_4, %visited_load_1" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 194 'icmp' 'tmp_i_i_4' <Predicate = (tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 195 [1/1] (2.47ns)   --->   "%tmp_26_i_i = icmp eq i32 %sectionData_load_5, %visited_load_2" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 195 'icmp' 'tmp_26_i_i' <Predicate = (tmp_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%tmp1 = and i1 %tmp_i_i_4, %tmp_26_i_i" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 196 'and' 'tmp1' <Predicate = (tmp_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 197 [1/1] (0.97ns) (out node of the LUT)   --->   "%val_assign = and i1 %tmp1, %tmp_i_i" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 197 'and' 'val_assign' <Predicate = (tmp_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_21_i) nounwind" [modeComputer/src/toplevel.cpp:30->modeComputer/src/toplevel.cpp:97]   --->   Operation 198 'specregionend' 'empty' <Predicate = (tmp_i & !val_assign)> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "br label %2" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:97]   --->   Operation 199 'br' <Predicate = (tmp_i & !val_assign)> <Delay = 0.00>

State 27 <SV = 24> <Delay = 0.00>
ST_27 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [modeComputer/src/toplevel.cpp:23->modeComputer/src/toplevel.cpp:97]   --->   Operation 200 'specloopname' <Predicate = (tmp_i)> <Delay = 0.00>
ST_27 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:24->modeComputer/src/toplevel.cpp:97]   --->   Operation 201 'speclooptripcount' <Predicate = (tmp_i)> <Delay = 0.00>
ST_27 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:25->modeComputer/src/toplevel.cpp:97]   --->   Operation 202 'specpipeline' <Predicate = (tmp_i)> <Delay = 0.00>
ST_27 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %val_assign, label %._crit_edge.loopexit, label %4" [modeComputer/src/toplevel.cpp:26->modeComputer/src/toplevel.cpp:97]   --->   Operation 203 'br' <Predicate = (tmp_i)> <Delay = 0.00>

State 28 <SV = 25> <Delay = 4.45>
ST_28 : Operation 204 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 204 'br' <Predicate = (tmp_i)> <Delay = 0.00>
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "%p_0111_1_load = load i12* %p_0111_1" [modeComputer/src/toplevel.cpp:109]   --->   Operation 205 'load' 'p_0111_1_load' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_28 : Operation 206 [1/1] (0.00ns)   --->   "%b_local_1_load_1 = load i32* %b_local_1" [modeComputer/src/toplevel.cpp:109]   --->   Operation 206 'load' 'b_local_1_load_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "%g_local_1_load_1 = load i32* %g_local_1" [modeComputer/src/toplevel.cpp:109]   --->   Operation 207 'load' 'g_local_1_load_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%r_local_1_load_1 = load i32* %r_local_1" [modeComputer/src/toplevel.cpp:109]   --->   Operation 208 'load' 'r_local_1_load_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_28 : Operation 209 [1/1] (1.99ns)   --->   "%tmp_10 = icmp ult i12 %agg_result_V_1_i, %p_0111_1_load" [modeComputer/src/toplevel.cpp:109]   --->   Operation 209 'icmp' 'tmp_10' <Predicate = (!tmp_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 210 [1/1] (0.69ns)   --->   "%r_local_1_pixelB_ass = select i1 %tmp_10, i32 %r_local_1_load_1, i32 %sectionData_load_3" [modeComputer/src/toplevel.cpp:109]   --->   Operation 210 'select' 'r_local_1_pixelB_ass' <Predicate = (!tmp_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 211 [1/1] (0.69ns)   --->   "%g_local_1_pixelG_ass = select i1 %tmp_10, i32 %g_local_1_load_1, i32 %sectionData_load_4" [modeComputer/src/toplevel.cpp:109]   --->   Operation 211 'select' 'g_local_1_pixelG_ass' <Predicate = (!tmp_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 212 [1/1] (0.69ns)   --->   "%b_local_1_pixelR_ass = select i1 %tmp_10, i32 %b_local_1_load_1, i32 %sectionData_load_5" [modeComputer/src/toplevel.cpp:109]   --->   Operation 212 'select' 'b_local_1_pixelR_ass' <Predicate = (!tmp_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 213 [1/1] (0.69ns)   --->   "%p_0111_1_agg_result_V = select i1 %tmp_10, i12 %p_0111_1_load, i12 %agg_result_V_1_i" [modeComputer/src/toplevel.cpp:109]   --->   Operation 213 'select' 'p_0111_1_agg_result_V' <Predicate = (!tmp_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 214 [1/1] (1.76ns)   --->   "store i32 %r_local_1_pixelB_ass, i32* %r_local_1" [modeComputer/src/toplevel.cpp:109]   --->   Operation 214 'store' <Predicate = (!tmp_i)> <Delay = 1.76>
ST_28 : Operation 215 [1/1] (1.76ns)   --->   "store i32 %g_local_1_pixelG_ass, i32* %g_local_1" [modeComputer/src/toplevel.cpp:109]   --->   Operation 215 'store' <Predicate = (!tmp_i)> <Delay = 1.76>
ST_28 : Operation 216 [1/1] (1.76ns)   --->   "store i32 %b_local_1_pixelR_ass, i32* %b_local_1" [modeComputer/src/toplevel.cpp:109]   --->   Operation 216 'store' <Predicate = (!tmp_i)> <Delay = 1.76>
ST_28 : Operation 217 [1/1] (1.76ns)   --->   "store i12 %p_0111_1_agg_result_V, i12* %p_0111_1" [modeComputer/src/toplevel.cpp:109]   --->   Operation 217 'store' <Predicate = (!tmp_i)> <Delay = 1.76>
ST_28 : Operation 218 [1/1] (0.00ns)   --->   "br label %._crit_edge" [modeComputer/src/toplevel.cpp:109]   --->   Operation 218 'br' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_28 : Operation 219 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str11, i32 %tmp_1) nounwind" [modeComputer/src/toplevel.cpp:116]   --->   Operation 219 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 220 [1/1] (2.55ns)   --->   "%y_1 = add i32 %y_mid2, 1" [modeComputer/src/toplevel.cpp:92]   --->   Operation 220 'add' 'y_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "br label %1" [modeComputer/src/toplevel.cpp:92]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 22> <Delay = 5.06>
ST_29 : Operation 222 [1/1] (0.00ns)   --->   "%lhs_V_1_cast4 = zext i12 %numberOfPixelsVisted_1 to i15" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:101]   --->   Operation 222 'zext' 'lhs_V_1_cast4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl_i1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %numberOfPixelsVisted_1, i2 0)" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:101]   --->   Operation 223 'bitconcatenate' 'p_shl_i1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 224 [1/1] (0.00ns)   --->   "%p_shl_i1_cast = zext i14 %p_shl_i1 to i15" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:101]   --->   Operation 224 'zext' 'p_shl_i1_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 225 [1/1] (1.81ns)   --->   "%r_V_2 = sub i15 %p_shl_i1_cast, %lhs_V_1_cast4" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:101]   --->   Operation 225 'sub' 'r_V_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 226 [1/1] (0.00ns)   --->   "%r_V_2_cast = sext i15 %r_V_2 to i44" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:101]   --->   Operation 226 'sext' 'r_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i44 %r_V_2_cast to i64" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:101]   --->   Operation 227 'zext' 'tmp_i1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 228 [1/1] (0.00ns)   --->   "%visited_addr_3 = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_i1" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:101]   --->   Operation 228 'getelementptr' 'visited_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 229 [1/1] (3.25ns)   --->   "store i32 %sectionData_load_3, i32* %visited_addr_3, align 4" [modeComputer/src/toplevel.cpp:36->modeComputer/src/toplevel.cpp:101]   --->   Operation 229 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_29 : Operation 230 [1/1] (1.54ns)   --->   "%tmp_6_i = add i12 %numberOfPixelsVisted_1, 1" [modeComputer/src/toplevel.cpp:40->modeComputer/src/toplevel.cpp:101]   --->   Operation 230 'add' 'tmp_6_i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 231 [1/1] (1.76ns)   --->   "store i12 %tmp_6_i, i12* @numberOfPixelsVisted, align 2" [modeComputer/src/toplevel.cpp:40->modeComputer/src/toplevel.cpp:101]   --->   Operation 231 'store' <Predicate = true> <Delay = 1.76>

State 30 <SV = 23> <Delay = 6.24>
ST_30 : Operation 232 [1/1] (0.00ns)   --->   "%lhs_V = zext i44 %r_V_2_cast to i45" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:101]   --->   Operation 232 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 233 [1/1] (2.98ns)   --->   "%r_V_3 = add nsw i45 %lhs_V, 1" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:101]   --->   Operation 233 'add' 'r_V_3' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_3_i = zext i45 %r_V_3 to i64" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:101]   --->   Operation 234 'zext' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 235 [1/1] (0.00ns)   --->   "%visited_addr_4 = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_3_i" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:101]   --->   Operation 235 'getelementptr' 'visited_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 236 [1/1] (3.25ns)   --->   "store i32 %sectionData_load_4, i32* %visited_addr_4, align 4" [modeComputer/src/toplevel.cpp:37->modeComputer/src/toplevel.cpp:101]   --->   Operation 236 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_30 : Operation 237 [1/1] (2.98ns)   --->   "%r_V_4 = add nsw i45 %lhs_V, 2" [modeComputer/src/toplevel.cpp:38->modeComputer/src/toplevel.cpp:101]   --->   Operation 237 'add' 'r_V_4' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_5_i = zext i45 %r_V_4 to i64" [modeComputer/src/toplevel.cpp:38->modeComputer/src/toplevel.cpp:101]   --->   Operation 238 'zext' 'tmp_5_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 239 [1/1] (0.00ns)   --->   "%visited_addr_5 = getelementptr inbounds [6750 x i32]* @visited, i64 0, i64 %tmp_5_i" [modeComputer/src/toplevel.cpp:38->modeComputer/src/toplevel.cpp:101]   --->   Operation 239 'getelementptr' 'visited_addr_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 240 [1/1] (3.25ns)   --->   "store i32 %sectionData_load_5, i32* %visited_addr_5, align 4" [modeComputer/src/toplevel.cpp:38->modeComputer/src/toplevel.cpp:101]   --->   Operation 240 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_30 : Operation 241 [1/1] (1.76ns)   --->   "br label %5" [modeComputer/src/toplevel.cpp:48->modeComputer/src/toplevel.cpp:105]   --->   Operation 241 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 24> <Delay = 3.75>
ST_31 : Operation 242 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %inVisited.exit ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 242 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 243 [1/1] (0.00ns)   --->   "%x_i = phi i32 [ 0, %inVisited.exit ], [ %x_i_mid2, %.reset ]" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:105]   --->   Operation 243 'phi' 'x_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 244 [1/1] (0.00ns)   --->   "%agg_result_V_1_i = phi i12 [ 0, %inVisited.exit ], [ %tmp_25_agg_result_V_s, %.reset ]" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 244 'phi' 'agg_result_V_1_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 245 [1/1] (0.00ns)   --->   "%agg_result_V_load_i = phi i12 [ 0, %inVisited.exit ], [ %tmp_25_agg_result_V_1, %.reset ]" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 245 'phi' 'agg_result_V_load_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 246 [1/1] (0.00ns)   --->   "%y_i = phi i32 [ 0, %inVisited.exit ], [ %y_2, %.reset ]"   --->   Operation 246 'phi' 'y_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:105]   --->   Operation 247 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 248 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound" [modeComputer/src/toplevel.cpp:78]   --->   Operation 248 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 249 [1/1] (3.52ns)   --->   "%indvar_flatten_next = add i64 %indvar_flatten, 1"   --->   Operation 249 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 250 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %getFrequency.exit, label %.reset" [modeComputer/src/toplevel.cpp:78]   --->   Operation 250 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 251 [1/1] (2.47ns)   --->   "%exitcond_i8 = icmp eq i32 %y_i, %height_read" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:105]   --->   Operation 251 'icmp' 'exitcond_i8' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 252 [1/1] (0.69ns)   --->   "%y_i_mid2 = select i1 %exitcond_i8, i32 0, i32 %y_i" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:105]   --->   Operation 252 'select' 'y_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 253 [1/1] (2.55ns)   --->   "%x_1 = add nsw i32 1, %x_i" [modeComputer/src/toplevel.cpp:48->modeComputer/src/toplevel.cpp:105]   --->   Operation 253 'add' 'x_1' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 254 [1/1] (0.69ns)   --->   "%x_i_mid2 = select i1 %exitcond_i8, i32 %x_1, i32 %x_i" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:105]   --->   Operation 254 'select' 'x_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 25> <Delay = 5.74>
ST_32 : Operation 255 [3/3] (5.74ns)   --->   "%tmp_i1_5 = mul i32 %y_i_mid2, %length_read" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:105]   --->   Operation 255 'mul' 'tmp_i1_5' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 256 [1/1] (2.55ns)   --->   "%y_2 = add nsw i32 1, %y_i_mid2" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:105]   --->   Operation 256 'add' 'y_2' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 26> <Delay = 5.74>
ST_33 : Operation 257 [2/3] (5.74ns)   --->   "%tmp_i1_5 = mul i32 %y_i_mid2, %length_read" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:105]   --->   Operation 257 'mul' 'tmp_i1_5' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 27> <Delay = 5.74>
ST_34 : Operation 258 [1/3] (5.74ns)   --->   "%tmp_i1_5 = mul i32 %y_i_mid2, %length_read" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:105]   --->   Operation 258 'mul' 'tmp_i1_5' <Predicate = (!exitcond_flatten)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 28> <Delay = 4.23>
ST_35 : Operation 259 [1/1] (2.55ns)   --->   "%tmp_i2 = add i32 %tmp_i1_5, %x_i_mid2" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:105]   --->   Operation 259 'add' 'tmp_i2' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %tmp_i2 to i13" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:105]   --->   Operation 260 'trunc' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i32 %tmp_i2 to i11" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:105]   --->   Operation 261 'trunc' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 262 [1/1] (0.00ns)   --->   "%p_shl_i2 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_16, i2 0)" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:105]   --->   Operation 262 'bitconcatenate' 'p_shl_i2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_35 : Operation 263 [1/1] (1.67ns)   --->   "%current_V_1 = sub i13 %p_shl_i2, %tmp_15" [modeComputer/src/toplevel.cpp:54->modeComputer/src/toplevel.cpp:105]   --->   Operation 263 'sub' 'current_V_1' <Predicate = (!exitcond_flatten)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 29> <Delay = 4.93>
ST_36 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_22_i = zext i13 %current_V_1 to i64" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 264 'zext' 'tmp_22_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 265 [1/1] (0.00ns)   --->   "%sectionData_addr_5 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_22_i" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 265 'getelementptr' 'sectionData_addr_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 266 [2/2] (3.25ns)   --->   "%sectionData_load_7 = load i32* %sectionData_addr_5, align 4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 266 'load' 'sectionData_load_7' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_36 : Operation 267 [1/1] (0.00ns)   --->   "%lhs_V_3_cast = zext i13 %current_V_1 to i14" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 267 'zext' 'lhs_V_3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 268 [1/1] (1.67ns)   --->   "%r_V_5 = add i14 1, %lhs_V_3_cast" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 268 'add' 'r_V_5' <Predicate = (!exitcond_flatten)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_23_i = zext i14 %r_V_5 to i64" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 269 'zext' 'tmp_23_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 270 [1/1] (0.00ns)   --->   "%sectionData_addr_6 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_23_i" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 270 'getelementptr' 'sectionData_addr_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_36 : Operation 271 [2/2] (3.25ns)   --->   "%sectionData_load_8 = load i32* %sectionData_addr_6, align 4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 271 'load' 'sectionData_load_8' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>

State 37 <SV = 30> <Delay = 5.72>
ST_37 : Operation 272 [1/2] (3.25ns)   --->   "%sectionData_load_7 = load i32* %sectionData_addr_5, align 4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 272 'load' 'sectionData_load_7' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_37 : Operation 273 [1/2] (3.25ns)   --->   "%sectionData_load_8 = load i32* %sectionData_addr_6, align 4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 273 'load' 'sectionData_load_8' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_37 : Operation 274 [1/1] (1.67ns)   --->   "%r_V_6 = add i14 2, %lhs_V_3_cast" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 274 'add' 'r_V_6' <Predicate = (!exitcond_flatten)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_24_i = zext i14 %r_V_6 to i64" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 275 'zext' 'tmp_24_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_37 : Operation 276 [1/1] (0.00ns)   --->   "%sectionData_addr_7 = getelementptr inbounds [6750 x i32]* @sectionData, i64 0, i64 %tmp_24_i" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 276 'getelementptr' 'sectionData_addr_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_37 : Operation 277 [2/2] (3.25ns)   --->   "%sectionData_load_9 = load i32* %sectionData_addr_7, align 4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 277 'load' 'sectionData_load_9' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_37 : Operation 278 [1/1] (2.47ns)   --->   "%tmp_i_i1 = icmp eq i32 %sectionData_load_7, %sectionData_load_3" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 278 'icmp' 'tmp_i_i1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 279 [1/1] (2.47ns)   --->   "%tmp_i_i1_6 = icmp eq i32 %sectionData_load_8, %sectionData_load_4" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 279 'icmp' 'tmp_i_i1_6' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 31> <Delay = 5.72>
ST_38 : Operation 280 [1/2] (3.25ns)   --->   "%sectionData_load_9 = load i32* %sectionData_addr_7, align 4" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 280 'load' 'sectionData_load_9' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>
ST_38 : Operation 281 [1/1] (2.47ns)   --->   "%tmp_26_i_i1 = icmp eq i32 %sectionData_load_9, %sectionData_load_5" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 281 'icmp' 'tmp_26_i_i1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 282 [1/1] (1.54ns)   --->   "%result_V = add i12 1, %agg_result_V_load_i" [modeComputer/src/toplevel.cpp:58->modeComputer/src/toplevel.cpp:105]   --->   Operation 282 'add' 'result_V' <Predicate = (!exitcond_flatten)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 32> <Delay = 1.67>
ST_39 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:105]   --->   Operation 283 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @freqXLoop_freqYLoop_s)"   --->   Operation 284 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 285 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:50->modeComputer/src/toplevel.cpp:105]   --->   Operation 286 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:105]   --->   Operation 287 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_27_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4) nounwind" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:105]   --->   Operation 288 'specregionbegin' 'tmp_27_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [modeComputer/src/toplevel.cpp:53->modeComputer/src/toplevel.cpp:105]   --->   Operation 289 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node val_assign_1)   --->   "%tmp2 = and i1 %tmp_i_i1_6, %tmp_26_i_i1" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 290 'and' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 291 [1/1] (0.97ns) (out node of the LUT)   --->   "%val_assign_1 = and i1 %tmp2, %tmp_i_i1" [modeComputer/src/toplevel.cpp:17->modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 291 'and' 'val_assign_1' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 292 [1/1] (0.69ns)   --->   "%tmp_25_agg_result_V_s = select i1 %val_assign_1, i12 %result_V, i12 %agg_result_V_1_i" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 292 'select' 'tmp_25_agg_result_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 293 [1/1] (0.69ns)   --->   "%tmp_25_agg_result_V_1 = select i1 %val_assign_1, i12 %result_V, i12 %agg_result_V_load_i" [modeComputer/src/toplevel.cpp:55->modeComputer/src/toplevel.cpp:105]   --->   Operation 293 'select' 'tmp_25_agg_result_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 294 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp_27_i) nounwind" [modeComputer/src/toplevel.cpp:60->modeComputer/src/toplevel.cpp:105]   --->   Operation 294 'specregionend' 'empty_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 295 [1/1] (0.00ns)   --->   "br label %5" [modeComputer/src/toplevel.cpp:51->modeComputer/src/toplevel.cpp:105]   --->   Operation 295 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 40 <SV = 17> <Delay = 3.44>
ST_40 : Operation 296 [1/1] (0.00ns)   --->   "%indvar2 = phi i30 [ %indvar_next1, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]"   --->   Operation 296 'phi' 'indvar2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 297 [1/1] (2.46ns)   --->   "%exitcond1 = icmp eq i30 %indvar2, %tmp_9" [modeComputer/src/toplevel.cpp:78]   --->   Operation 297 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1073741823, i64 0)"   --->   Operation 298 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 299 [1/1] (2.49ns)   --->   "%indvar_next1 = add i30 %indvar2, 1"   --->   Operation 299 'add' 'indvar_next1' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 300 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %memcpy.tail, label %burst.wr.body" [modeComputer/src/toplevel.cpp:78]   --->   Operation 300 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 301 [1/1] (0.00ns)   --->   "%indvar3 = zext i30 %indvar2 to i64"   --->   Operation 301 'zext' 'indvar3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_40 : Operation 302 [1/1] (0.00ns)   --->   "%sectionData_addr_4 = getelementptr [6750 x i32]* @sectionData, i64 0, i64 %indvar3" [modeComputer/src/toplevel.cpp:119]   --->   Operation 302 'getelementptr' 'sectionData_addr_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_40 : Operation 303 [2/2] (3.25ns)   --->   "%sectionData_load_6 = load i32* %sectionData_addr_4, align 4" [modeComputer/src/toplevel.cpp:119]   --->   Operation 303 'load' 'sectionData_load_6' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>

State 41 <SV = 18> <Delay = 3.25>
ST_41 : Operation 304 [1/2] (3.25ns)   --->   "%sectionData_load_6 = load i32* %sectionData_addr_4, align 4" [modeComputer/src/toplevel.cpp:119]   --->   Operation 304 'load' 'sectionData_load_6' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6750> <RAM>

State 42 <SV = 19> <Delay = 6.56>
ST_42 : Operation 305 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind"   --->   Operation 305 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_42 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12)"   --->   Operation 306 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_42 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_ram_OC_sec)"   --->   Operation 307 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_42 : Operation 308 [1/1] (6.56ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %MAXI_addr, i32 %sectionData_load_6, i4 -1)" [modeComputer/src/toplevel.cpp:119]   --->   Operation 308 'write' <Predicate = (!exitcond1)> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 309 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind"   --->   Operation 309 'specregionend' 'burstwrite_rend' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_42 : Operation 310 [1/1] (0.00ns)   --->   "br label %burst.wr.header"   --->   Operation 310 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 43 <SV = 18> <Delay = 6.56>
ST_43 : Operation 311 [5/5] (6.56ns)   --->   "%MAXI_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)" [modeComputer/src/toplevel.cpp:119]   --->   Operation 311 'writeresp' 'MAXI_addr_wr_resp' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 19> <Delay = 6.56>
ST_44 : Operation 312 [4/5] (6.56ns)   --->   "%MAXI_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)" [modeComputer/src/toplevel.cpp:119]   --->   Operation 312 'writeresp' 'MAXI_addr_wr_resp' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 20> <Delay = 6.56>
ST_45 : Operation 313 [3/5] (6.56ns)   --->   "%MAXI_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)" [modeComputer/src/toplevel.cpp:119]   --->   Operation 313 'writeresp' 'MAXI_addr_wr_resp' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 21> <Delay = 6.56>
ST_46 : Operation 314 [1/1] (0.00ns)   --->   "%b_local_1_load = load i32* %b_local_1"   --->   Operation 314 'load' 'b_local_1_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 315 [1/1] (0.00ns)   --->   "%g_local_1_load = load i32* %g_local_1"   --->   Operation 315 'load' 'g_local_1_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 316 [1/1] (0.00ns)   --->   "%r_local_1_load = load i32* %r_local_1"   --->   Operation 316 'load' 'r_local_1_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 317 [2/5] (6.56ns)   --->   "%MAXI_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)" [modeComputer/src/toplevel.cpp:119]   --->   Operation 317 'writeresp' 'MAXI_addr_wr_resp' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 318 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %r, i32 %r_local_1_load)"   --->   Operation 318 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_46 : Operation 319 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %g, i32 %g_local_1_load)"   --->   Operation 319 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_46 : Operation 320 [2/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %b, i32 %b_local_1_load)"   --->   Operation 320 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_46 : Operation 321 [2/2] (0.00ns)   --->   "ret i32 undef" [modeComputer/src/toplevel.cpp:120]   --->   Operation 321 'ret' <Predicate = true> <Delay = 0.00>

State 47 <SV = 22> <Delay = 6.56>
ST_47 : Operation 322 [1/5] (6.56ns)   --->   "%MAXI_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %MAXI_addr)" [modeComputer/src/toplevel.cpp:119]   --->   Operation 322 'writeresp' 'MAXI_addr_wr_resp' <Predicate = true> <Delay = 6.56> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 323 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %r, i32 %r_local_1_load)"   --->   Operation 323 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_47 : Operation 324 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %g, i32 %g_local_1_load)"   --->   Operation 324 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_47 : Operation 325 [1/2] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %b, i32 %b_local_1_load)"   --->   Operation 325 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_47 : Operation 326 [1/2] (0.00ns)   --->   "ret i32 undef" [modeComputer/src/toplevel.cpp:120]   --->   Operation 326 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ MAXI]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ g]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ version]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sectionData]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ numberOfPixelsVisted]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ visited]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ram_read               (read             ) [ 000000000000000000000000000000000000000000000000]
ram1                   (partselect       ) [ 001111100000000000000000000000000000000000000000]
length_read            (read             ) [ 000111111111111111111111111111111111111100000000]
height_read            (read             ) [ 000111111111111111111111111111111111111100000000]
tmp_8                  (shl              ) [ 000000000000000000000000000000000000000000000000]
tmp                    (sub              ) [ 000111000000000000000000000000000000000000000000]
tmp_7                  (mul              ) [ 000000000000000000000000000000000000000000000000]
tmp_9                  (trunc            ) [ 000000111111111111111111111111111111111111100000]
tmp_3                  (zext             ) [ 000000000000000000000000000000000000000000000000]
MAXI_addr              (getelementptr    ) [ 000000011111111111111111111111111111111111111111]
p_add_i32_shr_cast8    (zext             ) [ 000000011111111111111111111111111111111100000000]
StgValue_70            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_71            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_72            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_73            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_74            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_75            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_76            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_77            (specbitsmap      ) [ 000000000000000000000000000000000000000000000000]
StgValue_78            (spectopmodule    ) [ 000000000000000000000000000000000000000000000000]
StgValue_79            (specinterface    ) [ 000000000000000000000000000000000000000000000000]
StgValue_80            (specinterface    ) [ 000000000000000000000000000000000000000000000000]
StgValue_81            (specinterface    ) [ 000000000000000000000000000000000000000000000000]
StgValue_82            (specinterface    ) [ 000000000000000000000000000000000000000000000000]
StgValue_83            (specinterface    ) [ 000000000000000000000000000000000000000000000000]
StgValue_84            (specinterface    ) [ 000000000000000000000000000000000000000000000000]
StgValue_85            (specinterface    ) [ 000000000000000000000000000000000000000000000000]
StgValue_86            (specinterface    ) [ 000000000000000000000000000000000000000000000000]
StgValue_87            (specinterface    ) [ 000000000000000000000000000000000000000000000000]
StgValue_88            (write            ) [ 000000000000000000000000000000000000000000000000]
MAXI_addr_rd_req       (readreq          ) [ 000000000000000000000000000000000000000000000000]
StgValue_90            (br               ) [ 000000000000111100000000000000000000000000000000]
indvar                 (phi              ) [ 000000000000011100000000000000000000000000000000]
exitcond               (icmp             ) [ 000000000000011100000000000000000000000000000000]
StgValue_93            (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
indvar_next            (add              ) [ 000000000000111100000000000000000000000000000000]
StgValue_95            (br               ) [ 000000000000000000000000000000000000000000000000]
MAXI_addr_read         (read             ) [ 000000000000010100000000000000000000000000000000]
burstread_rbegin       (specregionbegin  ) [ 000000000000000000000000000000000000000000000000]
StgValue_98            (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
StgValue_99            (specloopname     ) [ 000000000000000000000000000000000000000000000000]
indvar1                (zext             ) [ 000000000000000000000000000000000000000000000000]
sectionData_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
StgValue_102           (store            ) [ 000000000000000000000000000000000000000000000000]
burstread_rend         (specregionend    ) [ 000000000000000000000000000000000000000000000000]
StgValue_104           (br               ) [ 000000000000111100000000000000000000000000000000]
p_0111_1               (alloca           ) [ 000000000000000011111111111111111111111100000000]
b_local_1              (alloca           ) [ 000000000000000001111111111111111111111111111110]
g_local_1              (alloca           ) [ 000000000000000001111111111111111111111111111110]
r_local_1              (alloca           ) [ 000000000000000001111111111111111111111111111110]
StgValue_110           (store            ) [ 000000000000000000000000000000000000000000000000]
cast                   (zext             ) [ 000000000000000001100000000000000000000000000000]
cast4                  (zext             ) [ 000000000000000001100000000000000000000000000000]
StgValue_114           (store            ) [ 000000000000000000000000000000000000000000000000]
sectionData_load       (load             ) [ 000000000000000000000000000000000000000000000000]
StgValue_119           (store            ) [ 000000000000000000000000000000000000000000000000]
sectionData_load_1     (load             ) [ 000000000000000000000000000000000000000000000000]
sectionData_load_2     (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_11                 (trunc            ) [ 000000000000000000011111111111111111111100000000]
bound                  (mul              ) [ 000000000000000000011111111111111111111100000000]
StgValue_124           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_125           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_126           (br               ) [ 000000000000000000111111111111111111111100000000]
indvar_flatten1        (phi              ) [ 000000000000000000010000000000000000000000000000]
x                      (phi              ) [ 000000000000000000010000000000000000000000000000]
y                      (phi              ) [ 000000000000000000010000000000000000000000000000]
StgValue_130           (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
exitcond_flatten1      (icmp             ) [ 000000000000000000011111111111111111111111100000]
indvar_flatten_next1   (add              ) [ 000000000000000000111111111111111111111100000000]
StgValue_133           (br               ) [ 000000000000000000000000000000000000000000000000]
exitcond2              (icmp             ) [ 000000000000000000000000000000000000000000000000]
y_mid2                 (select           ) [ 000000000000000000001111111111111111111100000000]
x_s                    (add              ) [ 000000000000000000000000000000000000000000000000]
x_cast_mid2_v          (select           ) [ 000000000000000000111111111111111111111100000000]
tmp_12                 (trunc            ) [ 000000000000000000001000000000000000000000000000]
tmp_13                 (trunc            ) [ 000000000000000000001000000000000000000000000000]
MAXI_addr_wr_req       (writereq         ) [ 000000000000000000000000000000000000000000000000]
StgValue_141           (br               ) [ 000000000000000000011111111111111111111111100000]
tmp_5                  (mul              ) [ 000000000000000000000000000000000000000000000000]
tmp_6                  (add              ) [ 000000000000000000000100000000000000000000000000]
tmp_14                 (shl              ) [ 000000000000000000000000000000000000000000000000]
current_V              (sub              ) [ 000000000000000000000010000000000000000000000000]
tmp_2                  (zext             ) [ 000000000000000000000000000000000000000000000000]
sectionData_addr_1     (getelementptr    ) [ 000000000000000000000010000000000000000000000000]
sectionData_load_3     (load             ) [ 000000000000000000000001111111111111111100000000]
lhs_V_cast             (zext             ) [ 000000000000000000000000000000000000000000000000]
r_V                    (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_4                  (zext             ) [ 000000000000000000000000000000000000000000000000]
sectionData_addr_2     (getelementptr    ) [ 000000000000000000000001000000000000000000000000]
r_V_1                  (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_s                  (zext             ) [ 000000000000000000000000000000000000000000000000]
sectionData_addr_3     (getelementptr    ) [ 000000000000000000000001000000000000000000000000]
StgValue_159           (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
StgValue_160           (specloopname     ) [ 000000000000000000000000000000000000000000000000]
StgValue_161           (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
StgValue_162           (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
StgValue_163           (specloopname     ) [ 000000000000000000000000000000000000000000000000]
tmp_1                  (specregionbegin  ) [ 000000000000000000000000111111111111111100000000]
StgValue_165           (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
sectionData_load_4     (load             ) [ 000000000000000000000000111111111111111100000000]
sectionData_load_5     (load             ) [ 000000000000000000000000111111111111111100000000]
numberOfPixelsVisted_1 (load             ) [ 000000000000000000000000111101000000000000000000]
StgValue_169           (br               ) [ 000000000000000000011111111111111111111100000000]
i_i                    (phi              ) [ 000000000000000000000000100100000000000000000000]
tmp_i                  (icmp             ) [ 000000000000000000011111111111111111111100000000]
i                      (add              ) [ 000000000000000000011111111111111111111100000000]
StgValue_173           (br               ) [ 000000000000000000000000000000000000000000000000]
i_i_cast6              (zext             ) [ 000000000000000000000000000000000000000000000000]
p_shl_i                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
p_shl_i_cast           (zext             ) [ 000000000000000000000000000000000000000000000000]
tmp_15_i               (sub              ) [ 000000000000000000000000010000000000000000000000]
tmp_16_i               (sext             ) [ 000000000000000000000000000000000000000000000000]
visited_addr           (getelementptr    ) [ 000000000000000000000000010000000000000000000000]
visited_load           (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_17_i               (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_18_i               (sext             ) [ 000000000000000000000000000000000000000000000000]
visited_addr_1         (getelementptr    ) [ 000000000000000000000000001000000000000000000000]
tmp_19_i               (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_20_i               (sext             ) [ 000000000000000000000000000000000000000000000000]
visited_addr_2         (getelementptr    ) [ 000000000000000000000000001000000000000000000000]
tmp_i_i                (icmp             ) [ 000000000000000000000000001000000000000000000000]
tmp_21_i               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000]
visited_load_1         (load             ) [ 000000000000000000000000000000000000000000000000]
visited_load_2         (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_i_i_4              (icmp             ) [ 000000000000000000000000000000000000000000000000]
tmp_26_i_i             (icmp             ) [ 000000000000000000000000000000000000000000000000]
tmp1                   (and              ) [ 000000000000000000000000000000000000000000000000]
val_assign             (and              ) [ 000000000000000000011111111111111111111100000000]
empty                  (specregionend    ) [ 000000000000000000000000000000000000000000000000]
StgValue_199           (br               ) [ 000000000000000000011111111111111111111100000000]
StgValue_200           (specloopname     ) [ 000000000000000000000000000000000000000000000000]
StgValue_201           (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
StgValue_202           (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
StgValue_203           (br               ) [ 000000000000000000000000000000000000000000000000]
StgValue_204           (br               ) [ 000000000000000000000000000000000000000000000000]
p_0111_1_load          (load             ) [ 000000000000000000000000000000000000000000000000]
b_local_1_load_1       (load             ) [ 000000000000000000000000000000000000000000000000]
g_local_1_load_1       (load             ) [ 000000000000000000000000000000000000000000000000]
r_local_1_load_1       (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_10                 (icmp             ) [ 000000000000000000000000000000000000000000000000]
r_local_1_pixelB_ass   (select           ) [ 000000000000000000000000000000000000000000000000]
g_local_1_pixelG_ass   (select           ) [ 000000000000000000000000000000000000000000000000]
b_local_1_pixelR_ass   (select           ) [ 000000000000000000000000000000000000000000000000]
p_0111_1_agg_result_V  (select           ) [ 000000000000000000000000000000000000000000000000]
StgValue_214           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_215           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_216           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_217           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_218           (br               ) [ 000000000000000000000000000000000000000000000000]
empty_8                (specregionend    ) [ 000000000000000000000000000000000000000000000000]
y_1                    (add              ) [ 000000000000000000111111111111111111111100000000]
StgValue_221           (br               ) [ 000000000000000000111111111111111111111100000000]
lhs_V_1_cast4          (zext             ) [ 000000000000000000000000000000000000000000000000]
p_shl_i1               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
p_shl_i1_cast          (zext             ) [ 000000000000000000000000000000000000000000000000]
r_V_2                  (sub              ) [ 000000000000000000000000000000000000000000000000]
r_V_2_cast             (sext             ) [ 000000000000000000000000000000100000000000000000]
tmp_i1                 (zext             ) [ 000000000000000000000000000000000000000000000000]
visited_addr_3         (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
StgValue_229           (store            ) [ 000000000000000000000000000000000000000000000000]
tmp_6_i                (add              ) [ 000000000000000000000000000000000000000000000000]
StgValue_231           (store            ) [ 000000000000000000000000000000000000000000000000]
lhs_V                  (zext             ) [ 000000000000000000000000000000000000000000000000]
r_V_3                  (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_3_i                (zext             ) [ 000000000000000000000000000000000000000000000000]
visited_addr_4         (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
StgValue_236           (store            ) [ 000000000000000000000000000000000000000000000000]
r_V_4                  (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_5_i                (zext             ) [ 000000000000000000000000000000000000000000000000]
visited_addr_5         (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
StgValue_240           (store            ) [ 000000000000000000000000000000000000000000000000]
StgValue_241           (br               ) [ 000000000000000000011111111111111111111100000000]
indvar_flatten         (phi              ) [ 000000000000000000000000000000010000000000000000]
x_i                    (phi              ) [ 000000000000000000000000000000010000000000000000]
agg_result_V_1_i       (phi              ) [ 000000000000000000011111111110011111111100000000]
agg_result_V_load_i    (phi              ) [ 000000000000000000000000000000011111111100000000]
y_i                    (phi              ) [ 000000000000000000000000000000010000000000000000]
StgValue_247           (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
exitcond_flatten       (icmp             ) [ 000000000000000000011111111111111111111100000000]
indvar_flatten_next    (add              ) [ 000000000000000000011111111111111111111100000000]
StgValue_250           (br               ) [ 000000000000000000000000000000000000000000000000]
exitcond_i8            (icmp             ) [ 000000000000000000000000000000000000000000000000]
y_i_mid2               (select           ) [ 000000000000000000000000000000011110000000000000]
x_1                    (add              ) [ 000000000000000000000000000000000000000000000000]
x_i_mid2               (select           ) [ 000000000000000000011111111111111111111100000000]
y_2                    (add              ) [ 000000000000000000011111111111111111111100000000]
tmp_i1_5               (mul              ) [ 000000000000000000000000000000010001000000000000]
tmp_i2                 (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_15                 (trunc            ) [ 000000000000000000000000000000000000000000000000]
tmp_16                 (trunc            ) [ 000000000000000000000000000000000000000000000000]
p_shl_i2               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
current_V_1            (sub              ) [ 000000000000000000000000000000001000100000000000]
tmp_22_i               (zext             ) [ 000000000000000000000000000000000000000000000000]
sectionData_addr_5     (getelementptr    ) [ 000000000000000000000000000000010000010000000000]
lhs_V_3_cast           (zext             ) [ 000000000000000000000000000000010000010000000000]
r_V_5                  (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_23_i               (zext             ) [ 000000000000000000000000000000000000000000000000]
sectionData_addr_6     (getelementptr    ) [ 000000000000000000000000000000010000010000000000]
sectionData_load_7     (load             ) [ 000000000000000000000000000000000000000000000000]
sectionData_load_8     (load             ) [ 000000000000000000000000000000000000000000000000]
r_V_6                  (add              ) [ 000000000000000000000000000000000000000000000000]
tmp_24_i               (zext             ) [ 000000000000000000000000000000000000000000000000]
sectionData_addr_7     (getelementptr    ) [ 000000000000000000000000000000001000001000000000]
tmp_i_i1               (icmp             ) [ 000000000000000000000000000000011000001100000000]
tmp_i_i1_6             (icmp             ) [ 000000000000000000000000000000011000001100000000]
sectionData_load_9     (load             ) [ 000000000000000000000000000000000000000000000000]
tmp_26_i_i1            (icmp             ) [ 000000000000000000000000000000010000000100000000]
result_V               (add              ) [ 000000000000000000000000000000010000000100000000]
StgValue_283           (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
StgValue_284           (specloopname     ) [ 000000000000000000000000000000000000000000000000]
StgValue_285           (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
StgValue_286           (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
StgValue_287           (specloopname     ) [ 000000000000000000000000000000000000000000000000]
tmp_27_i               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000]
StgValue_289           (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
tmp2                   (and              ) [ 000000000000000000000000000000000000000000000000]
val_assign_1           (and              ) [ 000000000000000000000000000000000000000000000000]
tmp_25_agg_result_V_s  (select           ) [ 000000000000000000011111111111111111111100000000]
tmp_25_agg_result_V_1  (select           ) [ 000000000000000000011111111111111111111100000000]
empty_7                (specregionend    ) [ 000000000000000000000000000000000000000000000000]
StgValue_295           (br               ) [ 000000000000000000011111111111111111111100000000]
indvar2                (phi              ) [ 000000000000000000000000000000000000000010000000]
exitcond1              (icmp             ) [ 000000000000000000000000000000000000000011100000]
StgValue_298           (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
indvar_next1           (add              ) [ 000000000000000000010000000000000000000011100000]
StgValue_300           (br               ) [ 000000000000000000000000000000000000000000000000]
indvar3                (zext             ) [ 000000000000000000000000000000000000000000000000]
sectionData_addr_4     (getelementptr    ) [ 000000000000000000000000000000000000000011000000]
sectionData_load_6     (load             ) [ 000000000000000000000000000000000000000010100000]
burstwrite_rbegin      (specregionbegin  ) [ 000000000000000000000000000000000000000000000000]
StgValue_306           (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
StgValue_307           (specloopname     ) [ 000000000000000000000000000000000000000000000000]
StgValue_308           (write            ) [ 000000000000000000000000000000000000000000000000]
burstwrite_rend        (specregionend    ) [ 000000000000000000000000000000000000000000000000]
StgValue_310           (br               ) [ 000000000000000000010000000000000000000011100000]
b_local_1_load         (load             ) [ 000000000000000000000000000000000000000000000001]
g_local_1_load         (load             ) [ 000000000000000000000000000000000000000000000001]
r_local_1_load         (load             ) [ 000000000000000000000000000000000000000000000001]
MAXI_addr_wr_resp      (writeresp        ) [ 000000000000000000000000000000000000000000000000]
StgValue_323           (write            ) [ 000000000000000000000000000000000000000000000000]
StgValue_324           (write            ) [ 000000000000000000000000000000000000000000000000]
StgValue_325           (write            ) [ 000000000000000000000000000000000000000000000000]
StgValue_326           (ret              ) [ 000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="MAXI">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAXI"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ram">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ram"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="length_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="g">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="version">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="version"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sectionData">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sectionData"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="numberOfPixelsVisted">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numberOfPixelsVisted"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="visited">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="visited"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="toplevel_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_sectionDat"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mainXLoop_mainYLoop_s"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="freqXLoop_freqYLoop_s"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_ram_OC_sec"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="p_0111_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0111_1/16 "/>
</bind>
</comp>

<comp id="156" class="1004" name="b_local_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_local_1/16 "/>
</bind>
</comp>

<comp id="160" class="1004" name="g_local_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_local_1/16 "/>
</bind>
</comp>

<comp id="164" class="1004" name="r_local_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_local_1/16 "/>
</bind>
</comp>

<comp id="168" class="1004" name="ram_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ram_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_writeresp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="30" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="MAXI_addr_rd_req/6 MAXI_addr_wr_req/19 MAXI_addr_wr_resp/43 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_68/11 "/>
</bind>
</comp>

<comp id="200" class="1004" name="MAXI_addr_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="8"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MAXI_addr_read/14 "/>
</bind>
</comp>

<comp id="206" class="1004" name="StgValue_308_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="14"/>
<pin id="209" dir="0" index="2" bw="32" slack="1"/>
<pin id="210" dir="0" index="3" bw="1" slack="0"/>
<pin id="211" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_308/42 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_write_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_318/46 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_319/46 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_write_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="32" slack="0"/>
<pin id="233" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_320/46 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sectionData_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="30" slack="0"/>
<pin id="240" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr/15 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="13" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="1"/>
<pin id="246" dir="0" index="2" bw="0" slack="0"/>
<pin id="251" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="32" slack="0"/>
<pin id="254" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_102/15 sectionData_load/16 sectionData_load_1/17 sectionData_load_2/17 sectionData_load_3/21 sectionData_load_4/22 sectionData_load_5/22 sectionData_load_7/36 sectionData_load_8/36 sectionData_load_9/37 sectionData_load_6/40 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sectionData_addr_1_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="13" slack="0"/>
<pin id="260" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_1/21 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sectionData_addr_2_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="14" slack="0"/>
<pin id="268" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_2/22 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sectionData_addr_3_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="14" slack="0"/>
<pin id="276" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_3/22 "/>
</bind>
</comp>

<comp id="280" class="1004" name="visited_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="15" slack="0"/>
<pin id="284" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr/24 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="13" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="3"/>
<pin id="290" dir="0" index="2" bw="0" slack="0"/>
<pin id="308" dir="0" index="4" bw="13" slack="3"/>
<pin id="309" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="32" slack="0"/>
<pin id="311" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="visited_load/24 visited_load_1/25 visited_load_2/25 StgValue_229/29 StgValue_236/30 StgValue_240/30 "/>
</bind>
</comp>

<comp id="293" class="1004" name="visited_addr_1_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="15" slack="0"/>
<pin id="297" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr_1/25 "/>
</bind>
</comp>

<comp id="301" class="1004" name="visited_addr_2_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="15" slack="0"/>
<pin id="305" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr_2/25 "/>
</bind>
</comp>

<comp id="313" class="1004" name="visited_addr_3_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="44" slack="0"/>
<pin id="317" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr_3/29 "/>
</bind>
</comp>

<comp id="321" class="1004" name="visited_addr_4_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="45" slack="0"/>
<pin id="325" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr_4/30 "/>
</bind>
</comp>

<comp id="329" class="1004" name="visited_addr_5_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="45" slack="0"/>
<pin id="333" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="visited_addr_5/30 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sectionData_addr_5_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="13" slack="0"/>
<pin id="341" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_5/36 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sectionData_addr_6_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="14" slack="0"/>
<pin id="349" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_6/36 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sectionData_addr_7_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="14" slack="0"/>
<pin id="357" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_7/37 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sectionData_addr_4_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="30" slack="0"/>
<pin id="365" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sectionData_addr_4/40 "/>
</bind>
</comp>

<comp id="369" class="1005" name="indvar_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="30" slack="1"/>
<pin id="371" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="indvar_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="30" slack="0"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/13 "/>
</bind>
</comp>

<comp id="381" class="1005" name="indvar_flatten1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="indvar_flatten1_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="64" slack="0"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/19 "/>
</bind>
</comp>

<comp id="392" class="1005" name="x_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="x_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="32" slack="0"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/19 "/>
</bind>
</comp>

<comp id="403" class="1005" name="y_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="y_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="32" slack="1"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/19 "/>
</bind>
</comp>

<comp id="414" class="1005" name="i_i_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="12" slack="1"/>
<pin id="416" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="i_i_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="12" slack="0"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/24 "/>
</bind>
</comp>

<comp id="425" class="1005" name="indvar_flatten_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="1"/>
<pin id="427" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="indvar_flatten_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="64" slack="0"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/31 "/>
</bind>
</comp>

<comp id="436" class="1005" name="x_i_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_i (phireg) "/>
</bind>
</comp>

<comp id="440" class="1004" name="x_i_phi_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="32" slack="0"/>
<pin id="444" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_i/31 "/>
</bind>
</comp>

<comp id="447" class="1005" name="agg_result_V_1_i_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="1"/>
<pin id="449" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_1_i (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="agg_result_V_1_i_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="12" slack="1"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_1_i/31 "/>
</bind>
</comp>

<comp id="459" class="1005" name="agg_result_V_load_i_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="12" slack="1"/>
<pin id="461" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_load_i (phireg) "/>
</bind>
</comp>

<comp id="463" class="1004" name="agg_result_V_load_i_phi_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="12" slack="1"/>
<pin id="467" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="4" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_load_i/31 "/>
</bind>
</comp>

<comp id="471" class="1005" name="y_i_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_i (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="y_i_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="32" slack="1"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_i/31 "/>
</bind>
</comp>

<comp id="482" class="1005" name="indvar2_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="30" slack="1"/>
<pin id="484" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="indvar2 (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="indvar2_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="30" slack="0"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="1" slack="1"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar2/40 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="8"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_local_1_load_1/28 b_local_1_load/46 "/>
</bind>
</comp>

<comp id="497" class="1004" name="grp_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="8"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_local_1_load_1/28 g_local_1_load/46 "/>
</bind>
</comp>

<comp id="501" class="1004" name="grp_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="8"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_local_1_load_1/28 r_local_1_load/46 "/>
</bind>
</comp>

<comp id="505" class="1005" name="reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_load_3 sectionData_load_6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="ram1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="30" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="0" index="2" bw="3" slack="0"/>
<pin id="516" dir="0" index="3" bw="6" slack="0"/>
<pin id="517" dir="1" index="4" bw="30" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ram1/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_8_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="3" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="0" index="1" bw="32" slack="1"/>
<pin id="537" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_9_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_3_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="30" slack="5"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="MAXI_addr_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MAXI_addr/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_add_i32_shr_cast8_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="30" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_add_i32_shr_cast8/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="exitcond_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="30" slack="0"/>
<pin id="558" dir="0" index="1" bw="30" slack="8"/>
<pin id="559" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="561" class="1004" name="indvar_next_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="30" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/13 "/>
</bind>
</comp>

<comp id="567" class="1004" name="indvar1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="30" slack="2"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar1/15 "/>
</bind>
</comp>

<comp id="572" class="1004" name="StgValue_110_store_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="12" slack="0"/>
<pin id="575" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_110/16 "/>
</bind>
</comp>

<comp id="578" class="1004" name="cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="12"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/16 "/>
</bind>
</comp>

<comp id="581" class="1004" name="cast4_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="12"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast4/16 "/>
</bind>
</comp>

<comp id="584" class="1004" name="grp_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/16 "/>
</bind>
</comp>

<comp id="590" class="1004" name="StgValue_114_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="12" slack="0"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/16 "/>
</bind>
</comp>

<comp id="595" class="1004" name="StgValue_119_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="1"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_119/17 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_11_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="14"/>
<pin id="602" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/18 "/>
</bind>
</comp>

<comp id="603" class="1004" name="StgValue_124_store_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="2"/>
<pin id="606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/18 "/>
</bind>
</comp>

<comp id="608" class="1004" name="StgValue_125_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="2"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/18 "/>
</bind>
</comp>

<comp id="613" class="1004" name="exitcond_flatten1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="0"/>
<pin id="615" dir="0" index="1" bw="64" slack="1"/>
<pin id="616" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/19 "/>
</bind>
</comp>

<comp id="618" class="1004" name="indvar_flatten_next1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/19 "/>
</bind>
</comp>

<comp id="624" class="1004" name="exitcond2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="15"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/19 "/>
</bind>
</comp>

<comp id="629" class="1004" name="y_mid2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="0" index="2" bw="32" slack="0"/>
<pin id="633" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/19 "/>
</bind>
</comp>

<comp id="637" class="1004" name="x_s_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_s/19 "/>
</bind>
</comp>

<comp id="643" class="1004" name="x_cast_mid2_v_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="0" index="2" bw="32" slack="0"/>
<pin id="647" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_cast_mid2_v/19 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_12_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/19 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_13_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/19 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_14_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="13" slack="1"/>
<pin id="661" dir="0" index="1" bw="3" slack="0"/>
<pin id="662" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_14/21 "/>
</bind>
</comp>

<comp id="664" class="1004" name="current_V_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="13" slack="0"/>
<pin id="666" dir="0" index="1" bw="13" slack="1"/>
<pin id="667" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="current_V/21 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_2_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="13" slack="0"/>
<pin id="671" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/21 "/>
</bind>
</comp>

<comp id="674" class="1004" name="lhs_V_cast_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="13" slack="1"/>
<pin id="676" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/22 "/>
</bind>
</comp>

<comp id="677" class="1004" name="r_V_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="13" slack="0"/>
<pin id="680" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/22 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_4_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="14" slack="0"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/22 "/>
</bind>
</comp>

<comp id="688" class="1004" name="r_V_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="3" slack="0"/>
<pin id="690" dir="0" index="1" bw="13" slack="0"/>
<pin id="691" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/22 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_s_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="14" slack="0"/>
<pin id="696" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/22 "/>
</bind>
</comp>

<comp id="699" class="1004" name="numberOfPixelsVisted_1_load_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="12" slack="0"/>
<pin id="701" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="numberOfPixelsVisted_1/23 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_i_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="12" slack="0"/>
<pin id="705" dir="0" index="1" bw="12" slack="1"/>
<pin id="706" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/24 "/>
</bind>
</comp>

<comp id="708" class="1004" name="i_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="12" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/24 "/>
</bind>
</comp>

<comp id="714" class="1004" name="i_i_cast6_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="12" slack="0"/>
<pin id="716" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_cast6/24 "/>
</bind>
</comp>

<comp id="718" class="1004" name="p_shl_i_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="14" slack="0"/>
<pin id="720" dir="0" index="1" bw="12" slack="0"/>
<pin id="721" dir="0" index="2" bw="1" slack="0"/>
<pin id="722" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/24 "/>
</bind>
</comp>

<comp id="726" class="1004" name="p_shl_i_cast_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="14" slack="0"/>
<pin id="728" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i_cast/24 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_15_i_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="14" slack="0"/>
<pin id="732" dir="0" index="1" bw="12" slack="0"/>
<pin id="733" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15_i/24 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_16_i_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="15" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_i/24 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_17_i_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="15" slack="1"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17_i/25 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_18_i_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="15" slack="0"/>
<pin id="748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_i/25 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_19_i_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="15" slack="1"/>
<pin id="753" dir="0" index="1" bw="3" slack="0"/>
<pin id="754" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19_i/25 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_20_i_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="15" slack="0"/>
<pin id="758" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_i/25 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_i_i_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="3"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/25 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_i_i_4_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="3"/>
<pin id="769" dir="0" index="1" bw="32" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_4/26 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_26_i_i_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="3"/>
<pin id="774" dir="0" index="1" bw="32" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26_i_i/26 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/26 "/>
</bind>
</comp>

<comp id="783" class="1004" name="val_assign_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="1"/>
<pin id="786" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="val_assign/26 "/>
</bind>
</comp>

<comp id="788" class="1004" name="p_0111_1_load_load_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="12" slack="12"/>
<pin id="790" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0111_1_load/28 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_10_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="12" slack="1"/>
<pin id="793" dir="0" index="1" bw="12" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/28 "/>
</bind>
</comp>

<comp id="797" class="1004" name="r_local_1_pixelB_ass_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="0"/>
<pin id="800" dir="0" index="2" bw="32" slack="6"/>
<pin id="801" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_local_1_pixelB_ass/28 "/>
</bind>
</comp>

<comp id="805" class="1004" name="g_local_1_pixelG_ass_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="32" slack="0"/>
<pin id="808" dir="0" index="2" bw="32" slack="5"/>
<pin id="809" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="g_local_1_pixelG_ass/28 "/>
</bind>
</comp>

<comp id="812" class="1004" name="b_local_1_pixelR_ass_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="0" index="2" bw="32" slack="5"/>
<pin id="816" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_local_1_pixelR_ass/28 "/>
</bind>
</comp>

<comp id="819" class="1004" name="p_0111_1_agg_result_V_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="12" slack="0"/>
<pin id="822" dir="0" index="2" bw="12" slack="1"/>
<pin id="823" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0111_1_agg_result_V/28 "/>
</bind>
</comp>

<comp id="827" class="1004" name="StgValue_214_store_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="12"/>
<pin id="830" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_214/28 "/>
</bind>
</comp>

<comp id="832" class="1004" name="StgValue_215_store_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="12"/>
<pin id="835" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_215/28 "/>
</bind>
</comp>

<comp id="837" class="1004" name="StgValue_216_store_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="12"/>
<pin id="840" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_216/28 "/>
</bind>
</comp>

<comp id="842" class="1004" name="StgValue_217_store_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="12" slack="0"/>
<pin id="844" dir="0" index="1" bw="12" slack="12"/>
<pin id="845" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_217/28 "/>
</bind>
</comp>

<comp id="847" class="1004" name="y_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="9"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/28 "/>
</bind>
</comp>

<comp id="852" class="1004" name="lhs_V_1_cast4_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="12" slack="2"/>
<pin id="854" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_cast4/29 "/>
</bind>
</comp>

<comp id="855" class="1004" name="p_shl_i1_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="14" slack="0"/>
<pin id="857" dir="0" index="1" bw="12" slack="2"/>
<pin id="858" dir="0" index="2" bw="1" slack="0"/>
<pin id="859" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i1/29 "/>
</bind>
</comp>

<comp id="862" class="1004" name="p_shl_i1_cast_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="14" slack="0"/>
<pin id="864" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i1_cast/29 "/>
</bind>
</comp>

<comp id="866" class="1004" name="r_V_2_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="14" slack="0"/>
<pin id="868" dir="0" index="1" bw="12" slack="0"/>
<pin id="869" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_2/29 "/>
</bind>
</comp>

<comp id="872" class="1004" name="r_V_2_cast_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="15" slack="0"/>
<pin id="874" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2_cast/29 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_i1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="15" slack="0"/>
<pin id="878" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1/29 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_6_i_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="12" slack="2"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_i/29 "/>
</bind>
</comp>

<comp id="886" class="1004" name="StgValue_231_store_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="12" slack="0"/>
<pin id="888" dir="0" index="1" bw="12" slack="0"/>
<pin id="889" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_231/29 "/>
</bind>
</comp>

<comp id="892" class="1004" name="lhs_V_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="15" slack="1"/>
<pin id="894" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/30 "/>
</bind>
</comp>

<comp id="895" class="1004" name="r_V_3_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="44" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_3/30 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_3_i_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="45" slack="0"/>
<pin id="903" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i/30 "/>
</bind>
</comp>

<comp id="906" class="1004" name="r_V_4_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="44" slack="0"/>
<pin id="908" dir="0" index="1" bw="3" slack="0"/>
<pin id="909" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_4/30 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_5_i_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="45" slack="0"/>
<pin id="914" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i/30 "/>
</bind>
</comp>

<comp id="917" class="1004" name="exitcond_flatten_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="64" slack="0"/>
<pin id="919" dir="0" index="1" bw="64" slack="9"/>
<pin id="920" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/31 "/>
</bind>
</comp>

<comp id="922" class="1004" name="indvar_flatten_next_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="64" slack="0"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/31 "/>
</bind>
</comp>

<comp id="928" class="1004" name="exitcond_i8_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="0"/>
<pin id="930" dir="0" index="1" bw="32" slack="23"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i8/31 "/>
</bind>
</comp>

<comp id="933" class="1004" name="y_i_mid2_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="32" slack="0"/>
<pin id="936" dir="0" index="2" bw="32" slack="0"/>
<pin id="937" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_i_mid2/31 "/>
</bind>
</comp>

<comp id="941" class="1004" name="x_1_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="32" slack="0"/>
<pin id="944" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/31 "/>
</bind>
</comp>

<comp id="947" class="1004" name="x_i_mid2_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="32" slack="0"/>
<pin id="950" dir="0" index="2" bw="32" slack="0"/>
<pin id="951" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_i_mid2/31 "/>
</bind>
</comp>

<comp id="955" class="1004" name="grp_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="0" index="1" bw="32" slack="24"/>
<pin id="958" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_i1_5/32 "/>
</bind>
</comp>

<comp id="959" class="1004" name="y_2_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="32" slack="1"/>
<pin id="962" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/32 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_i2_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="0" index="1" bw="32" slack="4"/>
<pin id="967" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i2/35 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp_15_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="0"/>
<pin id="970" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/35 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_16_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="0"/>
<pin id="974" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/35 "/>
</bind>
</comp>

<comp id="976" class="1004" name="p_shl_i2_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="13" slack="0"/>
<pin id="978" dir="0" index="1" bw="11" slack="0"/>
<pin id="979" dir="0" index="2" bw="1" slack="0"/>
<pin id="980" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i2/35 "/>
</bind>
</comp>

<comp id="984" class="1004" name="current_V_1_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="13" slack="0"/>
<pin id="986" dir="0" index="1" bw="13" slack="0"/>
<pin id="987" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="current_V_1/35 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp_22_i_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="13" slack="1"/>
<pin id="992" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_i/36 "/>
</bind>
</comp>

<comp id="994" class="1004" name="lhs_V_3_cast_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="13" slack="1"/>
<pin id="996" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3_cast/36 "/>
</bind>
</comp>

<comp id="997" class="1004" name="r_V_5_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="13" slack="0"/>
<pin id="1000" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_5/36 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_23_i_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="14" slack="0"/>
<pin id="1005" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_i/36 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="r_V_6_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="3" slack="0"/>
<pin id="1010" dir="0" index="1" bw="13" slack="1"/>
<pin id="1011" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_6/37 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="tmp_24_i_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="14" slack="0"/>
<pin id="1015" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_i/37 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="tmp_i_i1_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="0"/>
<pin id="1020" dir="0" index="1" bw="32" slack="11"/>
<pin id="1021" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i1/37 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_i_i1_6_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="0"/>
<pin id="1026" dir="0" index="1" bw="32" slack="10"/>
<pin id="1027" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i1_6/37 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="tmp_26_i_i1_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="0"/>
<pin id="1031" dir="0" index="1" bw="32" slack="11"/>
<pin id="1032" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26_i_i1/38 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="result_V_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="12" slack="7"/>
<pin id="1037" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/38 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp2_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="2"/>
<pin id="1042" dir="0" index="1" bw="1" slack="1"/>
<pin id="1043" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/39 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="val_assign_1_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="0"/>
<pin id="1046" dir="0" index="1" bw="1" slack="2"/>
<pin id="1047" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="val_assign_1/39 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp_25_agg_result_V_s_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="0"/>
<pin id="1051" dir="0" index="1" bw="12" slack="1"/>
<pin id="1052" dir="0" index="2" bw="12" slack="8"/>
<pin id="1053" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25_agg_result_V_s/39 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_25_agg_result_V_1_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="0"/>
<pin id="1058" dir="0" index="1" bw="12" slack="1"/>
<pin id="1059" dir="0" index="2" bw="12" slack="8"/>
<pin id="1060" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25_agg_result_V_1/39 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="exitcond1_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="30" slack="0"/>
<pin id="1065" dir="0" index="1" bw="30" slack="13"/>
<pin id="1066" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/40 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="indvar_next1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="30" slack="0"/>
<pin id="1070" dir="0" index="1" bw="1" slack="0"/>
<pin id="1071" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next1/40 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="indvar3_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="30" slack="0"/>
<pin id="1076" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar3/40 "/>
</bind>
</comp>

<comp id="1079" class="1007" name="grp_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="13" slack="1"/>
<pin id="1081" dir="0" index="1" bw="13" slack="2"/>
<pin id="1082" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="1083" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_5/20 tmp_6/20 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="ram1_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="30" slack="5"/>
<pin id="1086" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="ram1 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="length_read_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="12"/>
<pin id="1091" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="length_read "/>
</bind>
</comp>

<comp id="1096" class="1005" name="height_read_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="1"/>
<pin id="1098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="1104" class="1005" name="tmp_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="1"/>
<pin id="1106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1109" class="1005" name="tmp_9_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="30" slack="1"/>
<pin id="1111" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="MAXI_addr_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="1"/>
<pin id="1118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MAXI_addr "/>
</bind>
</comp>

<comp id="1123" class="1005" name="p_add_i32_shr_cast8_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="1"/>
<pin id="1125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_add_i32_shr_cast8 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="exitcond_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1132" class="1005" name="indvar_next_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="30" slack="0"/>
<pin id="1134" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="1137" class="1005" name="MAXI_addr_read_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MAXI_addr_read "/>
</bind>
</comp>

<comp id="1142" class="1005" name="p_0111_1_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="12" slack="0"/>
<pin id="1144" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="p_0111_1 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="b_local_1_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="2"/>
<pin id="1151" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_local_1 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="g_local_1_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="2"/>
<pin id="1158" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="g_local_1 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="r_local_1_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="1"/>
<pin id="1165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_local_1 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="cast_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="64" slack="1"/>
<pin id="1172" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="1175" class="1005" name="cast4_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="64" slack="1"/>
<pin id="1177" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast4 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="tmp_11_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="13" slack="2"/>
<pin id="1182" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="bound_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="64" slack="1"/>
<pin id="1187" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1191" class="1005" name="exitcond_flatten1_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="1"/>
<pin id="1193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="indvar_flatten_next1_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="64" slack="0"/>
<pin id="1197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="y_mid2_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="9"/>
<pin id="1202" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="y_mid2 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="x_cast_mid2_v_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="0"/>
<pin id="1207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_cast_mid2_v "/>
</bind>
</comp>

<comp id="1210" class="1005" name="tmp_12_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="13" slack="1"/>
<pin id="1212" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="tmp_13_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="13" slack="1"/>
<pin id="1217" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="tmp_6_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="13" slack="1"/>
<pin id="1222" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="current_V_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="13" slack="1"/>
<pin id="1228" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="current_V "/>
</bind>
</comp>

<comp id="1231" class="1005" name="sectionData_addr_1_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="13" slack="1"/>
<pin id="1233" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_1 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="sectionData_addr_2_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="13" slack="1"/>
<pin id="1238" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_2 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="sectionData_addr_3_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="13" slack="1"/>
<pin id="1243" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_3 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="sectionData_load_4_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="3"/>
<pin id="1248" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sectionData_load_4 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="sectionData_load_5_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="3"/>
<pin id="1256" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sectionData_load_5 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="numberOfPixelsVisted_1_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="12" slack="1"/>
<pin id="1264" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="numberOfPixelsVisted_1 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="tmp_i_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="1"/>
<pin id="1272" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1274" class="1005" name="i_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="12" slack="0"/>
<pin id="1276" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1279" class="1005" name="tmp_15_i_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="15" slack="1"/>
<pin id="1281" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_i "/>
</bind>
</comp>

<comp id="1285" class="1005" name="visited_addr_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="13" slack="1"/>
<pin id="1287" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="visited_addr "/>
</bind>
</comp>

<comp id="1290" class="1005" name="visited_addr_1_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="13" slack="1"/>
<pin id="1292" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="visited_addr_1 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="visited_addr_2_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="13" slack="1"/>
<pin id="1297" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="visited_addr_2 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="tmp_i_i_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="1"/>
<pin id="1302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="1305" class="1005" name="val_assign_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="1"/>
<pin id="1307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="val_assign "/>
</bind>
</comp>

<comp id="1309" class="1005" name="y_1_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="1"/>
<pin id="1311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="r_V_2_cast_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="44" slack="1"/>
<pin id="1316" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2_cast "/>
</bind>
</comp>

<comp id="1319" class="1005" name="exitcond_flatten_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="1"/>
<pin id="1321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1323" class="1005" name="indvar_flatten_next_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="64" slack="0"/>
<pin id="1325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1328" class="1005" name="y_i_mid2_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="1"/>
<pin id="1330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_i_mid2 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="x_i_mid2_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="0"/>
<pin id="1336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_i_mid2 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="y_2_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="32" slack="1"/>
<pin id="1342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="tmp_i1_5_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="1"/>
<pin id="1347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1_5 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="current_V_1_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="13" slack="1"/>
<pin id="1352" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="current_V_1 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="sectionData_addr_5_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="13" slack="1"/>
<pin id="1358" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_5 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="lhs_V_3_cast_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="14" slack="1"/>
<pin id="1363" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_3_cast "/>
</bind>
</comp>

<comp id="1366" class="1005" name="sectionData_addr_6_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="13" slack="1"/>
<pin id="1368" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_6 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="sectionData_addr_7_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="13" slack="1"/>
<pin id="1373" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_7 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="tmp_i_i1_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="2"/>
<pin id="1378" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_i1 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="tmp_i_i1_6_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="2"/>
<pin id="1383" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_i1_6 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="tmp_26_i_i1_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="1"/>
<pin id="1388" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26_i_i1 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="result_V_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="12" slack="1"/>
<pin id="1393" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1397" class="1005" name="tmp_25_agg_result_V_s_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="12" slack="1"/>
<pin id="1399" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25_agg_result_V_s "/>
</bind>
</comp>

<comp id="1402" class="1005" name="tmp_25_agg_result_V_1_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="12" slack="1"/>
<pin id="1404" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25_agg_result_V_1 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="exitcond1_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="1"/>
<pin id="1409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="indvar_next1_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="30" slack="0"/>
<pin id="1413" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next1 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="sectionData_addr_4_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="13" slack="1"/>
<pin id="1418" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sectionData_addr_4 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="b_local_1_load_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="32" slack="1"/>
<pin id="1423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_local_1_load "/>
</bind>
</comp>

<comp id="1426" class="1005" name="g_local_1_load_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="32" slack="1"/>
<pin id="1428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g_local_1_load "/>
</bind>
</comp>

<comp id="1431" class="1005" name="r_local_1_load_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="32" slack="1"/>
<pin id="1433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_local_1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="76" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="104" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="212"><net_src comp="144" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="146" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="214"><net_src comp="148" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="70" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="92" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="96" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="255"><net_src comp="98" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="70" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="264" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="70" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="272" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="285"><net_src comp="20" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="70" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="20" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="70" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="293" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="306"><net_src comp="20" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="70" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="301" pin="3"/><net_sink comp="287" pin=2"/></net>

<net id="318"><net_src comp="20" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="70" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="313" pin="3"/><net_sink comp="287" pin=2"/></net>

<net id="326"><net_src comp="20" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="321" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="334"><net_src comp="20" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="70" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="329" pin="3"/><net_sink comp="287" pin=2"/></net>

<net id="342"><net_src comp="16" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="70" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="337" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="350"><net_src comp="16" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="70" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="345" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="358"><net_src comp="16" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="70" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="353" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="366"><net_src comp="16" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="70" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="361" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="372"><net_src comp="66" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="373" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="384"><net_src comp="70" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="40" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="40" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="94" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="70" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="40" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="94" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="451" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="462"><net_src comp="94" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="463" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="474"><net_src comp="40" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="66" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="496"><net_src comp="493" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="500"><net_src comp="497" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="504"><net_src comp="501" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="508"><net_src comp="243" pin="7"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="287" pin=4"/></net>

<net id="510"><net_src comp="243" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="518"><net_src comp="24" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="168" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="26" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="28" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="526"><net_src comp="174" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="26" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="174" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="541"><net_src comp="534" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="549"><net_src comp="0" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="551"><net_src comp="545" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="555"><net_src comp="552" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="560"><net_src comp="373" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="373" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="74" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="369" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="576"><net_src comp="94" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="18" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="588"><net_src comp="581" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="578" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="94" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="243" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="607"><net_src comp="243" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="243" pin="7"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="385" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="385" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="102" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="407" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="407" pin="4"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="40" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="641"><net_src comp="36" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="396" pin="4"/><net_sink comp="637" pin=1"/></net>

<net id="648"><net_src comp="624" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="396" pin="4"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="637" pin="2"/><net_sink comp="643" pin=2"/></net>

<net id="654"><net_src comp="643" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="629" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="106" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="659" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="664" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="681"><net_src comp="108" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="677" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="692"><net_src comp="110" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="674" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="702"><net_src comp="18" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="418" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="418" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="116" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="418" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="118" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="418" pin="4"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="120" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="729"><net_src comp="718" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="726" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="714" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="745"><net_src comp="122" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="741" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="755"><net_src comp="124" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="751" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="765"><net_src comp="505" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="287" pin="3"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="287" pin="3"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="287" pin="7"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="767" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="772" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="795"><net_src comp="447" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="788" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="802"><net_src comp="791" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="501" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="505" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="810"><net_src comp="791" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="497" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="817"><net_src comp="791" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="818"><net_src comp="493" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="824"><net_src comp="791" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="788" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="826"><net_src comp="447" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="831"><net_src comp="797" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="836"><net_src comp="805" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="841"><net_src comp="812" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="846"><net_src comp="819" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="851"><net_src comp="36" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="860"><net_src comp="118" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="861"><net_src comp="120" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="865"><net_src comp="855" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="862" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="852" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="875"><net_src comp="866" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="872" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="885"><net_src comp="116" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="890"><net_src comp="881" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="18" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="899"><net_src comp="892" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="128" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="910"><net_src comp="892" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="130" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="915"><net_src comp="906" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="921"><net_src comp="429" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="926"><net_src comp="429" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="102" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="932"><net_src comp="475" pin="4"/><net_sink comp="928" pin=0"/></net>

<net id="938"><net_src comp="928" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="939"><net_src comp="40" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="940"><net_src comp="475" pin="4"/><net_sink comp="933" pin=2"/></net>

<net id="945"><net_src comp="36" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="440" pin="4"/><net_sink comp="941" pin=1"/></net>

<net id="952"><net_src comp="928" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="953"><net_src comp="941" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="954"><net_src comp="440" pin="4"/><net_sink comp="947" pin=2"/></net>

<net id="963"><net_src comp="36" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="971"><net_src comp="964" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="964" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="981"><net_src comp="132" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="972" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="120" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="988"><net_src comp="976" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="968" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="993"><net_src comp="990" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1001"><net_src comp="108" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="994" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1006"><net_src comp="997" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="1012"><net_src comp="110" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1016"><net_src comp="1008" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1022"><net_src comp="243" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="505" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1028"><net_src comp="243" pin="7"/><net_sink comp="1024" pin=0"/></net>

<net id="1033"><net_src comp="243" pin="7"/><net_sink comp="1029" pin=0"/></net>

<net id="1038"><net_src comp="116" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="459" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1048"><net_src comp="1040" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1054"><net_src comp="1044" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1055"><net_src comp="447" pin="1"/><net_sink comp="1049" pin=2"/></net>

<net id="1061"><net_src comp="1044" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="459" pin="1"/><net_sink comp="1056" pin=2"/></net>

<net id="1067"><net_src comp="486" pin="4"/><net_sink comp="1063" pin=0"/></net>

<net id="1072"><net_src comp="486" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="74" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1077"><net_src comp="486" pin="4"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1087"><net_src comp="512" pin="4"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1092"><net_src comp="174" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1095"><net_src comp="1089" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1099"><net_src comp="180" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1102"><net_src comp="1096" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1103"><net_src comp="1096" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1107"><net_src comp="528" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1112"><net_src comp="538" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1115"><net_src comp="1109" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1119"><net_src comp="545" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1122"><net_src comp="1116" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="1126"><net_src comp="552" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1131"><net_src comp="556" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1135"><net_src comp="561" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="1140"><net_src comp="200" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1145"><net_src comp="152" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1148"><net_src comp="1142" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="1152"><net_src comp="156" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="1155"><net_src comp="1149" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1159"><net_src comp="160" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1162"><net_src comp="1156" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="1166"><net_src comp="164" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1168"><net_src comp="1163" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1169"><net_src comp="1163" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1173"><net_src comp="578" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1178"><net_src comp="581" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1183"><net_src comp="600" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1188"><net_src comp="584" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1194"><net_src comp="613" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1198"><net_src comp="618" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1203"><net_src comp="629" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1208"><net_src comp="643" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1213"><net_src comp="651" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1218"><net_src comp="655" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1223"><net_src comp="1079" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1229"><net_src comp="664" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1234"><net_src comp="256" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1239"><net_src comp="264" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1244"><net_src comp="272" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1249"><net_src comp="243" pin="7"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="805" pin=2"/></net>

<net id="1252"><net_src comp="1246" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="1253"><net_src comp="1246" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1257"><net_src comp="243" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="812" pin=2"/></net>

<net id="1260"><net_src comp="1254" pin="1"/><net_sink comp="287" pin=4"/></net>

<net id="1261"><net_src comp="1254" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1265"><net_src comp="699" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1268"><net_src comp="1262" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="1269"><net_src comp="1262" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1273"><net_src comp="703" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1277"><net_src comp="708" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1282"><net_src comp="730" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1284"><net_src comp="1279" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1288"><net_src comp="280" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1293"><net_src comp="293" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1298"><net_src comp="301" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1303"><net_src comp="761" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1308"><net_src comp="783" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1312"><net_src comp="847" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1317"><net_src comp="872" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1322"><net_src comp="917" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1326"><net_src comp="922" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1331"><net_src comp="933" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="1337"><net_src comp="947" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1343"><net_src comp="959" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1348"><net_src comp="955" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1353"><net_src comp="984" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1355"><net_src comp="1350" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1359"><net_src comp="337" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1364"><net_src comp="994" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1369"><net_src comp="345" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1374"><net_src comp="353" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1379"><net_src comp="1018" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1384"><net_src comp="1024" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1389"><net_src comp="1029" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1394"><net_src comp="1034" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1396"><net_src comp="1391" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1400"><net_src comp="1049" pin="3"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1405"><net_src comp="1056" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="1410"><net_src comp="1063" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1414"><net_src comp="1068" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1419"><net_src comp="361" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1424"><net_src comp="493" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1429"><net_src comp="497" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="1434"><net_src comp="501" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="215" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: MAXI | {19 42 43 44 45 46 47 }
	Port: r | {47 }
	Port: g | {47 }
	Port: b | {47 }
	Port: version | {12 }
	Port: sectionData | {15 }
	Port: numberOfPixelsVisted | {16 29 }
	Port: visited | {29 30 }
 - Input state : 
	Port: toplevel : MAXI | {6 7 8 9 10 11 12 14 }
	Port: toplevel : ram | {1 }
	Port: toplevel : length_r | {1 }
	Port: toplevel : height | {1 }
	Port: toplevel : sectionData | {16 17 18 21 22 23 36 37 38 40 41 }
	Port: toplevel : numberOfPixelsVisted | {23 }
	Port: toplevel : visited | {24 25 26 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		tmp_9 : 1
	State 6
		MAXI_addr : 1
		MAXI_addr_rd_req : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		exitcond : 1
		indvar_next : 1
		StgValue_95 : 2
	State 14
	State 15
		sectionData_addr : 1
		StgValue_102 : 2
		burstread_rend : 1
	State 16
		bound : 1
		StgValue_114 : 1
	State 17
		StgValue_119 : 1
	State 18
		StgValue_124 : 1
		StgValue_125 : 1
	State 19
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_133 : 2
		exitcond2 : 1
		y_mid2 : 2
		x_s : 1
		x_cast_mid2_v : 2
		tmp_12 : 3
		tmp_13 : 3
	State 20
		tmp_6 : 1
	State 21
		tmp_2 : 1
		sectionData_addr_1 : 2
		sectionData_load_3 : 3
	State 22
		r_V : 1
		tmp_4 : 2
		sectionData_addr_2 : 3
		sectionData_load_4 : 4
		r_V_1 : 1
		tmp_s : 2
		sectionData_addr_3 : 3
		sectionData_load_5 : 4
	State 23
	State 24
		tmp_i : 1
		i : 1
		StgValue_173 : 2
		i_i_cast6 : 1
		p_shl_i : 1
		p_shl_i_cast : 2
		tmp_15_i : 3
		tmp_16_i : 4
		visited_addr : 5
		visited_load : 6
	State 25
		tmp_18_i : 1
		visited_addr_1 : 2
		visited_load_1 : 3
		tmp_20_i : 1
		visited_addr_2 : 2
		visited_load_2 : 3
		tmp_i_i : 1
	State 26
		tmp_i_i_4 : 1
		tmp_26_i_i : 1
		tmp1 : 2
		val_assign : 2
		empty : 1
	State 27
	State 28
		tmp_10 : 1
		r_local_1_pixelB_ass : 2
		g_local_1_pixelG_ass : 2
		b_local_1_pixelR_ass : 2
		p_0111_1_agg_result_V : 2
		StgValue_214 : 3
		StgValue_215 : 3
		StgValue_216 : 3
		StgValue_217 : 3
	State 29
		p_shl_i1_cast : 1
		r_V_2 : 2
		r_V_2_cast : 3
		tmp_i1 : 4
		visited_addr_3 : 5
		StgValue_229 : 6
		StgValue_231 : 1
	State 30
		r_V_3 : 1
		tmp_3_i : 2
		visited_addr_4 : 3
		StgValue_236 : 4
		r_V_4 : 1
		tmp_5_i : 2
		visited_addr_5 : 3
		StgValue_240 : 4
	State 31
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_250 : 2
		exitcond_i8 : 1
		y_i_mid2 : 2
		x_1 : 1
		x_i_mid2 : 2
	State 32
	State 33
	State 34
	State 35
		tmp_15 : 1
		tmp_16 : 1
		p_shl_i2 : 2
		current_V_1 : 3
	State 36
		sectionData_addr_5 : 1
		sectionData_load_7 : 2
		r_V_5 : 1
		tmp_23_i : 2
		sectionData_addr_6 : 3
		sectionData_load_8 : 4
	State 37
		tmp_24_i : 1
		sectionData_addr_7 : 2
		sectionData_load_9 : 3
		tmp_i_i1 : 1
		tmp_i_i1_6 : 1
	State 38
		tmp_26_i_i1 : 1
	State 39
		empty_7 : 1
	State 40
		exitcond1 : 1
		indvar_next1 : 1
		StgValue_300 : 2
		indvar3 : 1
		sectionData_addr_4 : 2
		sectionData_load_6 : 3
	State 41
	State 42
		burstwrite_rend : 1
	State 43
	State 44
	State 45
	State 46
		StgValue_318 : 1
		StgValue_319 : 1
		StgValue_320 : 1
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       indvar_next_fu_561      |    0    |    0    |    37   |
|          |  indvar_flatten_next1_fu_618  |    0    |    0    |    71   |
|          |           x_s_fu_637          |    0    |    0    |    39   |
|          |           r_V_fu_677          |    0    |    0    |    17   |
|          |          r_V_1_fu_688         |    0    |    0    |    17   |
|          |            i_fu_708           |    0    |    0    |    12   |
|          |        tmp_17_i_fu_741        |    0    |    0    |    21   |
|          |        tmp_19_i_fu_751        |    0    |    0    |    21   |
|          |           y_1_fu_847          |    0    |    0    |    39   |
|    add   |         tmp_6_i_fu_881        |    0    |    0    |    12   |
|          |          r_V_3_fu_895         |    0    |    0    |    51   |
|          |          r_V_4_fu_906         |    0    |    0    |    51   |
|          |   indvar_flatten_next_fu_922  |    0    |    0    |    71   |
|          |           x_1_fu_941          |    0    |    0    |    39   |
|          |           y_2_fu_959          |    0    |    0    |    39   |
|          |         tmp_i2_fu_964         |    0    |    0    |    39   |
|          |          r_V_5_fu_997         |    0    |    0    |    17   |
|          |         r_V_6_fu_1008         |    0    |    0    |    17   |
|          |        result_V_fu_1034       |    0    |    0    |    12   |
|          |      indvar_next1_fu_1068     |    0    |    0    |    37   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_534          |    4    |   166   |    49   |
|    mul   |           grp_fu_584          |    4    |   166   |    49   |
|          |           grp_fu_955          |    4    |   166   |    49   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond_fu_556        |    0    |    0    |    18   |
|          |    exitcond_flatten1_fu_613   |    0    |    0    |    29   |
|          |        exitcond2_fu_624       |    0    |    0    |    18   |
|          |          tmp_i_fu_703         |    0    |    0    |    13   |
|          |         tmp_i_i_fu_761        |    0    |    0    |    18   |
|          |        tmp_i_i_4_fu_767       |    0    |    0    |    18   |
|   icmp   |       tmp_26_i_i_fu_772       |    0    |    0    |    18   |
|          |         tmp_10_fu_791         |    0    |    0    |    13   |
|          |    exitcond_flatten_fu_917    |    0    |    0    |    29   |
|          |       exitcond_i8_fu_928      |    0    |    0    |    18   |
|          |        tmp_i_i1_fu_1018       |    0    |    0    |    18   |
|          |       tmp_i_i1_6_fu_1024      |    0    |    0    |    18   |
|          |      tmp_26_i_i1_fu_1029      |    0    |    0    |    18   |
|          |       exitcond1_fu_1063       |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|          |         y_mid2_fu_629         |    0    |    0    |    32   |
|          |      x_cast_mid2_v_fu_643     |    0    |    0    |    32   |
|          |  r_local_1_pixelB_ass_fu_797  |    0    |    0    |    32   |
|          |  g_local_1_pixelG_ass_fu_805  |    0    |    0    |    32   |
|  select  |  b_local_1_pixelR_ass_fu_812  |    0    |    0    |    32   |
|          |  p_0111_1_agg_result_V_fu_819 |    0    |    0    |    12   |
|          |        y_i_mid2_fu_933        |    0    |    0    |    32   |
|          |        x_i_mid2_fu_947        |    0    |    0    |    32   |
|          | tmp_25_agg_result_V_s_fu_1049 |    0    |    0    |    12   |
|          | tmp_25_agg_result_V_1_fu_1056 |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_528          |    0    |    0    |    39   |
|          |        current_V_fu_664       |    0    |    0    |    17   |
|    sub   |        tmp_15_i_fu_730        |    0    |    0    |    19   |
|          |          r_V_2_fu_866         |    0    |    0    |    19   |
|          |       current_V_1_fu_984      |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp1_fu_777          |    0    |    0    |    2    |
|    and   |       val_assign_fu_783       |    0    |    0    |    2    |
|          |          tmp2_fu_1040         |    0    |    0    |    2    |
|          |      val_assign_1_fu_1044     |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1079          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      ram_read_read_fu_168     |    0    |    0    |    0    |
|   read   |        grp_read_fu_174        |    0    |    0    |    0    |
|          |        grp_read_fu_180        |    0    |    0    |    0    |
|          |   MAXI_addr_read_read_fu_200  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_186     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        grp_write_fu_192       |    0    |    0    |    0    |
|          |   StgValue_308_write_fu_206   |    0    |    0    |    0    |
|   write  |        grp_write_fu_215       |    0    |    0    |    0    |
|          |        grp_write_fu_222       |    0    |    0    |    0    |
|          |        grp_write_fu_229       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|          ram1_fu_512          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    shl   |          tmp_8_fu_522         |    0    |    0    |    0    |
|          |         tmp_14_fu_659         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_9_fu_538         |    0    |    0    |    0    |
|          |         tmp_11_fu_600         |    0    |    0    |    0    |
|   trunc  |         tmp_12_fu_651         |    0    |    0    |    0    |
|          |         tmp_13_fu_655         |    0    |    0    |    0    |
|          |         tmp_15_fu_968         |    0    |    0    |    0    |
|          |         tmp_16_fu_972         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_3_fu_542         |    0    |    0    |    0    |
|          |   p_add_i32_shr_cast8_fu_552  |    0    |    0    |    0    |
|          |         indvar1_fu_567        |    0    |    0    |    0    |
|          |          cast_fu_578          |    0    |    0    |    0    |
|          |          cast4_fu_581         |    0    |    0    |    0    |
|          |          tmp_2_fu_669         |    0    |    0    |    0    |
|          |       lhs_V_cast_fu_674       |    0    |    0    |    0    |
|          |          tmp_4_fu_683         |    0    |    0    |    0    |
|          |          tmp_s_fu_694         |    0    |    0    |    0    |
|          |        i_i_cast6_fu_714       |    0    |    0    |    0    |
|   zext   |      p_shl_i_cast_fu_726      |    0    |    0    |    0    |
|          |      lhs_V_1_cast4_fu_852     |    0    |    0    |    0    |
|          |      p_shl_i1_cast_fu_862     |    0    |    0    |    0    |
|          |         tmp_i1_fu_876         |    0    |    0    |    0    |
|          |          lhs_V_fu_892         |    0    |    0    |    0    |
|          |         tmp_3_i_fu_901        |    0    |    0    |    0    |
|          |         tmp_5_i_fu_912        |    0    |    0    |    0    |
|          |        tmp_22_i_fu_990        |    0    |    0    |    0    |
|          |      lhs_V_3_cast_fu_994      |    0    |    0    |    0    |
|          |        tmp_23_i_fu_1003       |    0    |    0    |    0    |
|          |        tmp_24_i_fu_1013       |    0    |    0    |    0    |
|          |        indvar3_fu_1074        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         p_shl_i_fu_718        |    0    |    0    |    0    |
|bitconcatenate|        p_shl_i1_fu_855        |    0    |    0    |    0    |
|          |        p_shl_i2_fu_976        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_16_i_fu_736        |    0    |    0    |    0    |
|   sext   |        tmp_18_i_fu_746        |    0    |    0    |    0    |
|          |        tmp_20_i_fu_756        |    0    |    0    |    0    |
|          |       r_V_2_cast_fu_872       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    13   |   498   |   1449  |
|----------|-------------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|sectionData|   16   |    0   |    0   |
|  visited  |   16   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |   32   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|    MAXI_addr_read_reg_1137    |   32   |
|       MAXI_addr_reg_1116      |   32   |
|    agg_result_V_1_i_reg_447   |   12   |
|  agg_result_V_load_i_reg_459  |   12   |
|    b_local_1_load_reg_1421    |   32   |
|       b_local_1_reg_1149      |   32   |
|         bound_reg_1185        |   64   |
|         cast4_reg_1175        |   64   |
|         cast_reg_1170         |   64   |
|      current_V_1_reg_1350     |   13   |
|       current_V_reg_1226      |   13   |
|       exitcond1_reg_1407      |    1   |
|   exitcond_flatten1_reg_1191  |    1   |
|   exitcond_flatten_reg_1319   |    1   |
|       exitcond_reg_1128       |    1   |
|    g_local_1_load_reg_1426    |   32   |
|       g_local_1_reg_1156      |   32   |
|      height_read_reg_1096     |   32   |
|          i_i_reg_414          |   12   |
|           i_reg_1274          |   12   |
|        indvar2_reg_482        |   30   |
|    indvar_flatten1_reg_381    |   64   |
| indvar_flatten_next1_reg_1195 |   64   |
|  indvar_flatten_next_reg_1323 |   64   |
|     indvar_flatten_reg_425    |   64   |
|     indvar_next1_reg_1411     |   30   |
|      indvar_next_reg_1132     |   30   |
|         indvar_reg_369        |   30   |
|      length_read_reg_1089     |   32   |
|     lhs_V_3_cast_reg_1361     |   14   |
|numberOfPixelsVisted_1_reg_1262|   12   |
|       p_0111_1_reg_1142       |   12   |
|  p_add_i32_shr_cast8_reg_1123 |   32   |
|      r_V_2_cast_reg_1314      |   44   |
|    r_local_1_load_reg_1431    |   32   |
|       r_local_1_reg_1163      |   32   |
|         ram1_reg_1084         |   30   |
|            reg_505            |   32   |
|       result_V_reg_1391       |   12   |
|  sectionData_addr_1_reg_1231  |   13   |
|  sectionData_addr_2_reg_1236  |   13   |
|  sectionData_addr_3_reg_1241  |   13   |
|  sectionData_addr_4_reg_1416  |   13   |
|  sectionData_addr_5_reg_1356  |   13   |
|  sectionData_addr_6_reg_1366  |   13   |
|  sectionData_addr_7_reg_1371  |   13   |
|  sectionData_load_4_reg_1246  |   32   |
|  sectionData_load_5_reg_1254  |   32   |
|        tmp_11_reg_1180        |   13   |
|        tmp_12_reg_1210        |   13   |
|        tmp_13_reg_1215        |   13   |
|       tmp_15_i_reg_1279       |   15   |
| tmp_25_agg_result_V_1_reg_1402|   12   |
| tmp_25_agg_result_V_s_reg_1397|   12   |
|      tmp_26_i_i1_reg_1386     |    1   |
|         tmp_6_reg_1220        |   13   |
|         tmp_9_reg_1109        |   30   |
|       tmp_i1_5_reg_1345       |   32   |
|      tmp_i_i1_6_reg_1381      |    1   |
|       tmp_i_i1_reg_1376       |    1   |
|        tmp_i_i_reg_1300       |    1   |
|         tmp_i_reg_1270        |    1   |
|          tmp_reg_1104         |   32   |
|      val_assign_reg_1305      |    1   |
|    visited_addr_1_reg_1290    |   13   |
|    visited_addr_2_reg_1295    |   13   |
|     visited_addr_reg_1285     |   13   |
|     x_cast_mid2_v_reg_1205    |   32   |
|       x_i_mid2_reg_1334       |   32   |
|          x_i_reg_436          |   32   |
|           x_reg_392           |   32   |
|          y_1_reg_1309         |   32   |
|          y_2_reg_1340         |   32   |
|       y_i_mid2_reg_1328       |   32   |
|          y_i_reg_471          |   32   |
|        y_mid2_reg_1200        |   32   |
|           y_reg_403           |   32   |
+-------------------------------+--------+
|             Total             |  1859  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|     grp_writeresp_fu_186    |  p0  |   3  |   1  |    3   |
|     grp_writeresp_fu_186    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_writeresp_fu_186    |  p2  |   2  |  30  |   60   ||    9    |
|       grp_write_fu_215      |  p2  |   2  |  32  |   64   ||    9    |
|       grp_write_fu_222      |  p2  |   2  |  32  |   64   ||    9    |
|       grp_write_fu_229      |  p2  |   2  |  32  |   64   ||    9    |
|      grp_access_fu_243      |  p0  |   9  |  13  |   117  ||    41   |
|      grp_access_fu_243      |  p2  |   9  |   0  |    0   ||    44   |
|      grp_access_fu_287      |  p0  |   5  |  13  |   65   ||    27   |
|      grp_access_fu_287      |  p2  |   4  |   0  |    0   ||    21   |
|      grp_access_fu_287      |  p4  |   2  |  13  |   26   ||    9    |
|        indvar_reg_369       |  p0  |   2  |  30  |   60   ||    9    |
|   agg_result_V_1_i_reg_447  |  p0  |   2  |  12  |   24   ||    9    |
| agg_result_V_load_i_reg_459 |  p0  |   2  |  12  |   24   ||    9    |
|           reg_505           |  p0  |   2  |  32  |   64   ||    9    |
|          grp_fu_584         |  p0  |   2  |  32  |   64   ||    9    |
|          grp_fu_584         |  p1  |   2  |  32  |   64   ||    9    |
|         grp_fu_1079         |  p0  |   2  |  13  |   26   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   853  || 32.6307 ||   250   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   13   |    -   |   498  |  1449  |
|   Memory  |   32   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   32   |    -   |   250  |
|  Register |    -   |    -   |    -   |  1859  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   32   |   13   |   32   |  2357  |  1699  |
+-----------+--------+--------+--------+--------+--------+
