UVVM:      
UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM:      ***  REPORT OF GLOBAL CTRL ***
UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM:                                IGNORE    STOP_LIMIT
UVVM:                NOTE         :  REGARD         0
UVVM:                TB_NOTE      :  REGARD         0
UVVM:                WARNING      :  REGARD         0
UVVM:                TB_WARNING   :  REGARD         0
UVVM:                MANUAL_CHECK :  REGARD         0
UVVM:                ERROR        :  REGARD         0
UVVM:                TB_ERROR     :  REGARD         1
UVVM:                FAILURE      :  REGARD         1
UVVM:                TB_FAILURE   :  REGARD         1
UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM:      
UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.                        enable_log_msg(ALL_MESSAGES). 
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                         0.0 ns  TB seq.                        Starting the simulation for the SPI module
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_CLOCK_GEN                       0.0 ns  TB seq.                        Starting clock clock
UVVM: ID_GEN_PULSE                      10.0 ns  TB seq.                        Pulsed to 1 for 5000 ps. 'Generating Reset'
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                        15.0 ns  TB seq.                        Verifying that the signals meet requirements
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_POS_ACK                        15.0 ns  TB seq.                        check_value() => OK, for std_logic '0' (exp: '0'). 'Checking SPI_SDA'
UVVM: ID_POS_ACK                        15.0 ns  TB seq.                        check_value() => OK, for std_logic '0' (exp: '0'). 'Checking SPI_SCL'
UVVM: ID_POS_ACK                        15.0 ns  TB seq.                        check_value() => OK, for std_logic '1' (exp: '1'). 'Checking SPI_CS'
UVVM: ID_POS_ACK                        15.0 ns  TB seq.                        check_value() => OK, for std_logic '1' (exp: '1'). 'Checking DONE'
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                        20.0 ns  TB seq.                        Verifying the reset, with a send signal
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_GEN_PULSE                      25.0 ns  TB seq.                        Pulsed to 1 for 5000 ps. 'Generating Reset'
UVVM: ID_GEN_PULSE                      30.0 ns  TB seq.                        Pulsed to 1 for 5000 ps. 'Generating Send'
UVVM: ID_POS_ACK                        40.0 ns  TB seq.                        check_value() => OK, for std_logic '1' (exp: '1'). 'Checking Done'
UVVM: ID_GEN_PULSE                      55.0 ns  TB seq.                        Pulsed to 1 for 5000 ps. 'Generating Reset'
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                        65.0 ns  TB seq.                        Verifying the DONE signal
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_GEN_PULSE                      70.0 ns  TB seq.                        Pulsed to 1 for 5000 ps. 'Transmit the data'
UVVM: ID_POS_ACK                        70.0 ns  TB seq.                        check_value() => OK, for std_logic '1' (exp: '1'). 'Checking Done before transmission'
UVVM: ID_POS_ACK                        75.0 ns  TB seq.                        check_value() => OK, for std_logic '0' (exp: '0'). 'Checking Done during transmission'
UVVM: ID_POS_ACK                       300.0 ns  TB seq.                        check_value() => OK, for std_logic '1' (exp: '1'). 'Checking Done after transmission'
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                       300.0 ns  TB seq.                        Verifying the DATA signal (8 bits)
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_POS_ACK                       300.0 ns  TB seq.                        check_value() => OK, for slv x"0000000AA"'. 'Checking data, 8 bits'
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                       350.0 ns  TB seq.                        Verifying the DATA signal (16 bits)
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_GEN_PULSE                     355.0 ns  TB seq.                        Pulsed to 1 for 5000 ps. 'Transmit the data'
UVVM: ID_POS_ACK                       720.0 ns  TB seq.                        check_value() => OK, for slv x"00000AAAA"'. 'Checking data'
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                       770.0 ns  TB seq.                        Verifying the DATA signal (18 bits)
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_GEN_PULSE                     775.0 ns  TB seq.                        Pulsed to 1 for 5000 ps. 'Transmit the data'
UVVM: ID_POS_ACK                      1180.0 ns  TB seq.                        check_value() => OK, for slv x"00002AAAA"'. 'Checking data'
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                      1230.0 ns  TB seq.                        Verifying the DATA signal (24 bits)
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_GEN_PULSE                    1235.0 ns  TB seq.                        Pulsed to 1 for 5000 ps. 'Transmit the data'
UVVM: ID_POS_ACK                      1760.0 ns  TB seq.                        check_value() => OK, for slv x"000AAAAAA"'. 'Checking data'
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                      1810.0 ns  TB seq.                        Verifying the DATA signal (32 bits)
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_GEN_PULSE                    1815.0 ns  TB seq.                        Pulsed to 1 for 5000 ps. 'Transmit the data'
UVVM: ID_POS_ACK                      2500.0 ns  TB seq.                        check_value() => OK, for slv x"0AAAAAAAA"'. 'Checking data'
