Fitter Status : Successful - Sun Apr 07 15:16:28 2019
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : verilog_intro
Top-level Entity Name : Project1_top
Family : MAX 10
Device : 10M50DAF484C6GES
Timing Models : Preliminary
Total logic elements : 64 / 49,760 ( < 1 % )
    Total combinational functions : 63 / 49,760 ( < 1 % )
    Dedicated logic registers : 33 / 49,760 ( < 1 % )
Total registers : 33
Total pins : 19 / 360 ( 5 % )
Total virtual pins : 0
Total memory bits : 0 / 1,677,312 ( 0 % )
Embedded Multiplier 9-bit elements : 0 / 288 ( 0 % )
Total PLLs : 0 / 4 ( 0 % )
UFM blocks : 0 / 1 ( 0 % )
ADC blocks : 0 / 2 ( 0 % )
