// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer27_out_dout,
        layer27_out_num_data_valid,
        layer27_out_fifo_cap,
        layer27_out_empty_n,
        layer27_out_read,
        layer10_out_din,
        layer10_out_num_data_valid,
        layer10_out_fifo_cap,
        layer10_out_full_n,
        layer10_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] layer27_out_dout;
input  [4:0] layer27_out_num_data_valid;
input  [4:0] layer27_out_fifo_cap;
input   layer27_out_empty_n;
output   layer27_out_read;
output  [383:0] layer10_out_din;
input  [1:0] layer10_out_num_data_valid;
input  [1:0] layer10_out_fifo_cap;
input   layer10_out_full_n;
output   layer10_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer27_out_read;
reg layer10_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln21_reg_5586;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] and_ln360_reg_5703;
reg   [0:0] and_ln360_reg_5703_pp0_iter3_reg;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln21_fu_396_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_251;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_252;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_253;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_254;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_255;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_256;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_257;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_258;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_259;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_260;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_261;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_262;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_263;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_264;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_265;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_266;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_267;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_268;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_269;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_270;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_271;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_272;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_273;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_274;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_275;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_276;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_277;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_278;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_279;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_280;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_281;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_282;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_283;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_284;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_285;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_286;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_287;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_288;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_289;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_290;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_291;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_292;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_293;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_294;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_295;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_296;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_297;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_298;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_299;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_300;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_301;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_302;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_303;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_304;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_305;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_306;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_307;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_308;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_309;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_310;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_311;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_312;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_313;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_314;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_315;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_316;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_317;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_318;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_319;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_320;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_321;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_322;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_323;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_324;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_325;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_326;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_327;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_328;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_329;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_330;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_331;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_332;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_333;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_334;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_223;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_224;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_225;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_226;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_227;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_228;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_229;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_230;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_231;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_232;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_233;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_234;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_235;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_236;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_237;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_238;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_239;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_240;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_241;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_242;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_243;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_244;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_245;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_246;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_247;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_248;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_249;
reg   [15:0] p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_250;
reg   [31:0] sX_4;
reg   [31:0] pX_4;
reg    layer27_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer10_out_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln21_reg_5586_pp0_iter1_reg;
wire   [0:0] icmp_ln360_2_fu_412_p2;
reg   [0:0] icmp_ln360_2_reg_5590;
wire   [0:0] icmp_ln384_fu_424_p2;
reg   [0:0] icmp_ln384_reg_5595;
wire   [15:0] a_V_119_fu_447_p1;
reg   [15:0] a_V_119_reg_5599;
reg   [15:0] a_V_134_reg_5605;
reg   [15:0] a_V_121_reg_5610;
reg   [15:0] a_V_122_reg_5616;
reg   [15:0] a_V_123_reg_5622;
reg   [15:0] a_V_124_reg_5628;
reg   [15:0] a_V_125_reg_5634;
reg   [15:0] a_V_126_reg_5639;
reg   [15:0] a_V_127_reg_5645;
reg   [15:0] a_V_128_reg_5651;
reg   [15:0] a_V_129_reg_5657;
reg   [15:0] a_V_130_reg_5662;
reg   [15:0] a_V_131_reg_5668;
reg   [15:0] a_V_132_reg_5674;
reg   [15:0] a_V_93_reg_5680;
reg   [15:0] a_V_97_reg_5686;
reg   [15:0] a_V_102_reg_5692;
reg   [15:0] a_V_117_reg_5698;
wire   [0:0] and_ln360_fu_811_p2;
reg   [0:0] and_ln360_reg_5703_pp0_iter2_reg;
reg   [15:0] mult_V_65_reg_5707;
reg   [15:0] mult_V_142_reg_5712;
reg   [15:0] mult_V_177_reg_5717;
reg   [15:0] mult_V_190_reg_5722;
wire   [15:0] add_ln813_155_fu_1248_p2;
reg   [15:0] add_ln813_155_reg_5727;
wire   [15:0] add_ln813_162_fu_1254_p2;
reg   [15:0] add_ln813_162_reg_5732;
wire   [15:0] add_ln813_177_fu_1260_p2;
reg   [15:0] add_ln813_177_reg_5737;
wire   [15:0] add_ln813_193_fu_1266_p2;
reg   [15:0] add_ln813_193_reg_5742;
wire   [15:0] add_ln813_240_fu_1272_p2;
reg   [15:0] add_ln813_240_reg_5747;
wire   [15:0] add_ln813_256_fu_1278_p2;
reg   [15:0] add_ln813_256_reg_5752;
wire   [15:0] add_ln813_272_fu_1290_p2;
reg   [15:0] add_ln813_272_reg_5757;
wire   [15:0] add_ln813_157_fu_4874_p2;
reg   [15:0] add_ln813_157_reg_5762;
wire   [15:0] add_ln813_164_fu_4909_p2;
reg   [15:0] add_ln813_164_reg_5767;
wire   [15:0] add_ln813_168_fu_4927_p2;
reg   [15:0] add_ln813_168_reg_5772;
wire   [15:0] add_ln813_171_fu_4945_p2;
reg   [15:0] add_ln813_171_reg_5777;
wire   [15:0] add_ln813_179_fu_4980_p2;
reg   [15:0] add_ln813_179_reg_5782;
wire   [15:0] add_ln813_182_fu_4986_p2;
reg   [15:0] add_ln813_182_reg_5787;
wire   [15:0] add_ln813_183_fu_4992_p2;
reg   [15:0] add_ln813_183_reg_5792;
wire   [15:0] add_ln813_187_fu_5010_p2;
reg   [15:0] add_ln813_187_reg_5797;
wire   [15:0] add_ln813_195_fu_5045_p2;
reg   [15:0] add_ln813_195_reg_5802;
wire   [15:0] add_ln813_199_fu_5063_p2;
reg   [15:0] add_ln813_199_reg_5807;
wire   [15:0] add_ln813_202_fu_5081_p2;
reg   [15:0] add_ln813_202_reg_5812;
wire   [15:0] add_ln813_210_fu_5121_p2;
reg   [15:0] add_ln813_210_reg_5817;
wire   [15:0] add_ln813_216_fu_5139_p2;
reg   [15:0] add_ln813_216_reg_5822;
wire   [15:0] add_ln813_219_fu_5157_p2;
reg   [15:0] add_ln813_219_reg_5827;
wire   [15:0] add_ln813_227_fu_5197_p2;
reg   [15:0] add_ln813_227_reg_5832;
wire   [15:0] add_ln813_231_fu_5215_p2;
reg   [15:0] add_ln813_231_reg_5837;
wire   [15:0] add_ln813_234_fu_5233_p2;
reg   [15:0] add_ln813_234_reg_5842;
wire   [15:0] add_ln813_242_fu_5268_p2;
reg   [15:0] add_ln813_242_reg_5847;
wire   [15:0] add_ln813_245_fu_5274_p2;
reg   [15:0] add_ln813_245_reg_5852;
wire   [15:0] add_ln813_246_fu_5280_p2;
reg   [15:0] add_ln813_246_reg_5857;
wire   [15:0] add_ln813_250_fu_5298_p2;
reg   [15:0] add_ln813_250_reg_5862;
wire   [15:0] add_ln813_258_fu_5333_p2;
reg   [15:0] add_ln813_258_reg_5867;
wire   [15:0] add_ln813_262_fu_5351_p2;
reg   [15:0] add_ln813_262_reg_5872;
wire   [15:0] add_ln813_265_fu_5369_p2;
reg   [15:0] add_ln813_265_reg_5877;
wire   [15:0] add_ln813_274_fu_5404_p2;
reg   [15:0] add_ln813_274_reg_5882;
wire   [15:0] add_ln813_181_fu_5423_p2;
reg   [15:0] add_ln813_181_reg_5887;
wire   [15:0] add_ln813_212_fu_5452_p2;
reg   [15:0] add_ln813_212_reg_5892;
wire   [15:0] add_ln813_277_fu_5511_p2;
reg   [15:0] add_ln813_277_reg_5897;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_381_p4;
wire   [31:0] select_ln391_fu_1302_p3;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_377;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_377;
wire   [15:0] a_V_120_fu_471_p4;
wire   [15:0] a_V_133_fu_451_p4;
wire   [31:0] add_ln384_fu_418_p2;
reg   [3:0] i_iw_fu_360;
wire   [3:0] i_iw_10_fu_402_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i_iw_9;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln360_fu_805_p2;
wire   [20:0] shl_ln1273_s_fu_816_p3;
wire   [20:0] r_V_197_fu_824_p2;
wire   [20:0] shl_ln1273_101_fu_840_p3;
wire   [20:0] r_V_223_fu_848_p2;
wire   [20:0] shl_ln1273_104_fu_864_p3;
wire   [20:0] r_V_229_fu_872_p2;
wire   [20:0] shl_ln1273_117_fu_888_p3;
wire   [20:0] r_V_255_fu_896_p2;
wire   [20:0] shl_ln1273_120_fu_912_p3;
wire   [20:0] r_V_261_fu_920_p2;
wire   [20:0] shl_ln1273_133_fu_936_p3;
wire   [20:0] r_V_287_fu_944_p2;
wire   [20:0] shl_ln1273_136_fu_960_p3;
wire   [20:0] r_V_293_fu_968_p2;
wire   [20:0] shl_ln1273_149_fu_984_p3;
wire   [20:0] r_V_319_fu_992_p2;
wire   [20:0] shl_ln1273_152_fu_1008_p3;
wire   [20:0] r_V_325_fu_1016_p2;
wire   [20:0] shl_ln1273_165_fu_1032_p3;
wire   [20:0] r_V_351_fu_1040_p2;
wire   [20:0] shl_ln1273_168_fu_1056_p3;
wire   [20:0] r_V_357_fu_1064_p2;
wire   [20:0] shl_ln1273_181_fu_1080_p3;
wire   [20:0] r_V_383_fu_1088_p2;
wire   [20:0] shl_ln1273_184_fu_1104_p3;
wire   [20:0] r_V_389_fu_1112_p2;
wire   [20:0] shl_ln1273_189_fu_1128_p3;
wire   [20:0] r_V_399_fu_1136_p2;
wire   [20:0] shl_ln1273_193_fu_1152_p3;
wire   [20:0] r_V_407_fu_1160_p2;
wire   [20:0] shl_ln1273_198_fu_1176_p3;
wire   [20:0] r_V_417_fu_1184_p2;
wire   [20:0] shl_ln1273_200_fu_1200_p3;
wire   [20:0] r_V_421_fu_1208_p2;
wire   [20:0] shl_ln1273_213_fu_1224_p3;
wire   [20:0] r_V_447_fu_1232_p2;
wire   [15:0] mult_V_170_fu_1166_p4;
wire   [15:0] mult_V_161_fu_1118_p4;
wire   [15:0] mult_V_166_fu_1142_p4;
wire   [15:0] mult_V_145_fu_1070_p4;
wire   [15:0] mult_V_158_fu_1094_p4;
wire   [15:0] mult_V_113_fu_974_p4;
wire   [15:0] mult_V_126_fu_998_p4;
wire   [15:0] mult_V_129_fu_1022_p4;
wire   [15:0] mult_V_78_fu_854_p4;
wire   [15:0] mult_V_81_fu_878_p4;
wire   [15:0] mult_V_94_fu_902_p4;
wire   [15:0] mult_V_97_fu_926_p4;
wire   [15:0] mult_V_175_fu_1190_p4;
wire   [15:0] add_ln813_271_fu_1284_p2;
wire   [15:0] mult_V_110_fu_950_p4;
wire   [31:0] add_ln391_fu_1296_p2;
wire   [20:0] shl_ln_fu_2223_p3;
wire   [20:0] r_V_195_fu_2231_p2;
wire   [20:0] shl_ln1273_89_fu_2247_p3;
wire   [20:0] r_V_199_fu_2255_p2;
wire   [20:0] shl_ln1273_90_fu_2271_p3;
wire   [20:0] r_V_201_fu_2279_p2;
wire   [20:0] shl_ln1273_91_fu_2295_p3;
wire   [20:0] r_V_203_fu_2303_p2;
wire   [20:0] shl_ln1273_92_fu_2319_p3;
wire   [20:0] r_V_205_fu_2327_p2;
wire   [20:0] shl_ln1273_93_fu_2343_p3;
wire   [20:0] r_V_207_fu_2351_p2;
wire   [20:0] shl_ln1273_94_fu_2367_p3;
wire   [20:0] r_V_209_fu_2375_p2;
wire   [20:0] shl_ln1273_95_fu_2391_p3;
wire   [20:0] r_V_211_fu_2399_p2;
wire   [20:0] shl_ln1273_96_fu_2415_p3;
wire   [20:0] r_V_213_fu_2423_p2;
wire   [20:0] shl_ln1273_97_fu_2439_p3;
wire   [20:0] r_V_215_fu_2447_p2;
wire   [20:0] shl_ln1273_98_fu_2463_p3;
wire   [20:0] r_V_217_fu_2471_p2;
wire   [20:0] shl_ln1273_99_fu_2487_p3;
wire   [20:0] r_V_219_fu_2495_p2;
wire   [20:0] shl_ln1273_100_fu_2511_p3;
wire   [20:0] r_V_221_fu_2519_p2;
wire   [20:0] shl_ln1273_102_fu_2535_p3;
wire   [20:0] r_V_225_fu_2543_p2;
wire   [20:0] shl_ln1273_103_fu_2559_p3;
wire   [20:0] r_V_227_fu_2567_p2;
wire   [20:0] shl_ln1273_105_fu_2583_p3;
wire   [20:0] r_V_231_fu_2591_p2;
wire   [20:0] shl_ln1273_106_fu_2607_p3;
wire   [20:0] r_V_233_fu_2615_p2;
wire   [20:0] shl_ln1273_107_fu_2631_p3;
wire   [20:0] r_V_235_fu_2639_p2;
wire   [20:0] shl_ln1273_108_fu_2655_p3;
wire   [20:0] r_V_237_fu_2663_p2;
wire   [20:0] shl_ln1273_109_fu_2679_p3;
wire   [20:0] r_V_239_fu_2687_p2;
wire   [20:0] shl_ln1273_110_fu_2703_p3;
wire   [20:0] r_V_241_fu_2711_p2;
wire   [20:0] shl_ln1273_111_fu_2727_p3;
wire   [20:0] r_V_243_fu_2735_p2;
wire   [20:0] shl_ln1273_112_fu_2751_p3;
wire   [20:0] r_V_245_fu_2759_p2;
wire   [20:0] shl_ln1273_113_fu_2775_p3;
wire   [20:0] r_V_247_fu_2783_p2;
wire   [20:0] shl_ln1273_114_fu_2799_p3;
wire   [20:0] r_V_249_fu_2807_p2;
wire   [20:0] shl_ln1273_115_fu_2823_p3;
wire   [20:0] r_V_251_fu_2831_p2;
wire   [20:0] shl_ln1273_116_fu_2847_p3;
wire   [20:0] r_V_253_fu_2855_p2;
wire   [20:0] shl_ln1273_118_fu_2871_p3;
wire   [20:0] r_V_257_fu_2879_p2;
wire   [20:0] shl_ln1273_119_fu_2895_p3;
wire   [20:0] r_V_259_fu_2903_p2;
wire   [20:0] shl_ln1273_121_fu_2919_p3;
wire   [20:0] r_V_263_fu_2927_p2;
wire   [20:0] shl_ln1273_122_fu_2943_p3;
wire   [20:0] r_V_265_fu_2951_p2;
wire   [20:0] shl_ln1273_123_fu_2967_p3;
wire   [20:0] r_V_267_fu_2975_p2;
wire   [20:0] shl_ln1273_124_fu_2991_p3;
wire   [20:0] r_V_269_fu_2999_p2;
wire   [20:0] shl_ln1273_125_fu_3015_p3;
wire   [20:0] r_V_271_fu_3023_p2;
wire   [20:0] shl_ln1273_126_fu_3039_p3;
wire   [20:0] r_V_273_fu_3047_p2;
wire   [20:0] shl_ln1273_127_fu_3063_p3;
wire   [20:0] r_V_275_fu_3071_p2;
wire   [20:0] shl_ln1273_128_fu_3087_p3;
wire   [20:0] r_V_277_fu_3095_p2;
wire   [20:0] shl_ln1273_129_fu_3111_p3;
wire   [20:0] r_V_279_fu_3119_p2;
wire   [20:0] shl_ln1273_130_fu_3135_p3;
wire   [20:0] r_V_281_fu_3143_p2;
wire   [20:0] shl_ln1273_131_fu_3159_p3;
wire   [20:0] r_V_283_fu_3167_p2;
wire   [20:0] shl_ln1273_132_fu_3183_p3;
wire   [20:0] r_V_285_fu_3191_p2;
wire   [20:0] shl_ln1273_134_fu_3207_p3;
wire   [20:0] r_V_289_fu_3215_p2;
wire   [20:0] shl_ln1273_135_fu_3231_p3;
wire   [20:0] r_V_291_fu_3239_p2;
wire   [20:0] shl_ln1273_137_fu_3255_p3;
wire   [20:0] r_V_295_fu_3263_p2;
wire   [20:0] shl_ln1273_138_fu_3279_p3;
wire   [20:0] r_V_297_fu_3287_p2;
wire   [20:0] shl_ln1273_139_fu_3303_p3;
wire   [20:0] r_V_299_fu_3311_p2;
wire   [20:0] shl_ln1273_140_fu_3327_p3;
wire   [20:0] r_V_301_fu_3335_p2;
wire   [20:0] shl_ln1273_141_fu_3351_p3;
wire   [20:0] r_V_303_fu_3359_p2;
wire   [20:0] shl_ln1273_142_fu_3375_p3;
wire   [20:0] r_V_305_fu_3383_p2;
wire   [20:0] shl_ln1273_143_fu_3399_p3;
wire   [20:0] r_V_307_fu_3407_p2;
wire   [20:0] shl_ln1273_144_fu_3423_p3;
wire   [20:0] r_V_309_fu_3431_p2;
wire   [20:0] shl_ln1273_145_fu_3447_p3;
wire   [20:0] r_V_311_fu_3455_p2;
wire   [20:0] shl_ln1273_146_fu_3471_p3;
wire   [20:0] r_V_313_fu_3479_p2;
wire   [20:0] shl_ln1273_147_fu_3495_p3;
wire   [20:0] r_V_315_fu_3503_p2;
wire   [20:0] shl_ln1273_148_fu_3519_p3;
wire   [20:0] r_V_317_fu_3527_p2;
wire   [20:0] shl_ln1273_150_fu_3543_p3;
wire   [20:0] r_V_321_fu_3551_p2;
wire   [20:0] shl_ln1273_151_fu_3567_p3;
wire   [20:0] r_V_323_fu_3575_p2;
wire   [20:0] shl_ln1273_153_fu_3591_p3;
wire   [20:0] r_V_327_fu_3599_p2;
wire   [20:0] shl_ln1273_154_fu_3615_p3;
wire   [20:0] r_V_329_fu_3623_p2;
wire   [20:0] shl_ln1273_155_fu_3639_p3;
wire   [20:0] r_V_331_fu_3647_p2;
wire   [20:0] shl_ln1273_156_fu_3663_p3;
wire   [20:0] r_V_333_fu_3671_p2;
wire   [20:0] shl_ln1273_157_fu_3687_p3;
wire   [20:0] r_V_335_fu_3695_p2;
wire   [20:0] shl_ln1273_158_fu_3711_p3;
wire   [20:0] r_V_337_fu_3719_p2;
wire   [20:0] shl_ln1273_159_fu_3735_p3;
wire   [20:0] r_V_339_fu_3743_p2;
wire   [20:0] shl_ln1273_160_fu_3759_p3;
wire   [20:0] r_V_341_fu_3767_p2;
wire   [20:0] shl_ln1273_161_fu_3783_p3;
wire   [20:0] r_V_343_fu_3791_p2;
wire   [20:0] shl_ln1273_162_fu_3807_p3;
wire   [20:0] r_V_345_fu_3815_p2;
wire   [20:0] shl_ln1273_163_fu_3831_p3;
wire   [20:0] r_V_347_fu_3839_p2;
wire   [20:0] shl_ln1273_164_fu_3855_p3;
wire   [20:0] r_V_349_fu_3863_p2;
wire   [20:0] shl_ln1273_166_fu_3879_p3;
wire   [20:0] r_V_353_fu_3887_p2;
wire   [20:0] shl_ln1273_167_fu_3903_p3;
wire   [20:0] r_V_355_fu_3911_p2;
wire   [20:0] shl_ln1273_169_fu_3927_p3;
wire   [20:0] r_V_359_fu_3935_p2;
wire   [20:0] shl_ln1273_170_fu_3951_p3;
wire   [20:0] r_V_361_fu_3959_p2;
wire   [20:0] shl_ln1273_171_fu_3975_p3;
wire   [20:0] r_V_363_fu_3983_p2;
wire   [20:0] shl_ln1273_172_fu_3999_p3;
wire   [20:0] r_V_365_fu_4007_p2;
wire   [20:0] shl_ln1273_173_fu_4023_p3;
wire   [20:0] r_V_367_fu_4030_p2;
wire   [20:0] shl_ln1273_174_fu_4046_p3;
wire   [20:0] r_V_369_fu_4054_p2;
wire   [20:0] shl_ln1273_175_fu_4070_p3;
wire   [20:0] r_V_371_fu_4078_p2;
wire   [20:0] shl_ln1273_176_fu_4094_p3;
wire   [20:0] r_V_373_fu_4102_p2;
wire   [20:0] shl_ln1273_177_fu_4118_p3;
wire   [20:0] r_V_375_fu_4125_p2;
wire   [20:0] shl_ln1273_178_fu_4141_p3;
wire   [20:0] r_V_377_fu_4149_p2;
wire   [20:0] shl_ln1273_179_fu_4165_p3;
wire   [20:0] r_V_379_fu_4173_p2;
wire   [20:0] shl_ln1273_180_fu_4189_p3;
wire   [20:0] r_V_381_fu_4197_p2;
wire   [20:0] shl_ln1273_182_fu_4213_p3;
wire   [20:0] r_V_385_fu_4220_p2;
wire   [20:0] shl_ln1273_183_fu_4236_p3;
wire   [20:0] r_V_387_fu_4244_p2;
wire   [20:0] shl_ln1273_185_fu_4260_p3;
wire   [20:0] r_V_391_fu_4268_p2;
wire   [20:0] shl_ln1273_186_fu_4284_p3;
wire   [20:0] r_V_393_fu_4292_p2;
wire   [20:0] shl_ln1273_187_fu_4308_p3;
wire   [20:0] r_V_395_fu_4316_p2;
wire   [20:0] shl_ln1273_188_fu_4332_p3;
wire   [20:0] r_V_397_fu_4340_p2;
wire   [20:0] shl_ln1273_190_fu_4356_p3;
wire   [20:0] r_V_401_fu_4364_p2;
wire   [20:0] shl_ln1273_191_fu_4380_p3;
wire   [20:0] r_V_403_fu_4388_p2;
wire   [20:0] shl_ln1273_192_fu_4404_p3;
wire   [20:0] r_V_405_fu_4412_p2;
wire   [20:0] shl_ln1273_194_fu_4428_p3;
wire   [20:0] r_V_409_fu_4436_p2;
wire   [20:0] shl_ln1273_195_fu_4452_p3;
wire   [20:0] r_V_411_fu_4460_p2;
wire   [20:0] shl_ln1273_196_fu_4476_p3;
wire   [20:0] r_V_413_fu_4484_p2;
wire   [20:0] shl_ln1273_197_fu_4500_p3;
wire   [20:0] r_V_415_fu_4507_p2;
wire   [20:0] shl_ln1273_199_fu_4523_p3;
wire   [20:0] r_V_419_fu_4530_p2;
wire   [20:0] shl_ln1273_201_fu_4546_p3;
wire   [20:0] r_V_423_fu_4553_p2;
wire   [20:0] shl_ln1273_202_fu_4569_p3;
wire   [20:0] r_V_425_fu_4576_p2;
wire   [20:0] shl_ln1273_203_fu_4592_p3;
wire   [20:0] r_V_427_fu_4599_p2;
wire   [20:0] shl_ln1273_204_fu_4615_p3;
wire   [20:0] r_V_429_fu_4622_p2;
wire   [20:0] shl_ln1273_205_fu_4638_p3;
wire   [20:0] r_V_431_fu_4645_p2;
wire   [20:0] shl_ln1273_206_fu_4661_p3;
wire   [20:0] r_V_433_fu_4668_p2;
wire   [20:0] shl_ln1273_207_fu_4684_p3;
wire   [20:0] r_V_435_fu_4691_p2;
wire   [20:0] shl_ln1273_208_fu_4707_p3;
wire   [20:0] r_V_437_fu_4714_p2;
wire   [20:0] shl_ln1273_209_fu_4730_p3;
wire   [20:0] r_V_439_fu_4737_p2;
wire   [20:0] shl_ln1273_210_fu_4753_p3;
wire   [20:0] r_V_441_fu_4760_p2;
wire   [20:0] shl_ln1273_211_fu_4776_p3;
wire   [20:0] r_V_443_fu_4783_p2;
wire   [20:0] shl_ln1273_212_fu_4799_p3;
wire   [20:0] r_V_445_fu_4806_p2;
wire   [20:0] shl_ln1273_214_fu_4822_p3;
wire   [20:0] r_V_449_fu_4829_p2;
wire   [15:0] mult_V_174_fu_4513_p4;
wire   [15:0] mult_V_173_fu_4490_p4;
wire   [15:0] mult_V_172_fu_4466_p4;
wire   [15:0] mult_V_169_fu_4418_p4;
wire   [15:0] add_ln813_152_fu_4851_p2;
wire   [15:0] add_ln813_fu_4845_p2;
wire   [15:0] mult_V_168_fu_4394_p4;
wire   [15:0] mult_V_171_fu_4442_p4;
wire   [15:0] add_ln813_154_fu_4863_p2;
wire   [15:0] add_ln813_156_fu_4869_p2;
wire   [15:0] add_ln813_153_fu_4857_p2;
wire   [15:0] mult_V_160_fu_4250_p4;
wire   [15:0] mult_V_163_fu_4298_p4;
wire   [15:0] mult_V_162_fu_4274_p4;
wire   [15:0] mult_V_165_fu_4346_p4;
wire   [15:0] add_ln813_159_fu_4886_p2;
wire   [15:0] add_ln813_158_fu_4880_p2;
wire   [15:0] mult_V_164_fu_4322_p4;
wire   [15:0] mult_V_167_fu_4370_p4;
wire   [15:0] add_ln813_161_fu_4898_p2;
wire   [15:0] add_ln813_163_fu_4904_p2;
wire   [15:0] add_ln813_160_fu_4892_p2;
wire   [15:0] mult_V_144_fu_3917_p4;
wire   [15:0] mult_V_147_fu_3965_p4;
wire   [15:0] mult_V_146_fu_3941_p4;
wire   [15:0] mult_V_149_fu_4013_p4;
wire   [15:0] add_ln813_167_fu_4921_p2;
wire   [15:0] add_ln813_166_fu_4915_p2;
wire   [15:0] mult_V_148_fu_3989_p4;
wire   [15:0] mult_V_151_fu_4060_p4;
wire   [15:0] mult_V_150_fu_4036_p4;
wire   [15:0] mult_V_153_fu_4108_p4;
wire   [15:0] add_ln813_170_fu_4939_p2;
wire   [15:0] add_ln813_169_fu_4933_p2;
wire   [15:0] mult_V_152_fu_4084_p4;
wire   [15:0] mult_V_155_fu_4155_p4;
wire   [15:0] mult_V_154_fu_4131_p4;
wire   [15:0] mult_V_157_fu_4203_p4;
wire   [15:0] add_ln813_174_fu_4957_p2;
wire   [15:0] add_ln813_173_fu_4951_p2;
wire   [15:0] mult_V_156_fu_4179_p4;
wire   [15:0] mult_V_159_fu_4226_p4;
wire   [15:0] add_ln813_176_fu_4969_p2;
wire   [15:0] add_ln813_178_fu_4975_p2;
wire   [15:0] add_ln813_175_fu_4963_p2;
wire   [15:0] mult_V_112_fu_3245_p4;
wire   [15:0] mult_V_115_fu_3293_p4;
wire   [15:0] mult_V_114_fu_3269_p4;
wire   [15:0] mult_V_117_fu_3341_p4;
wire   [15:0] mult_V_116_fu_3317_p4;
wire   [15:0] mult_V_119_fu_3389_p4;
wire   [15:0] mult_V_118_fu_3365_p4;
wire   [15:0] mult_V_121_fu_3437_p4;
wire   [15:0] add_ln813_186_fu_5004_p2;
wire   [15:0] add_ln813_185_fu_4998_p2;
wire   [15:0] mult_V_120_fu_3413_p4;
wire   [15:0] mult_V_123_fu_3485_p4;
wire   [15:0] mult_V_122_fu_3461_p4;
wire   [15:0] mult_V_125_fu_3533_p4;
wire   [15:0] add_ln813_190_fu_5022_p2;
wire   [15:0] add_ln813_189_fu_5016_p2;
wire   [15:0] mult_V_124_fu_3509_p4;
wire   [15:0] mult_V_127_fu_3557_p4;
wire   [15:0] add_ln813_192_fu_5034_p2;
wire   [15:0] add_ln813_194_fu_5040_p2;
wire   [15:0] add_ln813_191_fu_5028_p2;
wire   [15:0] mult_V_128_fu_3581_p4;
wire   [15:0] mult_V_131_fu_3629_p4;
wire   [15:0] mult_V_130_fu_3605_p4;
wire   [15:0] mult_V_133_fu_3677_p4;
wire   [15:0] add_ln813_198_fu_5057_p2;
wire   [15:0] add_ln813_197_fu_5051_p2;
wire   [15:0] mult_V_132_fu_3653_p4;
wire   [15:0] mult_V_135_fu_3725_p4;
wire   [15:0] mult_V_134_fu_3701_p4;
wire   [15:0] mult_V_137_fu_3773_p4;
wire   [15:0] add_ln813_201_fu_5075_p2;
wire   [15:0] add_ln813_200_fu_5069_p2;
wire   [15:0] mult_V_136_fu_3749_p4;
wire   [15:0] mult_V_139_fu_3821_p4;
wire   [15:0] mult_V_138_fu_3797_p4;
wire   [15:0] mult_V_141_fu_3869_p4;
wire   [15:0] add_ln813_205_fu_5093_p2;
wire   [15:0] add_ln813_204_fu_5087_p2;
wire   [15:0] mult_V_140_fu_3845_p4;
wire   [15:0] mult_V_143_fu_3893_p4;
wire   [15:0] add_ln813_208_fu_5111_p2;
wire   [15:0] add_ln813_207_fu_5105_p2;
wire   [15:0] add_ln813_209_fu_5115_p2;
wire   [15:0] add_ln813_206_fu_5099_p2;
wire   [15:0] mult_V_176_fu_4536_p4;
wire   [15:0] mult_V_179_fu_4582_p4;
wire   [15:0] mult_V_178_fu_4559_p4;
wire   [15:0] mult_V_181_fu_4628_p4;
wire   [15:0] add_ln813_215_fu_5133_p2;
wire   [15:0] add_ln813_214_fu_5127_p2;
wire   [15:0] mult_V_180_fu_4605_p4;
wire   [15:0] mult_V_183_fu_4674_p4;
wire   [15:0] mult_V_182_fu_4651_p4;
wire   [15:0] mult_V_185_fu_4720_p4;
wire   [15:0] add_ln813_218_fu_5151_p2;
wire   [15:0] add_ln813_217_fu_5145_p2;
wire   [15:0] mult_V_184_fu_4697_p4;
wire   [15:0] mult_V_187_fu_4766_p4;
wire   [15:0] mult_V_186_fu_4743_p4;
wire   [15:0] mult_V_189_fu_4812_p4;
wire   [15:0] add_ln813_222_fu_5169_p2;
wire   [15:0] add_ln813_221_fu_5163_p2;
wire   [15:0] mult_V_188_fu_4789_p4;
wire   [15:0] mult_V_191_fu_4835_p4;
wire   [15:0] add_ln813_225_fu_5187_p2;
wire   [15:0] add_ln813_224_fu_5181_p2;
wire   [15:0] add_ln813_226_fu_5191_p2;
wire   [15:0] add_ln813_223_fu_5175_p2;
wire   [15:0] mult_V_fu_2237_p4;
wire   [15:0] mult_V_67_fu_2285_p4;
wire   [15:0] mult_V_66_fu_2261_p4;
wire   [15:0] mult_V_69_fu_2333_p4;
wire   [15:0] add_ln813_230_fu_5209_p2;
wire   [15:0] add_ln813_229_fu_5203_p2;
wire   [15:0] mult_V_68_fu_2309_p4;
wire   [15:0] mult_V_71_fu_2381_p4;
wire   [15:0] mult_V_70_fu_2357_p4;
wire   [15:0] mult_V_73_fu_2429_p4;
wire   [15:0] add_ln813_233_fu_5227_p2;
wire   [15:0] add_ln813_232_fu_5221_p2;
wire   [15:0] mult_V_72_fu_2405_p4;
wire   [15:0] mult_V_75_fu_2477_p4;
wire   [15:0] mult_V_74_fu_2453_p4;
wire   [15:0] mult_V_77_fu_2525_p4;
wire   [15:0] add_ln813_237_fu_5245_p2;
wire   [15:0] add_ln813_236_fu_5239_p2;
wire   [15:0] mult_V_76_fu_2501_p4;
wire   [15:0] mult_V_79_fu_2549_p4;
wire   [15:0] add_ln813_239_fu_5257_p2;
wire   [15:0] add_ln813_241_fu_5263_p2;
wire   [15:0] add_ln813_238_fu_5251_p2;
wire   [15:0] mult_V_80_fu_2573_p4;
wire   [15:0] mult_V_83_fu_2621_p4;
wire   [15:0] mult_V_82_fu_2597_p4;
wire   [15:0] mult_V_85_fu_2669_p4;
wire   [15:0] mult_V_84_fu_2645_p4;
wire   [15:0] mult_V_87_fu_2717_p4;
wire   [15:0] mult_V_86_fu_2693_p4;
wire   [15:0] mult_V_89_fu_2765_p4;
wire   [15:0] add_ln813_249_fu_5292_p2;
wire   [15:0] add_ln813_248_fu_5286_p2;
wire   [15:0] mult_V_88_fu_2741_p4;
wire   [15:0] mult_V_91_fu_2813_p4;
wire   [15:0] mult_V_90_fu_2789_p4;
wire   [15:0] mult_V_93_fu_2861_p4;
wire   [15:0] add_ln813_253_fu_5310_p2;
wire   [15:0] add_ln813_252_fu_5304_p2;
wire   [15:0] mult_V_92_fu_2837_p4;
wire   [15:0] mult_V_95_fu_2885_p4;
wire   [15:0] add_ln813_255_fu_5322_p2;
wire   [15:0] add_ln813_257_fu_5328_p2;
wire   [15:0] add_ln813_254_fu_5316_p2;
wire   [15:0] mult_V_96_fu_2909_p4;
wire   [15:0] mult_V_99_fu_2957_p4;
wire   [15:0] mult_V_98_fu_2933_p4;
wire   [15:0] mult_V_101_fu_3005_p4;
wire   [15:0] add_ln813_261_fu_5345_p2;
wire   [15:0] add_ln813_260_fu_5339_p2;
wire   [15:0] mult_V_100_fu_2981_p4;
wire   [15:0] mult_V_103_fu_3053_p4;
wire   [15:0] mult_V_102_fu_3029_p4;
wire   [15:0] mult_V_105_fu_3101_p4;
wire   [15:0] add_ln813_264_fu_5363_p2;
wire   [15:0] add_ln813_263_fu_5357_p2;
wire   [15:0] mult_V_104_fu_3077_p4;
wire   [15:0] mult_V_107_fu_3149_p4;
wire   [15:0] mult_V_106_fu_3125_p4;
wire   [15:0] mult_V_109_fu_3197_p4;
wire   [15:0] add_ln813_268_fu_5381_p2;
wire   [15:0] add_ln813_267_fu_5375_p2;
wire   [15:0] mult_V_108_fu_3173_p4;
wire   [15:0] mult_V_111_fu_3221_p4;
wire   [15:0] add_ln813_270_fu_5393_p2;
wire   [15:0] add_ln813_273_fu_5399_p2;
wire   [15:0] add_ln813_269_fu_5387_p2;
wire   [15:0] add_ln813_172_fu_5414_p2;
wire   [15:0] add_ln813_180_fu_5418_p2;
wire   [15:0] add_ln813_165_fu_5410_p2;
wire   [15:0] add_ln813_184_fu_5429_p2;
wire   [15:0] add_ln813_188_fu_5433_p2;
wire   [15:0] add_ln813_203_fu_5443_p2;
wire   [15:0] add_ln813_211_fu_5447_p2;
wire   [15:0] add_ln813_196_fu_5438_p2;
wire   [15:0] add_ln813_220_fu_5458_p2;
wire   [15:0] add_ln813_235_fu_5467_p2;
wire   [15:0] add_ln813_243_fu_5471_p2;
wire   [15:0] add_ln813_228_fu_5462_p2;
wire   [15:0] add_ln813_247_fu_5482_p2;
wire   [15:0] add_ln813_251_fu_5486_p2;
wire   [15:0] add_ln813_266_fu_5496_p2;
wire   [15:0] add_ln813_275_fu_5500_p2;
wire   [15:0] add_ln813_259_fu_5491_p2;
wire   [15:0] add_ln813_276_fu_5505_p2;
wire   [15:0] add_ln813_244_fu_5476_p2;
wire   [15:0] add_ln813_213_fu_5517_p2;
wire   [15:0] res_out_V_fu_5521_p2;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_386;
reg    ap_condition_639;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_251 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_252 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_253 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_254 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_255 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_256 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_257 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_258 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_259 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_260 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_261 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_262 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_263 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_264 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_265 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_266 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_267 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_268 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_269 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_270 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_271 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_272 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_273 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_274 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_275 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_276 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_277 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_278 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_279 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_280 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_281 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_282 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_283 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_284 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_285 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_286 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_287 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_288 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_289 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_290 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_291 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_292 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_293 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_294 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_295 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_296 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_297 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_298 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_299 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_300 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_301 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_302 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_303 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_304 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_305 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_306 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_307 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_308 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_309 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_310 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_311 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_312 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_313 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_314 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_315 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_316 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_317 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_318 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_319 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_320 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_321 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_322 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_323 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_324 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_325 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_326 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_327 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_328 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_329 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_330 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_331 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_332 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_333 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_334 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_223 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_224 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_225 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_226 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_227 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_228 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_229 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_230 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_231 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_232 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_233 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_234 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_235 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_236 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_237 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_238 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_239 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_240 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_241 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_242 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_243 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_244 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_245 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_246 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_247 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_248 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_249 = 16'd0;
#0 p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_250 = 16'd0;
#0 sX_4 = 32'd0;
#0 pX_4 = 32'd0;
end

alveo_hls4ml_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_386)) begin
        if (((icmp_ln21_fu_396_p2 == 1'd0) & (icmp_ln384_fu_424_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_377 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_377 <= ap_phi_reg_pp0_iter0_storemerge_reg_377;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_386)) begin
        if ((icmp_ln21_fu_396_p2 == 1'd0)) begin
            i_iw_fu_360 <= i_iw_10_fu_402_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_iw_fu_360 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_639)) begin
        if ((icmp_ln384_fu_424_p2 == 1'd1)) begin
            pX_4 <= 32'd0;
        end else if ((icmp_ln384_fu_424_p2 == 1'd0)) begin
            pX_4 <= add_ln384_fu_418_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln21_reg_5586 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_V_102_reg_5692 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_234;
        a_V_117_reg_5698 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_249;
        a_V_119_reg_5599 <= a_V_119_fu_447_p1;
        a_V_121_reg_5610 <= {{layer27_out_dout[47:32]}};
        a_V_122_reg_5616 <= {{layer27_out_dout[63:48]}};
        a_V_123_reg_5622 <= {{layer27_out_dout[79:64]}};
        a_V_124_reg_5628 <= {{layer27_out_dout[95:80]}};
        a_V_125_reg_5634 <= {{layer27_out_dout[111:96]}};
        a_V_126_reg_5639 <= {{layer27_out_dout[127:112]}};
        a_V_127_reg_5645 <= {{layer27_out_dout[143:128]}};
        a_V_128_reg_5651 <= {{layer27_out_dout[159:144]}};
        a_V_129_reg_5657 <= {{layer27_out_dout[175:160]}};
        a_V_130_reg_5662 <= {{layer27_out_dout[191:176]}};
        a_V_131_reg_5668 <= {{layer27_out_dout[207:192]}};
        a_V_132_reg_5674 <= {{layer27_out_dout[223:208]}};
        a_V_134_reg_5605 <= {{layer27_out_dout[255:240]}};
        a_V_93_reg_5680 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_225;
        a_V_97_reg_5686 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_229;
        and_ln360_reg_5703 <= and_ln360_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln360_fu_811_p2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln813_155_reg_5727 <= add_ln813_155_fu_1248_p2;
        add_ln813_162_reg_5732 <= add_ln813_162_fu_1254_p2;
        add_ln813_177_reg_5737 <= add_ln813_177_fu_1260_p2;
        add_ln813_193_reg_5742 <= add_ln813_193_fu_1266_p2;
        add_ln813_240_reg_5747 <= add_ln813_240_fu_1272_p2;
        add_ln813_256_reg_5752 <= add_ln813_256_fu_1278_p2;
        add_ln813_272_reg_5757 <= add_ln813_272_fu_1290_p2;
        mult_V_142_reg_5712 <= {{r_V_351_fu_1040_p2[20:5]}};
        mult_V_177_reg_5717 <= {{r_V_421_fu_1208_p2[20:5]}};
        mult_V_190_reg_5722 <= {{r_V_447_fu_1232_p2[20:5]}};
        mult_V_65_reg_5707 <= {{r_V_197_fu_824_p2[20:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln360_reg_5703))) begin
        add_ln813_157_reg_5762 <= add_ln813_157_fu_4874_p2;
        add_ln813_164_reg_5767 <= add_ln813_164_fu_4909_p2;
        add_ln813_168_reg_5772 <= add_ln813_168_fu_4927_p2;
        add_ln813_171_reg_5777 <= add_ln813_171_fu_4945_p2;
        add_ln813_179_reg_5782 <= add_ln813_179_fu_4980_p2;
        add_ln813_182_reg_5787 <= add_ln813_182_fu_4986_p2;
        add_ln813_183_reg_5792 <= add_ln813_183_fu_4992_p2;
        add_ln813_187_reg_5797 <= add_ln813_187_fu_5010_p2;
        add_ln813_195_reg_5802 <= add_ln813_195_fu_5045_p2;
        add_ln813_199_reg_5807 <= add_ln813_199_fu_5063_p2;
        add_ln813_202_reg_5812 <= add_ln813_202_fu_5081_p2;
        add_ln813_210_reg_5817 <= add_ln813_210_fu_5121_p2;
        add_ln813_216_reg_5822 <= add_ln813_216_fu_5139_p2;
        add_ln813_219_reg_5827 <= add_ln813_219_fu_5157_p2;
        add_ln813_227_reg_5832 <= add_ln813_227_fu_5197_p2;
        add_ln813_231_reg_5837 <= add_ln813_231_fu_5215_p2;
        add_ln813_234_reg_5842 <= add_ln813_234_fu_5233_p2;
        add_ln813_242_reg_5847 <= add_ln813_242_fu_5268_p2;
        add_ln813_245_reg_5852 <= add_ln813_245_fu_5274_p2;
        add_ln813_246_reg_5857 <= add_ln813_246_fu_5280_p2;
        add_ln813_250_reg_5862 <= add_ln813_250_fu_5298_p2;
        add_ln813_258_reg_5867 <= add_ln813_258_fu_5333_p2;
        add_ln813_262_reg_5872 <= add_ln813_262_fu_5351_p2;
        add_ln813_265_reg_5877 <= add_ln813_265_fu_5369_p2;
        add_ln813_274_reg_5882 <= add_ln813_274_fu_5404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln360_reg_5703_pp0_iter2_reg))) begin
        add_ln813_181_reg_5887 <= add_ln813_181_fu_5423_p2;
        add_ln813_212_reg_5892 <= add_ln813_212_fu_5452_p2;
        add_ln813_277_reg_5897 <= add_ln813_277_fu_5511_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln360_reg_5703_pp0_iter2_reg <= and_ln360_reg_5703;
        and_ln360_reg_5703_pp0_iter3_reg <= and_ln360_reg_5703_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln21_reg_5586 <= icmp_ln21_fu_396_p2;
        icmp_ln21_reg_5586_pp0_iter1_reg <= icmp_ln21_reg_5586;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln21_fu_396_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln360_2_reg_5590 <= icmp_ln360_2_fu_412_p2;
        icmp_ln384_reg_5595 <= icmp_ln384_fu_424_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln21_reg_5586_pp0_iter1_reg == 1'd0))) begin
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_223 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_239;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_224 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_240;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_226 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_242;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_227 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_243;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_228 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_244;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_230 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_246;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_231 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_247;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_232 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_248;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_235 <= a_V_119_reg_5599;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_237 <= a_V_121_reg_5610;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_238 <= a_V_122_reg_5616;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_239 <= a_V_123_reg_5622;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_240 <= a_V_124_reg_5628;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_242 <= a_V_126_reg_5639;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_243 <= a_V_127_reg_5645;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_244 <= a_V_128_reg_5651;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_246 <= a_V_130_reg_5662;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_247 <= a_V_131_reg_5668;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_248 <= a_V_132_reg_5674;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_251 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_267;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_253 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_269;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_254 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_270;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_255 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_271;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_256 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_272;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_257 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_273;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_258 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_274;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_259 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_275;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_260 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_276;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_261 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_277;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_262 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_278;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_263 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_279;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_264 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_280;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_266 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_282;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_267 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_283;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_269 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_285;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_270 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_286;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_271 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_287;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_272 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_288;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_273 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_289;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_274 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_290;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_275 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_291;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_276 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_292;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_277 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_293;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_278 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_294;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_279 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_295;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_280 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_296;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_282 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_298;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_283 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_299;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_285 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_301;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_286 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_302;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_287 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_303;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_288 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_304;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_289 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_305;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_290 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_306;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_291 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_307;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_292 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_308;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_293 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_309;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_294 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_310;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_295 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_311;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_296 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_312;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_298 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_314;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_299 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_315;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_301 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_317;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_302 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_318;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_303 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_319;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_304 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_320;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_305 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_321;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_306 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_322;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_307 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_323;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_308 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_324;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_309 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_325;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_310 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_326;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_311 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_327;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_312 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_328;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_314 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_330;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_315 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_331;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_317 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_333;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_318 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_334;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_319 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_223;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_320 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_224;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_321 <= a_V_93_reg_5680;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_322 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_226;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_323 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_227;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_324 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_228;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_325 <= a_V_97_reg_5686;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_326 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_230;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_327 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_231;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_328 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_232;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_330 <= a_V_102_reg_5692;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_331 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_235;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_333 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_237;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_334 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_238;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln21_reg_5586 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_225 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_241;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_229 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_245;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_233 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_249;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_234 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_250;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_236 <= {{layer27_out_dout[31:16]}};
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_241 <= {{layer27_out_dout[111:96]}};
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_245 <= {{layer27_out_dout[175:160]}};
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_249 <= {{layer27_out_dout[239:224]}};
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_250 <= {{layer27_out_dout[255:240]}};
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_252 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_268;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_265 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_281;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_268 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_284;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_281 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_297;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_284 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_300;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_297 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_313;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_300 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_316;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_313 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_329;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_316 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_332;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_329 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_233;
        p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_332 <= p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_236;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sX_4 <= ap_phi_mux_storemerge_phi_fu_381_p4;
    end
end

always @ (*) begin
    if (((icmp_ln21_fu_396_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln21_reg_5586 == 1'd0) & (icmp_ln384_reg_5595 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_381_p4 = select_ln391_fu_1302_p3;
    end else begin
        ap_phi_mux_storemerge_phi_fu_381_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_377;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_iw_9 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_iw_9 = i_iw_fu_360;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln360_reg_5703_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        layer10_out_blk_n = layer10_out_full_n;
    end else begin
        layer10_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln360_reg_5703_pp0_iter3_reg) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        layer10_out_write = 1'b1;
    end else begin
        layer10_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln21_reg_5586 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer27_out_blk_n = layer27_out_empty_n;
    end else begin
        layer27_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln21_reg_5586 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer27_out_read = 1'b1;
    end else begin
        layer27_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_V_119_fu_447_p1 = layer27_out_dout[15:0];

assign a_V_120_fu_471_p4 = {{layer27_out_dout[31:16]}};

assign a_V_133_fu_451_p4 = {{layer27_out_dout[239:224]}};

assign add_ln384_fu_418_p2 = (pX_4 + 32'd1);

assign add_ln391_fu_1296_p2 = (sX_4 + 32'd1);

assign add_ln813_152_fu_4851_p2 = (mult_V_172_fu_4466_p4 + mult_V_169_fu_4418_p4);

assign add_ln813_153_fu_4857_p2 = (add_ln813_152_fu_4851_p2 + add_ln813_fu_4845_p2);

assign add_ln813_154_fu_4863_p2 = (mult_V_168_fu_4394_p4 + mult_V_171_fu_4442_p4);

assign add_ln813_155_fu_1248_p2 = (mult_V_170_fu_1166_p4 + mult_V_161_fu_1118_p4);

assign add_ln813_156_fu_4869_p2 = (add_ln813_155_reg_5727 + add_ln813_154_fu_4863_p2);

assign add_ln813_157_fu_4874_p2 = (add_ln813_156_fu_4869_p2 + add_ln813_153_fu_4857_p2);

assign add_ln813_158_fu_4880_p2 = (mult_V_160_fu_4250_p4 + mult_V_163_fu_4298_p4);

assign add_ln813_159_fu_4886_p2 = (mult_V_162_fu_4274_p4 + mult_V_165_fu_4346_p4);

assign add_ln813_160_fu_4892_p2 = (add_ln813_159_fu_4886_p2 + add_ln813_158_fu_4880_p2);

assign add_ln813_161_fu_4898_p2 = (mult_V_164_fu_4322_p4 + mult_V_167_fu_4370_p4);

assign add_ln813_162_fu_1254_p2 = (mult_V_166_fu_1142_p4 + mult_V_145_fu_1070_p4);

assign add_ln813_163_fu_4904_p2 = (add_ln813_162_reg_5732 + add_ln813_161_fu_4898_p2);

assign add_ln813_164_fu_4909_p2 = (add_ln813_163_fu_4904_p2 + add_ln813_160_fu_4892_p2);

assign add_ln813_165_fu_5410_p2 = (add_ln813_164_reg_5767 + add_ln813_157_reg_5762);

assign add_ln813_166_fu_4915_p2 = (mult_V_144_fu_3917_p4 + mult_V_147_fu_3965_p4);

assign add_ln813_167_fu_4921_p2 = (mult_V_146_fu_3941_p4 + mult_V_149_fu_4013_p4);

assign add_ln813_168_fu_4927_p2 = (add_ln813_167_fu_4921_p2 + add_ln813_166_fu_4915_p2);

assign add_ln813_169_fu_4933_p2 = (mult_V_148_fu_3989_p4 + mult_V_151_fu_4060_p4);

assign add_ln813_170_fu_4939_p2 = (mult_V_150_fu_4036_p4 + mult_V_153_fu_4108_p4);

assign add_ln813_171_fu_4945_p2 = (add_ln813_170_fu_4939_p2 + add_ln813_169_fu_4933_p2);

assign add_ln813_172_fu_5414_p2 = (add_ln813_171_reg_5777 + add_ln813_168_reg_5772);

assign add_ln813_173_fu_4951_p2 = (mult_V_152_fu_4084_p4 + mult_V_155_fu_4155_p4);

assign add_ln813_174_fu_4957_p2 = (mult_V_154_fu_4131_p4 + mult_V_157_fu_4203_p4);

assign add_ln813_175_fu_4963_p2 = (add_ln813_174_fu_4957_p2 + add_ln813_173_fu_4951_p2);

assign add_ln813_176_fu_4969_p2 = (mult_V_156_fu_4179_p4 + mult_V_159_fu_4226_p4);

assign add_ln813_177_fu_1260_p2 = (mult_V_158_fu_1094_p4 + mult_V_113_fu_974_p4);

assign add_ln813_178_fu_4975_p2 = (add_ln813_177_reg_5737 + add_ln813_176_fu_4969_p2);

assign add_ln813_179_fu_4980_p2 = (add_ln813_178_fu_4975_p2 + add_ln813_175_fu_4963_p2);

assign add_ln813_180_fu_5418_p2 = (add_ln813_179_reg_5782 + add_ln813_172_fu_5414_p2);

assign add_ln813_181_fu_5423_p2 = (add_ln813_180_fu_5418_p2 + add_ln813_165_fu_5410_p2);

assign add_ln813_182_fu_4986_p2 = (mult_V_112_fu_3245_p4 + mult_V_115_fu_3293_p4);

assign add_ln813_183_fu_4992_p2 = (mult_V_114_fu_3269_p4 + mult_V_117_fu_3341_p4);

assign add_ln813_184_fu_5429_p2 = (add_ln813_183_reg_5792 + add_ln813_182_reg_5787);

assign add_ln813_185_fu_4998_p2 = (mult_V_116_fu_3317_p4 + mult_V_119_fu_3389_p4);

assign add_ln813_186_fu_5004_p2 = (mult_V_118_fu_3365_p4 + mult_V_121_fu_3437_p4);

assign add_ln813_187_fu_5010_p2 = (add_ln813_186_fu_5004_p2 + add_ln813_185_fu_4998_p2);

assign add_ln813_188_fu_5433_p2 = (add_ln813_187_reg_5797 + add_ln813_184_fu_5429_p2);

assign add_ln813_189_fu_5016_p2 = (mult_V_120_fu_3413_p4 + mult_V_123_fu_3485_p4);

assign add_ln813_190_fu_5022_p2 = (mult_V_122_fu_3461_p4 + mult_V_125_fu_3533_p4);

assign add_ln813_191_fu_5028_p2 = (add_ln813_190_fu_5022_p2 + add_ln813_189_fu_5016_p2);

assign add_ln813_192_fu_5034_p2 = (mult_V_124_fu_3509_p4 + mult_V_127_fu_3557_p4);

assign add_ln813_193_fu_1266_p2 = (mult_V_126_fu_998_p4 + mult_V_129_fu_1022_p4);

assign add_ln813_194_fu_5040_p2 = (add_ln813_193_reg_5742 + add_ln813_192_fu_5034_p2);

assign add_ln813_195_fu_5045_p2 = (add_ln813_194_fu_5040_p2 + add_ln813_191_fu_5028_p2);

assign add_ln813_196_fu_5438_p2 = (add_ln813_195_reg_5802 + add_ln813_188_fu_5433_p2);

assign add_ln813_197_fu_5051_p2 = (mult_V_128_fu_3581_p4 + mult_V_131_fu_3629_p4);

assign add_ln813_198_fu_5057_p2 = (mult_V_130_fu_3605_p4 + mult_V_133_fu_3677_p4);

assign add_ln813_199_fu_5063_p2 = (add_ln813_198_fu_5057_p2 + add_ln813_197_fu_5051_p2);

assign add_ln813_200_fu_5069_p2 = (mult_V_132_fu_3653_p4 + mult_V_135_fu_3725_p4);

assign add_ln813_201_fu_5075_p2 = (mult_V_134_fu_3701_p4 + mult_V_137_fu_3773_p4);

assign add_ln813_202_fu_5081_p2 = (add_ln813_201_fu_5075_p2 + add_ln813_200_fu_5069_p2);

assign add_ln813_203_fu_5443_p2 = (add_ln813_202_reg_5812 + add_ln813_199_reg_5807);

assign add_ln813_204_fu_5087_p2 = (mult_V_136_fu_3749_p4 + mult_V_139_fu_3821_p4);

assign add_ln813_205_fu_5093_p2 = (mult_V_138_fu_3797_p4 + mult_V_141_fu_3869_p4);

assign add_ln813_206_fu_5099_p2 = (add_ln813_205_fu_5093_p2 + add_ln813_204_fu_5087_p2);

assign add_ln813_207_fu_5105_p2 = (mult_V_140_fu_3845_p4 + mult_V_143_fu_3893_p4);

assign add_ln813_208_fu_5111_p2 = (mult_V_142_reg_5712 + mult_V_177_reg_5717);

assign add_ln813_209_fu_5115_p2 = (add_ln813_208_fu_5111_p2 + add_ln813_207_fu_5105_p2);

assign add_ln813_210_fu_5121_p2 = (add_ln813_209_fu_5115_p2 + add_ln813_206_fu_5099_p2);

assign add_ln813_211_fu_5447_p2 = (add_ln813_210_reg_5817 + add_ln813_203_fu_5443_p2);

assign add_ln813_212_fu_5452_p2 = (add_ln813_211_fu_5447_p2 + add_ln813_196_fu_5438_p2);

assign add_ln813_213_fu_5517_p2 = (add_ln813_212_reg_5892 + add_ln813_181_reg_5887);

assign add_ln813_214_fu_5127_p2 = (mult_V_176_fu_4536_p4 + mult_V_179_fu_4582_p4);

assign add_ln813_215_fu_5133_p2 = (mult_V_178_fu_4559_p4 + mult_V_181_fu_4628_p4);

assign add_ln813_216_fu_5139_p2 = (add_ln813_215_fu_5133_p2 + add_ln813_214_fu_5127_p2);

assign add_ln813_217_fu_5145_p2 = (mult_V_180_fu_4605_p4 + mult_V_183_fu_4674_p4);

assign add_ln813_218_fu_5151_p2 = (mult_V_182_fu_4651_p4 + mult_V_185_fu_4720_p4);

assign add_ln813_219_fu_5157_p2 = (add_ln813_218_fu_5151_p2 + add_ln813_217_fu_5145_p2);

assign add_ln813_220_fu_5458_p2 = (add_ln813_219_reg_5827 + add_ln813_216_reg_5822);

assign add_ln813_221_fu_5163_p2 = (mult_V_184_fu_4697_p4 + mult_V_187_fu_4766_p4);

assign add_ln813_222_fu_5169_p2 = (mult_V_186_fu_4743_p4 + mult_V_189_fu_4812_p4);

assign add_ln813_223_fu_5175_p2 = (add_ln813_222_fu_5169_p2 + add_ln813_221_fu_5163_p2);

assign add_ln813_224_fu_5181_p2 = (mult_V_188_fu_4789_p4 + mult_V_191_fu_4835_p4);

assign add_ln813_225_fu_5187_p2 = (mult_V_190_reg_5722 + mult_V_65_reg_5707);

assign add_ln813_226_fu_5191_p2 = (add_ln813_225_fu_5187_p2 + add_ln813_224_fu_5181_p2);

assign add_ln813_227_fu_5197_p2 = (add_ln813_226_fu_5191_p2 + add_ln813_223_fu_5175_p2);

assign add_ln813_228_fu_5462_p2 = (add_ln813_227_reg_5832 + add_ln813_220_fu_5458_p2);

assign add_ln813_229_fu_5203_p2 = (mult_V_fu_2237_p4 + mult_V_67_fu_2285_p4);

assign add_ln813_230_fu_5209_p2 = (mult_V_66_fu_2261_p4 + mult_V_69_fu_2333_p4);

assign add_ln813_231_fu_5215_p2 = (add_ln813_230_fu_5209_p2 + add_ln813_229_fu_5203_p2);

assign add_ln813_232_fu_5221_p2 = (mult_V_68_fu_2309_p4 + mult_V_71_fu_2381_p4);

assign add_ln813_233_fu_5227_p2 = (mult_V_70_fu_2357_p4 + mult_V_73_fu_2429_p4);

assign add_ln813_234_fu_5233_p2 = (add_ln813_233_fu_5227_p2 + add_ln813_232_fu_5221_p2);

assign add_ln813_235_fu_5467_p2 = (add_ln813_234_reg_5842 + add_ln813_231_reg_5837);

assign add_ln813_236_fu_5239_p2 = (mult_V_72_fu_2405_p4 + mult_V_75_fu_2477_p4);

assign add_ln813_237_fu_5245_p2 = (mult_V_74_fu_2453_p4 + mult_V_77_fu_2525_p4);

assign add_ln813_238_fu_5251_p2 = (add_ln813_237_fu_5245_p2 + add_ln813_236_fu_5239_p2);

assign add_ln813_239_fu_5257_p2 = (mult_V_76_fu_2501_p4 + mult_V_79_fu_2549_p4);

assign add_ln813_240_fu_1272_p2 = (mult_V_78_fu_854_p4 + mult_V_81_fu_878_p4);

assign add_ln813_241_fu_5263_p2 = (add_ln813_240_reg_5747 + add_ln813_239_fu_5257_p2);

assign add_ln813_242_fu_5268_p2 = (add_ln813_241_fu_5263_p2 + add_ln813_238_fu_5251_p2);

assign add_ln813_243_fu_5471_p2 = (add_ln813_242_reg_5847 + add_ln813_235_fu_5467_p2);

assign add_ln813_244_fu_5476_p2 = (add_ln813_243_fu_5471_p2 + add_ln813_228_fu_5462_p2);

assign add_ln813_245_fu_5274_p2 = (mult_V_80_fu_2573_p4 + mult_V_83_fu_2621_p4);

assign add_ln813_246_fu_5280_p2 = (mult_V_82_fu_2597_p4 + mult_V_85_fu_2669_p4);

assign add_ln813_247_fu_5482_p2 = (add_ln813_246_reg_5857 + add_ln813_245_reg_5852);

assign add_ln813_248_fu_5286_p2 = (mult_V_84_fu_2645_p4 + mult_V_87_fu_2717_p4);

assign add_ln813_249_fu_5292_p2 = (mult_V_86_fu_2693_p4 + mult_V_89_fu_2765_p4);

assign add_ln813_250_fu_5298_p2 = (add_ln813_249_fu_5292_p2 + add_ln813_248_fu_5286_p2);

assign add_ln813_251_fu_5486_p2 = (add_ln813_250_reg_5862 + add_ln813_247_fu_5482_p2);

assign add_ln813_252_fu_5304_p2 = (mult_V_88_fu_2741_p4 + mult_V_91_fu_2813_p4);

assign add_ln813_253_fu_5310_p2 = (mult_V_90_fu_2789_p4 + mult_V_93_fu_2861_p4);

assign add_ln813_254_fu_5316_p2 = (add_ln813_253_fu_5310_p2 + add_ln813_252_fu_5304_p2);

assign add_ln813_255_fu_5322_p2 = (mult_V_92_fu_2837_p4 + mult_V_95_fu_2885_p4);

assign add_ln813_256_fu_1278_p2 = (mult_V_94_fu_902_p4 + mult_V_97_fu_926_p4);

assign add_ln813_257_fu_5328_p2 = (add_ln813_256_reg_5752 + add_ln813_255_fu_5322_p2);

assign add_ln813_258_fu_5333_p2 = (add_ln813_257_fu_5328_p2 + add_ln813_254_fu_5316_p2);

assign add_ln813_259_fu_5491_p2 = (add_ln813_258_reg_5867 + add_ln813_251_fu_5486_p2);

assign add_ln813_260_fu_5339_p2 = (mult_V_96_fu_2909_p4 + mult_V_99_fu_2957_p4);

assign add_ln813_261_fu_5345_p2 = (mult_V_98_fu_2933_p4 + mult_V_101_fu_3005_p4);

assign add_ln813_262_fu_5351_p2 = (add_ln813_261_fu_5345_p2 + add_ln813_260_fu_5339_p2);

assign add_ln813_263_fu_5357_p2 = (mult_V_100_fu_2981_p4 + mult_V_103_fu_3053_p4);

assign add_ln813_264_fu_5363_p2 = (mult_V_102_fu_3029_p4 + mult_V_105_fu_3101_p4);

assign add_ln813_265_fu_5369_p2 = (add_ln813_264_fu_5363_p2 + add_ln813_263_fu_5357_p2);

assign add_ln813_266_fu_5496_p2 = (add_ln813_265_reg_5877 + add_ln813_262_reg_5872);

assign add_ln813_267_fu_5375_p2 = (mult_V_104_fu_3077_p4 + mult_V_107_fu_3149_p4);

assign add_ln813_268_fu_5381_p2 = (mult_V_106_fu_3125_p4 + mult_V_109_fu_3197_p4);

assign add_ln813_269_fu_5387_p2 = (add_ln813_268_fu_5381_p2 + add_ln813_267_fu_5375_p2);

assign add_ln813_270_fu_5393_p2 = (mult_V_108_fu_3173_p4 + mult_V_111_fu_3221_p4);

assign add_ln813_271_fu_1284_p2 = ($signed(mult_V_175_fu_1190_p4) + $signed(16'd64512));

assign add_ln813_272_fu_1290_p2 = (add_ln813_271_fu_1284_p2 + mult_V_110_fu_950_p4);

assign add_ln813_273_fu_5399_p2 = (add_ln813_272_reg_5757 + add_ln813_270_fu_5393_p2);

assign add_ln813_274_fu_5404_p2 = (add_ln813_273_fu_5399_p2 + add_ln813_269_fu_5387_p2);

assign add_ln813_275_fu_5500_p2 = (add_ln813_274_reg_5882 + add_ln813_266_fu_5496_p2);

assign add_ln813_276_fu_5505_p2 = (add_ln813_275_fu_5500_p2 + add_ln813_259_fu_5491_p2);

assign add_ln813_277_fu_5511_p2 = (add_ln813_276_fu_5505_p2 + add_ln813_244_fu_5476_p2);

assign add_ln813_fu_4845_p2 = (mult_V_174_fu_4513_p4 + mult_V_173_fu_4490_p4);

assign and_ln360_fu_811_p2 = (icmp_ln360_fu_805_p2 & icmp_ln360_2_reg_5590);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((1'd1 == and_ln360_reg_5703_pp0_iter3_reg) & (layer10_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((icmp_ln21_reg_5586 == 1'd0) & (layer27_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((1'd1 == and_ln360_reg_5703_pp0_iter3_reg) & (layer10_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((icmp_ln21_reg_5586 == 1'd0) & (layer27_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((1'd1 == and_ln360_reg_5703_pp0_iter3_reg) & (layer10_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((icmp_ln21_reg_5586 == 1'd0) & (layer27_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((icmp_ln21_reg_5586 == 1'd0) & (layer27_out_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((1'd1 == and_ln360_reg_5703_pp0_iter3_reg) & (layer10_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_386 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_639 = ((icmp_ln21_fu_396_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_reg_377 = 'bx;

assign ap_ready = internal_ap_ready;

assign i_iw_10_fu_402_p2 = (ap_sig_allocacmp_i_iw_9 + 4'd1);

assign icmp_ln21_fu_396_p2 = ((ap_sig_allocacmp_i_iw_9 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln360_2_fu_412_p2 = (($signed(pX_4) > $signed(32'd6)) ? 1'b1 : 1'b0);

assign icmp_ln360_fu_805_p2 = ((sX_4 == 32'd7) ? 1'b1 : 1'b0);

assign icmp_ln384_fu_424_p2 = ((add_ln384_fu_418_p2 == 32'd9) ? 1'b1 : 1'b0);

assign layer10_out_din = {{{{{{{{{{{{{{{{{{{{{{{{res_out_V_fu_5521_p2}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}}, {res_out_V_fu_5521_p2}};

assign mult_V_100_fu_2981_p4 = {{r_V_267_fu_2975_p2[20:5]}};

assign mult_V_101_fu_3005_p4 = {{r_V_269_fu_2999_p2[20:5]}};

assign mult_V_102_fu_3029_p4 = {{r_V_271_fu_3023_p2[20:5]}};

assign mult_V_103_fu_3053_p4 = {{r_V_273_fu_3047_p2[20:5]}};

assign mult_V_104_fu_3077_p4 = {{r_V_275_fu_3071_p2[20:5]}};

assign mult_V_105_fu_3101_p4 = {{r_V_277_fu_3095_p2[20:5]}};

assign mult_V_106_fu_3125_p4 = {{r_V_279_fu_3119_p2[20:5]}};

assign mult_V_107_fu_3149_p4 = {{r_V_281_fu_3143_p2[20:5]}};

assign mult_V_108_fu_3173_p4 = {{r_V_283_fu_3167_p2[20:5]}};

assign mult_V_109_fu_3197_p4 = {{r_V_285_fu_3191_p2[20:5]}};

assign mult_V_110_fu_950_p4 = {{r_V_287_fu_944_p2[20:5]}};

assign mult_V_111_fu_3221_p4 = {{r_V_289_fu_3215_p2[20:5]}};

assign mult_V_112_fu_3245_p4 = {{r_V_291_fu_3239_p2[20:5]}};

assign mult_V_113_fu_974_p4 = {{r_V_293_fu_968_p2[20:5]}};

assign mult_V_114_fu_3269_p4 = {{r_V_295_fu_3263_p2[20:5]}};

assign mult_V_115_fu_3293_p4 = {{r_V_297_fu_3287_p2[20:5]}};

assign mult_V_116_fu_3317_p4 = {{r_V_299_fu_3311_p2[20:5]}};

assign mult_V_117_fu_3341_p4 = {{r_V_301_fu_3335_p2[20:5]}};

assign mult_V_118_fu_3365_p4 = {{r_V_303_fu_3359_p2[20:5]}};

assign mult_V_119_fu_3389_p4 = {{r_V_305_fu_3383_p2[20:5]}};

assign mult_V_120_fu_3413_p4 = {{r_V_307_fu_3407_p2[20:5]}};

assign mult_V_121_fu_3437_p4 = {{r_V_309_fu_3431_p2[20:5]}};

assign mult_V_122_fu_3461_p4 = {{r_V_311_fu_3455_p2[20:5]}};

assign mult_V_123_fu_3485_p4 = {{r_V_313_fu_3479_p2[20:5]}};

assign mult_V_124_fu_3509_p4 = {{r_V_315_fu_3503_p2[20:5]}};

assign mult_V_125_fu_3533_p4 = {{r_V_317_fu_3527_p2[20:5]}};

assign mult_V_126_fu_998_p4 = {{r_V_319_fu_992_p2[20:5]}};

assign mult_V_127_fu_3557_p4 = {{r_V_321_fu_3551_p2[20:5]}};

assign mult_V_128_fu_3581_p4 = {{r_V_323_fu_3575_p2[20:5]}};

assign mult_V_129_fu_1022_p4 = {{r_V_325_fu_1016_p2[20:5]}};

assign mult_V_130_fu_3605_p4 = {{r_V_327_fu_3599_p2[20:5]}};

assign mult_V_131_fu_3629_p4 = {{r_V_329_fu_3623_p2[20:5]}};

assign mult_V_132_fu_3653_p4 = {{r_V_331_fu_3647_p2[20:5]}};

assign mult_V_133_fu_3677_p4 = {{r_V_333_fu_3671_p2[20:5]}};

assign mult_V_134_fu_3701_p4 = {{r_V_335_fu_3695_p2[20:5]}};

assign mult_V_135_fu_3725_p4 = {{r_V_337_fu_3719_p2[20:5]}};

assign mult_V_136_fu_3749_p4 = {{r_V_339_fu_3743_p2[20:5]}};

assign mult_V_137_fu_3773_p4 = {{r_V_341_fu_3767_p2[20:5]}};

assign mult_V_138_fu_3797_p4 = {{r_V_343_fu_3791_p2[20:5]}};

assign mult_V_139_fu_3821_p4 = {{r_V_345_fu_3815_p2[20:5]}};

assign mult_V_140_fu_3845_p4 = {{r_V_347_fu_3839_p2[20:5]}};

assign mult_V_141_fu_3869_p4 = {{r_V_349_fu_3863_p2[20:5]}};

assign mult_V_143_fu_3893_p4 = {{r_V_353_fu_3887_p2[20:5]}};

assign mult_V_144_fu_3917_p4 = {{r_V_355_fu_3911_p2[20:5]}};

assign mult_V_145_fu_1070_p4 = {{r_V_357_fu_1064_p2[20:5]}};

assign mult_V_146_fu_3941_p4 = {{r_V_359_fu_3935_p2[20:5]}};

assign mult_V_147_fu_3965_p4 = {{r_V_361_fu_3959_p2[20:5]}};

assign mult_V_148_fu_3989_p4 = {{r_V_363_fu_3983_p2[20:5]}};

assign mult_V_149_fu_4013_p4 = {{r_V_365_fu_4007_p2[20:5]}};

assign mult_V_150_fu_4036_p4 = {{r_V_367_fu_4030_p2[20:5]}};

assign mult_V_151_fu_4060_p4 = {{r_V_369_fu_4054_p2[20:5]}};

assign mult_V_152_fu_4084_p4 = {{r_V_371_fu_4078_p2[20:5]}};

assign mult_V_153_fu_4108_p4 = {{r_V_373_fu_4102_p2[20:5]}};

assign mult_V_154_fu_4131_p4 = {{r_V_375_fu_4125_p2[20:5]}};

assign mult_V_155_fu_4155_p4 = {{r_V_377_fu_4149_p2[20:5]}};

assign mult_V_156_fu_4179_p4 = {{r_V_379_fu_4173_p2[20:5]}};

assign mult_V_157_fu_4203_p4 = {{r_V_381_fu_4197_p2[20:5]}};

assign mult_V_158_fu_1094_p4 = {{r_V_383_fu_1088_p2[20:5]}};

assign mult_V_159_fu_4226_p4 = {{r_V_385_fu_4220_p2[20:5]}};

assign mult_V_160_fu_4250_p4 = {{r_V_387_fu_4244_p2[20:5]}};

assign mult_V_161_fu_1118_p4 = {{r_V_389_fu_1112_p2[20:5]}};

assign mult_V_162_fu_4274_p4 = {{r_V_391_fu_4268_p2[20:5]}};

assign mult_V_163_fu_4298_p4 = {{r_V_393_fu_4292_p2[20:5]}};

assign mult_V_164_fu_4322_p4 = {{r_V_395_fu_4316_p2[20:5]}};

assign mult_V_165_fu_4346_p4 = {{r_V_397_fu_4340_p2[20:5]}};

assign mult_V_166_fu_1142_p4 = {{r_V_399_fu_1136_p2[20:5]}};

assign mult_V_167_fu_4370_p4 = {{r_V_401_fu_4364_p2[20:5]}};

assign mult_V_168_fu_4394_p4 = {{r_V_403_fu_4388_p2[20:5]}};

assign mult_V_169_fu_4418_p4 = {{r_V_405_fu_4412_p2[20:5]}};

assign mult_V_170_fu_1166_p4 = {{r_V_407_fu_1160_p2[20:5]}};

assign mult_V_171_fu_4442_p4 = {{r_V_409_fu_4436_p2[20:5]}};

assign mult_V_172_fu_4466_p4 = {{r_V_411_fu_4460_p2[20:5]}};

assign mult_V_173_fu_4490_p4 = {{r_V_413_fu_4484_p2[20:5]}};

assign mult_V_174_fu_4513_p4 = {{r_V_415_fu_4507_p2[20:5]}};

assign mult_V_175_fu_1190_p4 = {{r_V_417_fu_1184_p2[20:5]}};

assign mult_V_176_fu_4536_p4 = {{r_V_419_fu_4530_p2[20:5]}};

assign mult_V_178_fu_4559_p4 = {{r_V_423_fu_4553_p2[20:5]}};

assign mult_V_179_fu_4582_p4 = {{r_V_425_fu_4576_p2[20:5]}};

assign mult_V_180_fu_4605_p4 = {{r_V_427_fu_4599_p2[20:5]}};

assign mult_V_181_fu_4628_p4 = {{r_V_429_fu_4622_p2[20:5]}};

assign mult_V_182_fu_4651_p4 = {{r_V_431_fu_4645_p2[20:5]}};

assign mult_V_183_fu_4674_p4 = {{r_V_433_fu_4668_p2[20:5]}};

assign mult_V_184_fu_4697_p4 = {{r_V_435_fu_4691_p2[20:5]}};

assign mult_V_185_fu_4720_p4 = {{r_V_437_fu_4714_p2[20:5]}};

assign mult_V_186_fu_4743_p4 = {{r_V_439_fu_4737_p2[20:5]}};

assign mult_V_187_fu_4766_p4 = {{r_V_441_fu_4760_p2[20:5]}};

assign mult_V_188_fu_4789_p4 = {{r_V_443_fu_4783_p2[20:5]}};

assign mult_V_189_fu_4812_p4 = {{r_V_445_fu_4806_p2[20:5]}};

assign mult_V_191_fu_4835_p4 = {{r_V_449_fu_4829_p2[20:5]}};

assign mult_V_66_fu_2261_p4 = {{r_V_199_fu_2255_p2[20:5]}};

assign mult_V_67_fu_2285_p4 = {{r_V_201_fu_2279_p2[20:5]}};

assign mult_V_68_fu_2309_p4 = {{r_V_203_fu_2303_p2[20:5]}};

assign mult_V_69_fu_2333_p4 = {{r_V_205_fu_2327_p2[20:5]}};

assign mult_V_70_fu_2357_p4 = {{r_V_207_fu_2351_p2[20:5]}};

assign mult_V_71_fu_2381_p4 = {{r_V_209_fu_2375_p2[20:5]}};

assign mult_V_72_fu_2405_p4 = {{r_V_211_fu_2399_p2[20:5]}};

assign mult_V_73_fu_2429_p4 = {{r_V_213_fu_2423_p2[20:5]}};

assign mult_V_74_fu_2453_p4 = {{r_V_215_fu_2447_p2[20:5]}};

assign mult_V_75_fu_2477_p4 = {{r_V_217_fu_2471_p2[20:5]}};

assign mult_V_76_fu_2501_p4 = {{r_V_219_fu_2495_p2[20:5]}};

assign mult_V_77_fu_2525_p4 = {{r_V_221_fu_2519_p2[20:5]}};

assign mult_V_78_fu_854_p4 = {{r_V_223_fu_848_p2[20:5]}};

assign mult_V_79_fu_2549_p4 = {{r_V_225_fu_2543_p2[20:5]}};

assign mult_V_80_fu_2573_p4 = {{r_V_227_fu_2567_p2[20:5]}};

assign mult_V_81_fu_878_p4 = {{r_V_229_fu_872_p2[20:5]}};

assign mult_V_82_fu_2597_p4 = {{r_V_231_fu_2591_p2[20:5]}};

assign mult_V_83_fu_2621_p4 = {{r_V_233_fu_2615_p2[20:5]}};

assign mult_V_84_fu_2645_p4 = {{r_V_235_fu_2639_p2[20:5]}};

assign mult_V_85_fu_2669_p4 = {{r_V_237_fu_2663_p2[20:5]}};

assign mult_V_86_fu_2693_p4 = {{r_V_239_fu_2687_p2[20:5]}};

assign mult_V_87_fu_2717_p4 = {{r_V_241_fu_2711_p2[20:5]}};

assign mult_V_88_fu_2741_p4 = {{r_V_243_fu_2735_p2[20:5]}};

assign mult_V_89_fu_2765_p4 = {{r_V_245_fu_2759_p2[20:5]}};

assign mult_V_90_fu_2789_p4 = {{r_V_247_fu_2783_p2[20:5]}};

assign mult_V_91_fu_2813_p4 = {{r_V_249_fu_2807_p2[20:5]}};

assign mult_V_92_fu_2837_p4 = {{r_V_251_fu_2831_p2[20:5]}};

assign mult_V_93_fu_2861_p4 = {{r_V_253_fu_2855_p2[20:5]}};

assign mult_V_94_fu_902_p4 = {{r_V_255_fu_896_p2[20:5]}};

assign mult_V_95_fu_2885_p4 = {{r_V_257_fu_2879_p2[20:5]}};

assign mult_V_96_fu_2909_p4 = {{r_V_259_fu_2903_p2[20:5]}};

assign mult_V_97_fu_926_p4 = {{r_V_261_fu_920_p2[20:5]}};

assign mult_V_98_fu_2933_p4 = {{r_V_263_fu_2927_p2[20:5]}};

assign mult_V_99_fu_2957_p4 = {{r_V_265_fu_2951_p2[20:5]}};

assign mult_V_fu_2237_p4 = {{r_V_195_fu_2231_p2[20:5]}};

assign r_V_195_fu_2231_p2 = (21'd0 - shl_ln_fu_2223_p3);

assign r_V_197_fu_824_p2 = (21'd0 - shl_ln1273_s_fu_816_p3);

assign r_V_199_fu_2255_p2 = (21'd0 - shl_ln1273_89_fu_2247_p3);

assign r_V_201_fu_2279_p2 = (21'd0 - shl_ln1273_90_fu_2271_p3);

assign r_V_203_fu_2303_p2 = (21'd0 - shl_ln1273_91_fu_2295_p3);

assign r_V_205_fu_2327_p2 = (21'd0 - shl_ln1273_92_fu_2319_p3);

assign r_V_207_fu_2351_p2 = (21'd0 - shl_ln1273_93_fu_2343_p3);

assign r_V_209_fu_2375_p2 = (21'd0 - shl_ln1273_94_fu_2367_p3);

assign r_V_211_fu_2399_p2 = (21'd0 - shl_ln1273_95_fu_2391_p3);

assign r_V_213_fu_2423_p2 = (21'd0 - shl_ln1273_96_fu_2415_p3);

assign r_V_215_fu_2447_p2 = (21'd0 - shl_ln1273_97_fu_2439_p3);

assign r_V_217_fu_2471_p2 = (21'd0 - shl_ln1273_98_fu_2463_p3);

assign r_V_219_fu_2495_p2 = (21'd0 - shl_ln1273_99_fu_2487_p3);

assign r_V_221_fu_2519_p2 = (21'd0 - shl_ln1273_100_fu_2511_p3);

assign r_V_223_fu_848_p2 = (21'd0 - shl_ln1273_101_fu_840_p3);

assign r_V_225_fu_2543_p2 = (21'd0 - shl_ln1273_102_fu_2535_p3);

assign r_V_227_fu_2567_p2 = (21'd0 - shl_ln1273_103_fu_2559_p3);

assign r_V_229_fu_872_p2 = (21'd0 - shl_ln1273_104_fu_864_p3);

assign r_V_231_fu_2591_p2 = (21'd0 - shl_ln1273_105_fu_2583_p3);

assign r_V_233_fu_2615_p2 = (21'd0 - shl_ln1273_106_fu_2607_p3);

assign r_V_235_fu_2639_p2 = (21'd0 - shl_ln1273_107_fu_2631_p3);

assign r_V_237_fu_2663_p2 = (21'd0 - shl_ln1273_108_fu_2655_p3);

assign r_V_239_fu_2687_p2 = (21'd0 - shl_ln1273_109_fu_2679_p3);

assign r_V_241_fu_2711_p2 = (21'd0 - shl_ln1273_110_fu_2703_p3);

assign r_V_243_fu_2735_p2 = (21'd0 - shl_ln1273_111_fu_2727_p3);

assign r_V_245_fu_2759_p2 = (21'd0 - shl_ln1273_112_fu_2751_p3);

assign r_V_247_fu_2783_p2 = (21'd0 - shl_ln1273_113_fu_2775_p3);

assign r_V_249_fu_2807_p2 = (21'd0 - shl_ln1273_114_fu_2799_p3);

assign r_V_251_fu_2831_p2 = (21'd0 - shl_ln1273_115_fu_2823_p3);

assign r_V_253_fu_2855_p2 = (21'd0 - shl_ln1273_116_fu_2847_p3);

assign r_V_255_fu_896_p2 = (21'd0 - shl_ln1273_117_fu_888_p3);

assign r_V_257_fu_2879_p2 = (21'd0 - shl_ln1273_118_fu_2871_p3);

assign r_V_259_fu_2903_p2 = (21'd0 - shl_ln1273_119_fu_2895_p3);

assign r_V_261_fu_920_p2 = (21'd0 - shl_ln1273_120_fu_912_p3);

assign r_V_263_fu_2927_p2 = (21'd0 - shl_ln1273_121_fu_2919_p3);

assign r_V_265_fu_2951_p2 = (21'd0 - shl_ln1273_122_fu_2943_p3);

assign r_V_267_fu_2975_p2 = (21'd0 - shl_ln1273_123_fu_2967_p3);

assign r_V_269_fu_2999_p2 = (21'd0 - shl_ln1273_124_fu_2991_p3);

assign r_V_271_fu_3023_p2 = (21'd0 - shl_ln1273_125_fu_3015_p3);

assign r_V_273_fu_3047_p2 = (21'd0 - shl_ln1273_126_fu_3039_p3);

assign r_V_275_fu_3071_p2 = (21'd0 - shl_ln1273_127_fu_3063_p3);

assign r_V_277_fu_3095_p2 = (21'd0 - shl_ln1273_128_fu_3087_p3);

assign r_V_279_fu_3119_p2 = (21'd0 - shl_ln1273_129_fu_3111_p3);

assign r_V_281_fu_3143_p2 = (21'd0 - shl_ln1273_130_fu_3135_p3);

assign r_V_283_fu_3167_p2 = (21'd0 - shl_ln1273_131_fu_3159_p3);

assign r_V_285_fu_3191_p2 = (21'd0 - shl_ln1273_132_fu_3183_p3);

assign r_V_287_fu_944_p2 = (21'd0 - shl_ln1273_133_fu_936_p3);

assign r_V_289_fu_3215_p2 = (21'd0 - shl_ln1273_134_fu_3207_p3);

assign r_V_291_fu_3239_p2 = (21'd0 - shl_ln1273_135_fu_3231_p3);

assign r_V_293_fu_968_p2 = (21'd0 - shl_ln1273_136_fu_960_p3);

assign r_V_295_fu_3263_p2 = (21'd0 - shl_ln1273_137_fu_3255_p3);

assign r_V_297_fu_3287_p2 = (21'd0 - shl_ln1273_138_fu_3279_p3);

assign r_V_299_fu_3311_p2 = (21'd0 - shl_ln1273_139_fu_3303_p3);

assign r_V_301_fu_3335_p2 = (21'd0 - shl_ln1273_140_fu_3327_p3);

assign r_V_303_fu_3359_p2 = (21'd0 - shl_ln1273_141_fu_3351_p3);

assign r_V_305_fu_3383_p2 = (21'd0 - shl_ln1273_142_fu_3375_p3);

assign r_V_307_fu_3407_p2 = (21'd0 - shl_ln1273_143_fu_3399_p3);

assign r_V_309_fu_3431_p2 = (21'd0 - shl_ln1273_144_fu_3423_p3);

assign r_V_311_fu_3455_p2 = (21'd0 - shl_ln1273_145_fu_3447_p3);

assign r_V_313_fu_3479_p2 = (21'd0 - shl_ln1273_146_fu_3471_p3);

assign r_V_315_fu_3503_p2 = (21'd0 - shl_ln1273_147_fu_3495_p3);

assign r_V_317_fu_3527_p2 = (21'd0 - shl_ln1273_148_fu_3519_p3);

assign r_V_319_fu_992_p2 = (21'd0 - shl_ln1273_149_fu_984_p3);

assign r_V_321_fu_3551_p2 = (21'd0 - shl_ln1273_150_fu_3543_p3);

assign r_V_323_fu_3575_p2 = (21'd0 - shl_ln1273_151_fu_3567_p3);

assign r_V_325_fu_1016_p2 = (21'd0 - shl_ln1273_152_fu_1008_p3);

assign r_V_327_fu_3599_p2 = (21'd0 - shl_ln1273_153_fu_3591_p3);

assign r_V_329_fu_3623_p2 = (21'd0 - shl_ln1273_154_fu_3615_p3);

assign r_V_331_fu_3647_p2 = (21'd0 - shl_ln1273_155_fu_3639_p3);

assign r_V_333_fu_3671_p2 = (21'd0 - shl_ln1273_156_fu_3663_p3);

assign r_V_335_fu_3695_p2 = (21'd0 - shl_ln1273_157_fu_3687_p3);

assign r_V_337_fu_3719_p2 = (21'd0 - shl_ln1273_158_fu_3711_p3);

assign r_V_339_fu_3743_p2 = (21'd0 - shl_ln1273_159_fu_3735_p3);

assign r_V_341_fu_3767_p2 = (21'd0 - shl_ln1273_160_fu_3759_p3);

assign r_V_343_fu_3791_p2 = (21'd0 - shl_ln1273_161_fu_3783_p3);

assign r_V_345_fu_3815_p2 = (21'd0 - shl_ln1273_162_fu_3807_p3);

assign r_V_347_fu_3839_p2 = (21'd0 - shl_ln1273_163_fu_3831_p3);

assign r_V_349_fu_3863_p2 = (21'd0 - shl_ln1273_164_fu_3855_p3);

assign r_V_351_fu_1040_p2 = (21'd0 - shl_ln1273_165_fu_1032_p3);

assign r_V_353_fu_3887_p2 = (21'd0 - shl_ln1273_166_fu_3879_p3);

assign r_V_355_fu_3911_p2 = (21'd0 - shl_ln1273_167_fu_3903_p3);

assign r_V_357_fu_1064_p2 = (21'd0 - shl_ln1273_168_fu_1056_p3);

assign r_V_359_fu_3935_p2 = (21'd0 - shl_ln1273_169_fu_3927_p3);

assign r_V_361_fu_3959_p2 = (21'd0 - shl_ln1273_170_fu_3951_p3);

assign r_V_363_fu_3983_p2 = (21'd0 - shl_ln1273_171_fu_3975_p3);

assign r_V_365_fu_4007_p2 = (21'd0 - shl_ln1273_172_fu_3999_p3);

assign r_V_367_fu_4030_p2 = (21'd0 - shl_ln1273_173_fu_4023_p3);

assign r_V_369_fu_4054_p2 = (21'd0 - shl_ln1273_174_fu_4046_p3);

assign r_V_371_fu_4078_p2 = (21'd0 - shl_ln1273_175_fu_4070_p3);

assign r_V_373_fu_4102_p2 = (21'd0 - shl_ln1273_176_fu_4094_p3);

assign r_V_375_fu_4125_p2 = (21'd0 - shl_ln1273_177_fu_4118_p3);

assign r_V_377_fu_4149_p2 = (21'd0 - shl_ln1273_178_fu_4141_p3);

assign r_V_379_fu_4173_p2 = (21'd0 - shl_ln1273_179_fu_4165_p3);

assign r_V_381_fu_4197_p2 = (21'd0 - shl_ln1273_180_fu_4189_p3);

assign r_V_383_fu_1088_p2 = (21'd0 - shl_ln1273_181_fu_1080_p3);

assign r_V_385_fu_4220_p2 = (21'd0 - shl_ln1273_182_fu_4213_p3);

assign r_V_387_fu_4244_p2 = (21'd0 - shl_ln1273_183_fu_4236_p3);

assign r_V_389_fu_1112_p2 = (21'd0 - shl_ln1273_184_fu_1104_p3);

assign r_V_391_fu_4268_p2 = (21'd0 - shl_ln1273_185_fu_4260_p3);

assign r_V_393_fu_4292_p2 = (21'd0 - shl_ln1273_186_fu_4284_p3);

assign r_V_395_fu_4316_p2 = (21'd0 - shl_ln1273_187_fu_4308_p3);

assign r_V_397_fu_4340_p2 = (21'd0 - shl_ln1273_188_fu_4332_p3);

assign r_V_399_fu_1136_p2 = (21'd0 - shl_ln1273_189_fu_1128_p3);

assign r_V_401_fu_4364_p2 = (21'd0 - shl_ln1273_190_fu_4356_p3);

assign r_V_403_fu_4388_p2 = (21'd0 - shl_ln1273_191_fu_4380_p3);

assign r_V_405_fu_4412_p2 = (21'd0 - shl_ln1273_192_fu_4404_p3);

assign r_V_407_fu_1160_p2 = (21'd0 - shl_ln1273_193_fu_1152_p3);

assign r_V_409_fu_4436_p2 = (21'd0 - shl_ln1273_194_fu_4428_p3);

assign r_V_411_fu_4460_p2 = (21'd0 - shl_ln1273_195_fu_4452_p3);

assign r_V_413_fu_4484_p2 = (21'd0 - shl_ln1273_196_fu_4476_p3);

assign r_V_415_fu_4507_p2 = (21'd0 - shl_ln1273_197_fu_4500_p3);

assign r_V_417_fu_1184_p2 = (21'd0 - shl_ln1273_198_fu_1176_p3);

assign r_V_419_fu_4530_p2 = (21'd0 - shl_ln1273_199_fu_4523_p3);

assign r_V_421_fu_1208_p2 = (21'd0 - shl_ln1273_200_fu_1200_p3);

assign r_V_423_fu_4553_p2 = (21'd0 - shl_ln1273_201_fu_4546_p3);

assign r_V_425_fu_4576_p2 = (21'd0 - shl_ln1273_202_fu_4569_p3);

assign r_V_427_fu_4599_p2 = (21'd0 - shl_ln1273_203_fu_4592_p3);

assign r_V_429_fu_4622_p2 = (21'd0 - shl_ln1273_204_fu_4615_p3);

assign r_V_431_fu_4645_p2 = (21'd0 - shl_ln1273_205_fu_4638_p3);

assign r_V_433_fu_4668_p2 = (21'd0 - shl_ln1273_206_fu_4661_p3);

assign r_V_435_fu_4691_p2 = (21'd0 - shl_ln1273_207_fu_4684_p3);

assign r_V_437_fu_4714_p2 = (21'd0 - shl_ln1273_208_fu_4707_p3);

assign r_V_439_fu_4737_p2 = (21'd0 - shl_ln1273_209_fu_4730_p3);

assign r_V_441_fu_4760_p2 = (21'd0 - shl_ln1273_210_fu_4753_p3);

assign r_V_443_fu_4783_p2 = (21'd0 - shl_ln1273_211_fu_4776_p3);

assign r_V_445_fu_4806_p2 = (21'd0 - shl_ln1273_212_fu_4799_p3);

assign r_V_447_fu_1232_p2 = (21'd0 - shl_ln1273_213_fu_1224_p3);

assign r_V_449_fu_4829_p2 = (21'd0 - shl_ln1273_214_fu_4822_p3);

assign res_out_V_fu_5521_p2 = (add_ln813_277_reg_5897 + add_ln813_213_fu_5517_p2);

assign select_ln391_fu_1302_p3 = ((icmp_ln360_fu_805_p2[0:0] == 1'b1) ? 32'd7 : add_ln391_fu_1296_p2);

assign shl_ln1273_100_fu_2511_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_264}, {5'd0}};

assign shl_ln1273_101_fu_840_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_265}, {5'd0}};

assign shl_ln1273_102_fu_2535_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_266}, {5'd0}};

assign shl_ln1273_103_fu_2559_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_267}, {5'd0}};

assign shl_ln1273_104_fu_864_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_268}, {5'd0}};

assign shl_ln1273_105_fu_2583_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_269}, {5'd0}};

assign shl_ln1273_106_fu_2607_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_270}, {5'd0}};

assign shl_ln1273_107_fu_2631_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_271}, {5'd0}};

assign shl_ln1273_108_fu_2655_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_272}, {5'd0}};

assign shl_ln1273_109_fu_2679_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_273}, {5'd0}};

assign shl_ln1273_110_fu_2703_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_274}, {5'd0}};

assign shl_ln1273_111_fu_2727_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_275}, {5'd0}};

assign shl_ln1273_112_fu_2751_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_276}, {5'd0}};

assign shl_ln1273_113_fu_2775_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_277}, {5'd0}};

assign shl_ln1273_114_fu_2799_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_278}, {5'd0}};

assign shl_ln1273_115_fu_2823_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_279}, {5'd0}};

assign shl_ln1273_116_fu_2847_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_280}, {5'd0}};

assign shl_ln1273_117_fu_888_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_281}, {5'd0}};

assign shl_ln1273_118_fu_2871_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_282}, {5'd0}};

assign shl_ln1273_119_fu_2895_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_283}, {5'd0}};

assign shl_ln1273_120_fu_912_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_284}, {5'd0}};

assign shl_ln1273_121_fu_2919_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_285}, {5'd0}};

assign shl_ln1273_122_fu_2943_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_286}, {5'd0}};

assign shl_ln1273_123_fu_2967_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_287}, {5'd0}};

assign shl_ln1273_124_fu_2991_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_288}, {5'd0}};

assign shl_ln1273_125_fu_3015_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_289}, {5'd0}};

assign shl_ln1273_126_fu_3039_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_290}, {5'd0}};

assign shl_ln1273_127_fu_3063_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_291}, {5'd0}};

assign shl_ln1273_128_fu_3087_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_292}, {5'd0}};

assign shl_ln1273_129_fu_3111_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_293}, {5'd0}};

assign shl_ln1273_130_fu_3135_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_294}, {5'd0}};

assign shl_ln1273_131_fu_3159_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_295}, {5'd0}};

assign shl_ln1273_132_fu_3183_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_296}, {5'd0}};

assign shl_ln1273_133_fu_936_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_297}, {5'd0}};

assign shl_ln1273_134_fu_3207_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_298}, {5'd0}};

assign shl_ln1273_135_fu_3231_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_299}, {5'd0}};

assign shl_ln1273_136_fu_960_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_300}, {5'd0}};

assign shl_ln1273_137_fu_3255_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_301}, {5'd0}};

assign shl_ln1273_138_fu_3279_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_302}, {5'd0}};

assign shl_ln1273_139_fu_3303_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_303}, {5'd0}};

assign shl_ln1273_140_fu_3327_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_304}, {5'd0}};

assign shl_ln1273_141_fu_3351_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_305}, {5'd0}};

assign shl_ln1273_142_fu_3375_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_306}, {5'd0}};

assign shl_ln1273_143_fu_3399_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_307}, {5'd0}};

assign shl_ln1273_144_fu_3423_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_308}, {5'd0}};

assign shl_ln1273_145_fu_3447_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_309}, {5'd0}};

assign shl_ln1273_146_fu_3471_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_310}, {5'd0}};

assign shl_ln1273_147_fu_3495_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_311}, {5'd0}};

assign shl_ln1273_148_fu_3519_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_312}, {5'd0}};

assign shl_ln1273_149_fu_984_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_313}, {5'd0}};

assign shl_ln1273_150_fu_3543_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_314}, {5'd0}};

assign shl_ln1273_151_fu_3567_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_315}, {5'd0}};

assign shl_ln1273_152_fu_1008_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_316}, {5'd0}};

assign shl_ln1273_153_fu_3591_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_317}, {5'd0}};

assign shl_ln1273_154_fu_3615_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_318}, {5'd0}};

assign shl_ln1273_155_fu_3639_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_319}, {5'd0}};

assign shl_ln1273_156_fu_3663_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_320}, {5'd0}};

assign shl_ln1273_157_fu_3687_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_321}, {5'd0}};

assign shl_ln1273_158_fu_3711_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_322}, {5'd0}};

assign shl_ln1273_159_fu_3735_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_323}, {5'd0}};

assign shl_ln1273_160_fu_3759_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_324}, {5'd0}};

assign shl_ln1273_161_fu_3783_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_325}, {5'd0}};

assign shl_ln1273_162_fu_3807_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_326}, {5'd0}};

assign shl_ln1273_163_fu_3831_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_327}, {5'd0}};

assign shl_ln1273_164_fu_3855_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_328}, {5'd0}};

assign shl_ln1273_165_fu_1032_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_329}, {5'd0}};

assign shl_ln1273_166_fu_3879_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_330}, {5'd0}};

assign shl_ln1273_167_fu_3903_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_331}, {5'd0}};

assign shl_ln1273_168_fu_1056_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_332}, {5'd0}};

assign shl_ln1273_169_fu_3927_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_333}, {5'd0}};

assign shl_ln1273_170_fu_3951_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_334}, {5'd0}};

assign shl_ln1273_171_fu_3975_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_223}, {5'd0}};

assign shl_ln1273_172_fu_3999_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_224}, {5'd0}};

assign shl_ln1273_173_fu_4023_p3 = {{a_V_93_reg_5680}, {5'd0}};

assign shl_ln1273_174_fu_4046_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_226}, {5'd0}};

assign shl_ln1273_175_fu_4070_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_227}, {5'd0}};

assign shl_ln1273_176_fu_4094_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_228}, {5'd0}};

assign shl_ln1273_177_fu_4118_p3 = {{a_V_97_reg_5686}, {5'd0}};

assign shl_ln1273_178_fu_4141_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_230}, {5'd0}};

assign shl_ln1273_179_fu_4165_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_231}, {5'd0}};

assign shl_ln1273_180_fu_4189_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_232}, {5'd0}};

assign shl_ln1273_181_fu_1080_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_233}, {5'd0}};

assign shl_ln1273_182_fu_4213_p3 = {{a_V_102_reg_5692}, {5'd0}};

assign shl_ln1273_183_fu_4236_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_235}, {5'd0}};

assign shl_ln1273_184_fu_1104_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_236}, {5'd0}};

assign shl_ln1273_185_fu_4260_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_237}, {5'd0}};

assign shl_ln1273_186_fu_4284_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_238}, {5'd0}};

assign shl_ln1273_187_fu_4308_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_239}, {5'd0}};

assign shl_ln1273_188_fu_4332_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_240}, {5'd0}};

assign shl_ln1273_189_fu_1128_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_241}, {5'd0}};

assign shl_ln1273_190_fu_4356_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_242}, {5'd0}};

assign shl_ln1273_191_fu_4380_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_243}, {5'd0}};

assign shl_ln1273_192_fu_4404_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_244}, {5'd0}};

assign shl_ln1273_193_fu_1152_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_245}, {5'd0}};

assign shl_ln1273_194_fu_4428_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_246}, {5'd0}};

assign shl_ln1273_195_fu_4452_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_247}, {5'd0}};

assign shl_ln1273_196_fu_4476_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_248}, {5'd0}};

assign shl_ln1273_197_fu_4500_p3 = {{a_V_117_reg_5698}, {5'd0}};

assign shl_ln1273_198_fu_1176_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_250}, {5'd0}};

assign shl_ln1273_199_fu_4523_p3 = {{a_V_119_reg_5599}, {5'd0}};

assign shl_ln1273_200_fu_1200_p3 = {{a_V_120_fu_471_p4}, {5'd0}};

assign shl_ln1273_201_fu_4546_p3 = {{a_V_121_reg_5610}, {5'd0}};

assign shl_ln1273_202_fu_4569_p3 = {{a_V_122_reg_5616}, {5'd0}};

assign shl_ln1273_203_fu_4592_p3 = {{a_V_123_reg_5622}, {5'd0}};

assign shl_ln1273_204_fu_4615_p3 = {{a_V_124_reg_5628}, {5'd0}};

assign shl_ln1273_205_fu_4638_p3 = {{a_V_125_reg_5634}, {5'd0}};

assign shl_ln1273_206_fu_4661_p3 = {{a_V_126_reg_5639}, {5'd0}};

assign shl_ln1273_207_fu_4684_p3 = {{a_V_127_reg_5645}, {5'd0}};

assign shl_ln1273_208_fu_4707_p3 = {{a_V_128_reg_5651}, {5'd0}};

assign shl_ln1273_209_fu_4730_p3 = {{a_V_129_reg_5657}, {5'd0}};

assign shl_ln1273_210_fu_4753_p3 = {{a_V_130_reg_5662}, {5'd0}};

assign shl_ln1273_211_fu_4776_p3 = {{a_V_131_reg_5668}, {5'd0}};

assign shl_ln1273_212_fu_4799_p3 = {{a_V_132_reg_5674}, {5'd0}};

assign shl_ln1273_213_fu_1224_p3 = {{a_V_133_fu_451_p4}, {5'd0}};

assign shl_ln1273_214_fu_4822_p3 = {{a_V_134_reg_5605}, {5'd0}};

assign shl_ln1273_89_fu_2247_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_253}, {5'd0}};

assign shl_ln1273_90_fu_2271_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_254}, {5'd0}};

assign shl_ln1273_91_fu_2295_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_255}, {5'd0}};

assign shl_ln1273_92_fu_2319_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_256}, {5'd0}};

assign shl_ln1273_93_fu_2343_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_257}, {5'd0}};

assign shl_ln1273_94_fu_2367_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_258}, {5'd0}};

assign shl_ln1273_95_fu_2391_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_259}, {5'd0}};

assign shl_ln1273_96_fu_2415_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_260}, {5'd0}};

assign shl_ln1273_97_fu_2439_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_261}, {5'd0}};

assign shl_ln1273_98_fu_2463_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_262}, {5'd0}};

assign shl_ln1273_99_fu_2487_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_263}, {5'd0}};

assign shl_ln1273_s_fu_816_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_252}, {5'd0}};

assign shl_ln_fu_2223_p3 = {{p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_251}, {5'd0}};

assign start_out = real_start;

endmodule //alveo_hls4ml_conv_1d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s
