INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Lab3/Lab3.srcs/sources_1/new/RegisterMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/Adder_SE/Adder_SE.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module section2
INFO: [VRFC 10-2458] undeclared symbol in, assumed default net type wire [C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/section2.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.srcs/sources_1/new/test_section2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_section2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skakkar1/cpu_pipeline/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
