0.6
2018.3
Dec  7 2018
00:33:28
C:/OTHERS/vivado_study/exp/exp.srcs/sim_1/new/exptb.v,1720091152,verilog,,,,main_test_tb,,,../../../../exp.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/OTHERS/vivado_study/exp/exp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v,1720086256,verilog,,C:/OTHERS/vivado_study/exp/exp.srcs/sim_1/new/exptb.v,,clk_wiz_1,,,../../../../exp.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/OTHERS/vivado_study/exp/exp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v,1720086256,verilog,,C:/OTHERS/vivado_study/exp/exp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v,,clk_wiz_1_clk_wiz,,,../../../../exp.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/OTHERS/vivado_study/exp/exp.srcs/sources_1/new/condlogic.v,1720071631,verilog,,C:/OTHERS/vivado_study/exp/exp.srcs/sources_1/new/main_test.v,,condcheck;condlogic,,,../../../../exp.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/OTHERS/vivado_study/exp/exp.srcs/sources_1/new/decoder.v,1720071680,verilog,,C:/OTHERS/vivado_study/exp/exp.srcs/sources_1/new/ROM_out.v,,decoder,,,../../../../exp.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/OTHERS/vivado_study/exp/exp.srcs/sources_1/new/main_test.v,1720090007,verilog,,C:/OTHERS/vivado_study/exp/exp.srcs/sources_1/ip/ROM_output/sim/ROM_output.v,,main_test,,,../../../../exp.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/OTHERS/vivado_study/pipeline/exp.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sim_1/new/pipelinetb.v,1720100878,verilog,,,,pipelinetb,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/ROM.v,1720099290,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/controller.v,,ROM,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/ROM_out.v,1720099295,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/floprc.v,,ROM_out,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/adder.v,1720098998,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/if_zero.v,,adder,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/alu.v,1720099010,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/regfile.v,,alu,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/arm.v,1720160630,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/dmem.v,,arm,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/conditional.v,1720099031,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/adder.v,,conditional,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/controller.v,1720160673,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/top.v,,controller,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/datapath.v,1720160622,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/extend.v,,datapath,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/dmem.v,1720101739,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/main_test_pipeline.v,,dmem,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/eqcmp.v,1720099104,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/flopenrc.v,,eqcmp,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/extend.v,1720099115,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/imem.v,,extend,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/flopenr.v,1720099131,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/ip/test_ROM_distributed/sim/test_ROM_distributed.v,,flopenr,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/flopenrc.v,1720099143,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/arm.v,,flopenrc,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/flopr.v,1720099149,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/flopenr.v,,flopr,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/floprc.v,1720099161,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/shifter.v,,floprc,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/hazard.v,1720098964,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/flopr.v,,hazard,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/if_zero.v,1720099176,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/alu.v,,if_zero,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/imem.v,1720534078,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/eqcmp.v,,imem,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/main_test_pipeline.v,1720102678,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/mux3.v,,main_test_pipeline,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/mux2.v,1720099256,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/datapath.v,,mux2,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/mux3.v,1720099269,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/ROM_out.v,,mux3,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/regfile.v,1720160853,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/ROM.v,,regfile,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/shifter.v,1720099304,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/hazard.v,,shifter,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/top.v,1720101725,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/mux2.v,,top,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/ip/ROM_output/sim/ROM_output.v,1720166802,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sim_1/new/pipelinetb.v,,ROM_output,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1720166723,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/conditional.v,,clk_wiz_0,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1720166722,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/ip/ila/sim/ila.v,1720104176,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/ip/verify_RAM/sim/verify_RAM.v,,ila,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/ip/test_ROM_distributed/sim/test_ROM_distributed.v,1720166830,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/ip/ROM_output/sim/ROM_output.v,,test_ROM_distributed,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/ip/verify_RAM/sim/verify_RAM.v,1720100740,verilog,,C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,verify_RAM,,,../../../../exp.srcs/sources_1/ip/clk_wiz_0,,,,,
