
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.4-SP1.2 <build 96435>)
| Date         : Thu Feb  9 14:28:29 2023
| Design       : ddr3_rw_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               179           4  {sys_clk}
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                          10.000       {0 5}          Generated (sys_clk)    184           0  {u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    167           0  {u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           3  {u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     199.760 MHz         20.000          5.006         14.994
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                            100.000 MHz     137.495 MHz         10.000          7.273          2.727
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     123.442 MHz         20.000          8.101         11.899
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1356.852 MHz          2.500          0.737          1.763
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.994       0.000              0            679
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                        sys_clk                      4.708       0.000              0             22
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     14.275       0.000              0              3
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                     2.727       0.000              0           1155
 sys_clk                sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                     1.550       0.000              0             22
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                     7.455       0.000              0              1
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    11.899       0.000              0            485
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     1.960       0.000              0             10
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.763       0.000              0             48
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.526       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.307       0.000              0            679
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                        sys_clk                      2.684       0.000              0             22
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      3.011       0.000              0              3
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                     0.146       0.000              0           1155
 sys_clk                sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                    -0.418      -0.418              1             22
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                     0.751       0.000              0              1
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.277       0.000              0            485
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.050       0.000              0             10
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.405       0.000              0             48
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.881       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     12.524       0.000              0             96
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                     6.037       0.000              0            106
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    16.934       0.000              0            139
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      3.661       0.000              0             96
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                     0.656       0.000              0            106
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.634       0.000              0            139
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            179
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                     1.625       0.000              0            184
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.750       0.000              0            167
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.137       0.000              0            679
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                        sys_clk                      5.793       0.000              0             22
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     15.462       0.000              0              3
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                     3.268       0.000              0           1155
 sys_clk                sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                     1.245       0.000              0             22
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                     8.138       0.000              0              1
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    13.966       0.000              0            485
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.633       0.000              0             10
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.870       0.000              0             48
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     2.244       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.288       0.000              0            679
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                        sys_clk                      2.515       0.000              0             22
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      2.807       0.000              0              3
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                     0.266       0.000              0           1155
 sys_clk                sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                    -0.117      -0.117              1             22
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                     0.667       0.000              0              1
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.262       0.000              0            485
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.302       0.000              0             10
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.343       0.000              0             48
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.775       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     13.984       0.000              0             96
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                     6.913       0.000              0            106
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.612       0.000              0            139
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      3.389       0.000              0             96
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                     0.675       0.000              0            106
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.561       0.000              0            139
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.447       0.000              0            179
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
                                                     1.740       0.000              0            184
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     6.000       0.000              0            167
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr_test/rd_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.666
  Launch Clock Delay      :  4.373
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.809       4.373         ntclkbufg_2      
 CLMS_54_81/CLK                                                            r       u_ddr_test/rd_en/opit_0_inv_L5Q_perm/CLK

 CLMS_54_81/Q0                     tco                   0.261       4.634 r       u_ddr_test/rd_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       2.043       6.677         rd_en            
                                                         0.276       6.953 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/Cout
                                                         0.000       6.953         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1129
 CLMA_66_148/COUT                  td                    0.097       7.050 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.050         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1131
                                                         0.060       7.110 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/Cout
                                                         0.000       7.110         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1133
 CLMA_66_152/COUT                  td                    0.097       7.207 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.207         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1135
                                                         0.060       7.267 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_A2Q21/Cout
                                                         0.000       7.267         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1137
 CLMA_66_156/Y3                    td                    0.380       7.647 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_A2Q21/Y1
                                   net (fanout=3)        0.634       8.281         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [11]
                                                         0.382       8.663 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_4/gateop_A2/Cout
                                                         0.000       8.663         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [10]
 CLMA_58_153/Y2                    td                    0.130       8.793 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.178       8.971         _N6              
 CLMA_58_153/M0                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                   8.971         Logic Levels: 4  
                                                                                   Logic: 1.743ns(37.908%), Route: 2.855ns(62.092%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.518      23.666         ntclkbufg_2      
 CLMA_58_153/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.416      24.082                          
 clock uncertainty                                      -0.050      24.032                          

 Setup time                                             -0.067      23.965                          

 Data required time                                                 23.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.965                          
 Data arrival time                                                   8.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.994                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.657
  Launch Clock Delay      :  4.380
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.816       4.380         ntclkbufg_2      
 CLMA_70_76/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK

 CLMA_70_76/Q1                     tco                   0.261       4.641 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/Q
                                   net (fanout=4)        0.447       5.088         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2 [9]
 CLMA_66_80/Y1                     td                    0.377       5.465 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_4/gateop_perm/Z
                                   net (fanout=5)        0.826       6.291         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [6]
 CLMS_54_73/Y3                     td                    0.169       6.460 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_5/gateop_perm/Z
                                   net (fanout=2)        0.583       7.043         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [5]
 CLMA_58_69/Y1                     td                    0.209       7.252 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_9/gateop_perm/Z
                                   net (fanout=2)        0.852       8.104         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [1]
 CLMA_66_72/COUT                   td                    0.326       8.430 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.430         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                                         0.060       8.490 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                                         0.000       8.490         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_66_76/Y2                     td                    0.198       8.688 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.428       9.116         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_66_80/A4                                                             r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.116         Logic Levels: 5  
                                                                                   Logic: 1.600ns(33.784%), Route: 3.136ns(66.216%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.509      23.657         ntclkbufg_2      
 CLMA_66_80/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.667      24.324                          
 clock uncertainty                                      -0.050      24.274                          

 Setup time                                             -0.130      24.144                          

 Data required time                                                 24.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.144                          
 Data arrival time                                                   9.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.028                          
====================================================================================================

====================================================================================================

Startpoint  : u_led_disp/led_cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : u_led_disp/led_cnt[24]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.701
  Launch Clock Delay      :  4.427
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.863       4.427         ntclkbufg_2      
 CLMS_94_117/CLK                                                           r       u_led_disp/led_cnt[13]/opit_0_inv_A2Q21/CLK

 CLMS_94_117/Q0                    tco                   0.261       4.688 r       u_led_disp/led_cnt[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.721       5.409         u_led_disp/led_cnt [12]
 CLMA_90_109/Y2                    td                    0.216       5.625 r       u_led_disp/N9_mux8_3/gateop_perm/Z
                                   net (fanout=1)        0.414       6.039         u_led_disp/_N3808
 CLMA_90_113/Y0                    td                    0.164       6.203 r       u_led_disp/N9_mux10/gateop_perm/Z
                                   net (fanout=1)        0.418       6.621         u_led_disp/_N499 
 CLMA_94_108/Y1                    td                    0.169       6.790 r       u_led_disp/N9_mux17/gateop_perm/Z
                                   net (fanout=25)       0.743       7.533         u_led_disp/_N513 
                                                         0.334       7.867 r       u_led_disp/led_cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.867         u_led_disp/_N1029
 CLMS_94_109/COUT                  td                    0.097       7.964 r       u_led_disp/led_cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.964         u_led_disp/_N1031
                                                         0.060       8.024 r       u_led_disp/led_cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.024         u_led_disp/_N1033
 CLMS_94_113/COUT                  td                    0.097       8.121 r       u_led_disp/led_cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.121         u_led_disp/_N1035
                                                         0.060       8.181 r       u_led_disp/led_cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.181         u_led_disp/_N1037
 CLMS_94_117/COUT                  td                    0.097       8.278 r       u_led_disp/led_cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.278         u_led_disp/_N1039
                                                         0.060       8.338 r       u_led_disp/led_cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.338         u_led_disp/_N1041
 CLMS_94_121/COUT                  td                    0.097       8.435 r       u_led_disp/led_cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.435         u_led_disp/_N1043
                                                         0.060       8.495 r       u_led_disp/led_cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.495         u_led_disp/_N1045
 CLMS_94_125/COUT                  td                    0.095       8.590 f       u_led_disp/led_cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.590         u_led_disp/_N1047
 CLMS_94_129/CIN                                                           f       u_led_disp/led_cnt[24]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   8.590         Logic Levels: 8  
                                                                                   Logic: 1.867ns(44.847%), Route: 2.296ns(55.153%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.553      23.701         ntclkbufg_2      
 CLMS_94_129/CLK                                                           r       u_led_disp/led_cnt[24]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.416      24.117                          
 clock uncertainty                                      -0.050      24.067                          

 Setup time                                             -0.171      23.896                          

 Data required time                                                 23.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.896                          
 Data arrival time                                                   8.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/ADA0[2]
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.374
  Launch Clock Delay      :  3.641
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.493       3.641         ntclkbufg_2      
 CLMA_58_73/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_A2Q21/CLK

 CLMA_58_73/Q1                     tco                   0.218       3.859 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_A2Q21/Q1
                                   net (fanout=9)        0.255       4.114         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [1]
 DRM_62_64/ADA0[2]                                                         f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/ADA0[2]

 Data arrival time                                                   4.114         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.089%), Route: 0.255ns(53.911%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.810       4.374         ntclkbufg_2      
 DRM_62_64/CLKA[0]                                                         r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.667       3.707                          
 clock uncertainty                                       0.000       3.707                          

 Hold time                                               0.100       3.807                          

 Data required time                                                  3.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.807                          
 Data arrival time                                                   4.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/ADA0[7]
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.374
  Launch Clock Delay      :  3.646
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.498       3.646         ntclkbufg_2      
 CLMA_58_77/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_A2Q21/CLK

 CLMA_58_77/Q2                     tco                   0.218       3.864 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_A2Q21/Q0
                                   net (fanout=9)        0.296       4.160         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [6]
 DRM_62_64/ADA0[7]                                                         f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/ADA0[7]

 Data arrival time                                                   4.160         Logic Levels: 0  
                                                                                   Logic: 0.218ns(42.412%), Route: 0.296ns(57.588%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.810       4.374         ntclkbufg_2      
 DRM_62_64/CLKA[0]                                                         r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.667       3.707                          
 clock uncertainty                                       0.000       3.707                          

 Hold time                                               0.142       3.849                          

 Data required time                                                  3.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.849                          
 Data arrival time                                                   4.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_test/rd_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr_test/rd_cnt_d0[3]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.427
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.552       3.700         ntclkbufg_2      
 CLMA_58_121/CLK                                                           r       u_ddr_test/rd_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_58_121/Q3                    tco                   0.218       3.918 f       u_ddr_test/rd_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.389       4.307         u_ddr_test/rd_cnt [3]
 CLMA_66_128/M3                                                            f       u_ddr_test/rd_cnt_d0[3]/opit_0_inv/D

 Data arrival time                                                   4.307         Logic Levels: 0  
                                                                                   Logic: 0.218ns(35.914%), Route: 0.389ns(64.086%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.863       4.427         ntclkbufg_2      
 CLMA_66_128/CLK                                                           r       u_ddr_test/rd_cnt_d0[3]/opit_0_inv/CLK
 clock pessimism                                        -0.416       4.011                          
 clock uncertainty                                       0.000       4.011                          

 Hold time                                              -0.016       3.995                          

 Data required time                                                  3.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.995                          
 Data arrival time                                                   4.307                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.681
  Launch Clock Delay      :  8.001
  Clock Pessimism Removal :  0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      11.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111      11.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851      15.155         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.526      15.681 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477      16.158         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      16.158 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.843      18.001         ntclkbufg_1      
 CLMA_66_144/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_66_144/Q3                    tco                   0.261      18.262 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.778      19.040         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMS_66_145/M0                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  19.040         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.120%), Route: 0.778ns(74.880%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.533      23.681         ntclkbufg_2      
 CLMS_66_145/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.184      23.865                          
 clock uncertainty                                      -0.050      23.815                          

 Setup time                                             -0.067      23.748                          

 Data required time                                                 23.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.748                          
 Data arrival time                                                  19.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.708                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.131  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.686
  Launch Clock Delay      :  8.001
  Clock Pessimism Removal :  0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      11.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111      11.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851      15.155         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.526      15.681 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477      16.158         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      16.158 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.843      18.001         ntclkbufg_1      
 CLMA_66_144/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_66_144/Q1                    tco                   0.261      18.262 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.651      18.913         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_66_140/M2                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  18.913         Logic Levels: 0  
                                                                                   Logic: 0.261ns(28.618%), Route: 0.651ns(71.382%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.538      23.686         ntclkbufg_2      
 CLMA_66_140/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.184      23.870                          
 clock uncertainty                                      -0.050      23.820                          

 Setup time                                             -0.067      23.753                          

 Data required time                                                 23.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.753                          
 Data arrival time                                                  18.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.840                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.637
  Launch Clock Delay      :  7.955
  Clock Pessimism Removal :  0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      11.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111      11.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851      15.155         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.526      15.681 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477      16.158         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      16.158 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.797      17.955         ntclkbufg_1      
 CLMA_58_69/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_58_69/Q2                     tco                   0.261      18.216 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.622      18.838         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_66_56/AD                                                             r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  18.838         Logic Levels: 0  
                                                                                   Logic: 0.261ns(29.558%), Route: 0.622ns(70.442%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.489      23.637         ntclkbufg_2      
 CLMA_66_56/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.184      23.821                          
 clock uncertainty                                      -0.050      23.771                          

 Setup time                                             -0.032      23.739                          

 Data required time                                                 23.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.739                          
 Data arrival time                                                  18.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.901                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.356
  Launch Clock Delay      :  6.599
  Clock Pessimism Removal :  -0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      21.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      24.277         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.438      24.715 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.396      25.111         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      25.111 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.488      26.599         ntclkbufg_1      
 CLMA_58_53/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_58_53/Q0                     tco                   0.218      26.817 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.122      26.939         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_58_65/AD                                                             f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  26.939         Logic Levels: 0  
                                                                                   Logic: 0.218ns(64.118%), Route: 0.122ns(35.882%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.792      24.356         ntclkbufg_2      
 CLMA_58_65/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.184      24.172                          
 clock uncertainty                                       0.050      24.222                          

 Hold time                                               0.033      24.255                          

 Data required time                                                 24.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.255                          
 Data arrival time                                                  26.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.684                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.416  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.400
  Launch Clock Delay      :  6.632
  Clock Pessimism Removal :  -0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      21.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      24.277         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.438      24.715 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.396      25.111         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      25.111 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.521      26.632         ntclkbufg_1      
 CLMA_70_156/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_70_156/Q3                    tco                   0.218      26.850 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.161      27.011         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMA_70_153/M3                                                            f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  27.011         Logic Levels: 0  
                                                                                   Logic: 0.218ns(57.520%), Route: 0.161ns(42.480%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.836      24.400         ntclkbufg_2      
 CLMA_70_153/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.184      24.216                          
 clock uncertainty                                       0.050      24.266                          

 Hold time                                              -0.016      24.250                          

 Data required time                                                 24.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.250                          
 Data arrival time                                                  27.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.761                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.416  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.412
  Launch Clock Delay      :  6.644
  Clock Pessimism Removal :  -0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      21.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      24.277         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.438      24.715 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.396      25.111         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      25.111 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.533      26.644         ntclkbufg_1      
 CLMA_66_144/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_66_144/Q2                    tco                   0.218      26.862 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.246      27.108         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMA_66_140/AD                                                            f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  27.108         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.983%), Route: 0.246ns(53.017%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.848      24.412         ntclkbufg_2      
 CLMA_66_140/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.184      24.228                          
 clock uncertainty                                       0.050      24.278                          

 Hold time                                               0.033      24.311                          

 Data required time                                                 24.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.311                          
 Data arrival time                                                  27.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.797                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_led_disp/init_done_d0/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.687
  Launch Clock Delay      :  7.969
  Clock Pessimism Removal :  0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.814       7.969         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.261       8.230 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        1.039       9.269         ddr_init_done    
 CLMA_30_113/CE                                                            r       u_led_disp/init_done_d0/opit_0_inv/CE

 Data arrival time                                                   9.269         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.077%), Route: 1.039ns(79.923%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.539      23.687         ntclkbufg_2      
 CLMA_30_113/CLK                                                           r       u_led_disp/init_done_d0/opit_0_inv/CLK
 clock pessimism                                         0.184      23.871                          
 clock uncertainty                                      -0.050      23.821                          

 Setup time                                             -0.277      23.544                          

 Data required time                                                 23.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.544                          
 Data arrival time                                                   9.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_led_disp/init_done_d1/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.687
  Launch Clock Delay      :  7.969
  Clock Pessimism Removal :  0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.814       7.969         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.261       8.230 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        1.039       9.269         ddr_init_done    
 CLMA_30_113/CE                                                            r       u_led_disp/init_done_d1/opit_0_inv/CE

 Data arrival time                                                   9.269         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.077%), Route: 1.039ns(79.923%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.539      23.687         ntclkbufg_2      
 CLMA_30_113/CLK                                                           r       u_led_disp/init_done_d1/opit_0_inv/CLK
 clock pessimism                                         0.184      23.871                          
 clock uncertainty                                      -0.050      23.821                          

 Setup time                                             -0.277      23.544                          

 Data required time                                                 23.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.544                          
 Data arrival time                                                   9.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr_test/init_done_d0/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.146  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.639
  Launch Clock Delay      :  7.969
  Clock Pessimism Removal :  0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.814       7.969         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.261       8.230 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.551       8.781         ddr_init_done    
 CLMA_42_81/M0                                                             r       u_ddr_test/init_done_d0/opit_0_inv/D

 Data arrival time                                                   8.781         Logic Levels: 0  
                                                                                   Logic: 0.261ns(32.143%), Route: 0.551ns(67.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.491      23.639         ntclkbufg_2      
 CLMA_42_81/CLK                                                            r       u_ddr_test/init_done_d0/opit_0_inv/CLK
 clock pessimism                                         0.184      23.823                          
 clock uncertainty                                      -0.050      23.773                          

 Setup time                                             -0.067      23.706                          

 Data required time                                                 23.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.706                          
 Data arrival time                                                   8.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.925                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr_test/init_done_d0/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.364
  Launch Clock Delay      :  6.613
  Clock Pessimism Removal :  -0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.505       6.613         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.218       6.831 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.394       7.225         ddr_init_done    
 CLMA_42_81/M0                                                             f       u_ddr_test/init_done_d0/opit_0_inv/D

 Data arrival time                                                   7.225         Logic Levels: 0  
                                                                                   Logic: 0.218ns(35.621%), Route: 0.394ns(64.379%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.800       4.364         ntclkbufg_2      
 CLMA_42_81/CLK                                                            r       u_ddr_test/init_done_d0/opit_0_inv/CLK
 clock pessimism                                        -0.184       4.180                          
 clock uncertainty                                       0.050       4.230                          

 Hold time                                              -0.016       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   7.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_led_disp/init_done_d0/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.384  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.413
  Launch Clock Delay      :  6.613
  Clock Pessimism Removal :  -0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.505       6.613         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.218       6.831 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.724       7.555         ddr_init_done    
 CLMA_30_113/CE                                                            f       u_led_disp/init_done_d0/opit_0_inv/CE

 Data arrival time                                                   7.555         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.142%), Route: 0.724ns(76.858%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.849       4.413         ntclkbufg_2      
 CLMA_30_113/CLK                                                           r       u_led_disp/init_done_d0/opit_0_inv/CLK
 clock pessimism                                        -0.184       4.229                          
 clock uncertainty                                       0.050       4.279                          

 Hold time                                              -0.211       4.068                          

 Data required time                                                  4.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.068                          
 Data arrival time                                                   7.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_led_disp/init_done_d1/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.384  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.413
  Launch Clock Delay      :  6.613
  Clock Pessimism Removal :  -0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.505       6.613         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.218       6.831 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.724       7.555         ddr_init_done    
 CLMA_30_113/CE                                                            f       u_led_disp/init_done_d1/opit_0_inv/CE

 Data arrival time                                                   7.555         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.142%), Route: 0.724ns(76.858%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.849       4.413         ntclkbufg_2      
 CLMA_30_113/CLK                                                           r       u_led_disp/init_done_d1/opit_0_inv/CLK
 clock pessimism                                        -0.184       4.229                          
 clock uncertainty                                       0.050       4.279                          

 Hold time                                              -0.211       4.068                          

 Data required time                                                  4.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.068                          
 Data arrival time                                                   7.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.613
  Launch Clock Delay      :  7.978
  Clock Pessimism Removal :  1.047
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.526       5.681 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.158         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       6.158 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.820       7.978         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0

 HMEMC_16_1/SRB_IOL59_RX_DATA[0]   tco                   1.099       9.077 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWREADY_0
                                   net (fanout=6)        2.244      11.321         u_ddr3_top/axi_awready
 CLMA_66_68/Y0                     td                    0.164      11.485 r       u_ddr3_top/N58/gateop_perm/Z
                                   net (fanout=21)       0.439      11.924         u_ddr3_top/N58   
 CLMA_70_64/Y3                     td                    0.169      12.093 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N80_4[1]/gateop_perm/Z
                                   net (fanout=4)        0.657      12.750         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rrptr [1]
 CLMA_78_72/COUT                   td                    0.434      13.184 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.184         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.co [3]
                                                         0.060      13.244 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.fsub_4/gateop_A2/Cout
                                                         0.000      13.244         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.co [5]
 CLMA_78_76/Y3                     td                    0.380      13.624 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.fsub_6/gateop_A2/Y1
                                   net (fanout=1)        0.813      14.437         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb11 [6]
 CLMA_70_72/B2                                                             r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_L5Q_perm/L2

 Data arrival time                                                  14.437         Logic Levels: 4  
                                                                                   Logic: 2.306ns(35.702%), Route: 4.153ns(64.298%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      11.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      14.277         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.438      14.715 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.396      15.111         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      15.111 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.502      16.613         ntclkbufg_1      
 CLMA_70_72/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.047      17.660                          
 clock uncertainty                                      -0.150      17.510                          

 Setup time                                             -0.346      17.164                          

 Data required time                                                 17.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.164                          
 Data arrival time                                                  14.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.727                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.623
  Launch Clock Delay      :  7.978
  Clock Pessimism Removal :  1.047
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.526       5.681 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.158         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       6.158 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.820       7.978         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0

 HMEMC_16_1/SRB_IOL59_RX_DATA[0]   tco                   1.099       9.077 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWREADY_0
                                   net (fanout=6)        2.244      11.321         u_ddr3_top/axi_awready
 CLMA_66_68/Y0                     td                    0.164      11.485 r       u_ddr3_top/N58/gateop_perm/Z
                                   net (fanout=21)       0.436      11.921         u_ddr3_top/N58   
 CLMS_66_73/Y2                     td                    0.165      12.086 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N80_1/gateop_perm/Z
                                   net (fanout=15)       0.626      12.712         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb3 [0]
                                                         0.382      13.094 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.fsub_0/gateop_A2/Cout
                                                         0.000      13.094         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.co [1]
 CLMS_78_65/COUT                   td                    0.097      13.191 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.191         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.co [3]
                                                         0.060      13.251 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.fsub_4/gateop_A2/Cout
                                                         0.000      13.251         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.co [5]
 CLMS_78_69/COUT                   td                    0.097      13.348 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.348         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.co [7]
                                                         0.060      13.408 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.fsub_8/gateop_A2/Cout
                                                         0.000      13.408         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.co [9]
 CLMS_78_73/Y3                     td                    0.380      13.788 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.632      14.420         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb12 [10]
 CLMA_70_80/A4                                                             r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_L5Q_perm/L4

 Data arrival time                                                  14.420         Logic Levels: 5  
                                                                                   Logic: 2.504ns(38.870%), Route: 3.938ns(61.130%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      11.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      14.277         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.438      14.715 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.396      15.111         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      15.111 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.512      16.623         ntclkbufg_1      
 CLMA_70_80/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.047      17.670                          
 clock uncertainty                                      -0.150      17.520                          

 Setup time                                             -0.130      17.390                          

 Data required time                                                 17.390                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.390                          
 Data arrival time                                                  14.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.970                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.623
  Launch Clock Delay      :  7.978
  Clock Pessimism Removal :  1.047
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.526       5.681 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.158         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       6.158 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.820       7.978         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0

 HMEMC_16_1/SRB_IOL59_RX_DATA[0]   tco                   1.099       9.077 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWREADY_0
                                   net (fanout=6)        2.244      11.321         u_ddr3_top/axi_awready
 CLMA_66_68/Y0                     td                    0.164      11.485 r       u_ddr3_top/N58/gateop_perm/Z
                                   net (fanout=21)       0.439      11.924         u_ddr3_top/N58   
 CLMA_70_64/Y3                     td                    0.169      12.093 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N80_4[1]/gateop_perm/Z
                                   net (fanout=4)        0.657      12.750         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rrptr [1]
 CLMA_78_72/COUT                   td                    0.434      13.184 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.184         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.co [3]
                                                         0.060      13.244 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.fsub_4/gateop_A2/Cout
                                                         0.000      13.244         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.co [5]
 CLMA_78_76/COUT                   td                    0.097      13.341 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.341         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.co [7]
                                                         0.060      13.401 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.fsub_8/gateop_A2/Cout
                                                         0.000      13.401         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.co [9]
 CLMA_78_80/Y3                     td                    0.380      13.781 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.502      14.283         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb11 [10]
 CLMA_70_80/A1                                                             r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                  14.283         Logic Levels: 5  
                                                                                   Logic: 2.463ns(39.064%), Route: 3.842ns(60.936%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      11.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      14.277         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.438      14.715 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.396      15.111         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      15.111 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.512      16.623         ntclkbufg_1      
 CLMA_70_80/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.047      17.670                          
 clock uncertainty                                      -0.150      17.520                          

 Setup time                                             -0.248      17.272                          

 Data required time                                                 17.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.272                          
 Data arrival time                                                  14.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.989                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/ADA0[7]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.018
  Launch Clock Delay      :  6.647
  Clock Pessimism Removal :  -1.047
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.438       4.715 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.396       5.111         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       5.111 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.536       6.647         ntclkbufg_1      
 CLMA_70_144/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/CLK

 CLMA_70_144/Q2                    tco                   0.218       6.865 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/Q0
                                   net (fanout=12)       0.394       7.259         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/wr_addr [3]
 DRM_62_104/ADA0[7]                                                        f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/ADA0[7]

 Data arrival time                                                   7.259         Logic Levels: 0  
                                                                                   Logic: 0.218ns(35.621%), Route: 0.394ns(64.379%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.526       5.681 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.158         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       6.158 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.860       8.018         ntclkbufg_1      
 DRM_62_104/CLKA[0]                                                        r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.047       6.971                          
 clock uncertainty                                       0.000       6.971                          

 Hold time                                               0.142       7.113                          

 Data required time                                                  7.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.113                          
 Data arrival time                                                   7.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/ADA0[5]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.018
  Launch Clock Delay      :  6.647
  Clock Pessimism Removal :  -1.047
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.438       4.715 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.396       5.111         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       5.111 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.536       6.647         ntclkbufg_1      
 CLMA_70_144/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_A2Q21/CLK

 CLMA_70_144/Q0                    tco                   0.218       6.865 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_A2Q21/Q0
                                   net (fanout=13)       0.538       7.403         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/wr_addr [1]
 DRM_62_104/ADA0[5]                                                        f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/ADA0[5]

 Data arrival time                                                   7.403         Logic Levels: 0  
                                                                                   Logic: 0.218ns(28.836%), Route: 0.538ns(71.164%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.526       5.681 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.158         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       6.158 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.860       8.018         ntclkbufg_1      
 DRM_62_104/CLKA[0]                                                        r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.047       6.971                          
 clock uncertainty                                       0.000       6.971                          

 Hold time                                               0.142       7.113                          

 Data required time                                                  7.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.113                          
 Data arrival time                                                   7.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.018
  Launch Clock Delay      :  6.649
  Clock Pessimism Removal :  -1.047
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.438       4.715 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.396       5.111         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       5.111 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.538       6.649         ntclkbufg_1      
 CLMS_66_141/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_L5Q_perm/CLK

 CLMS_66_141/Q0                    tco                   0.218       6.867 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.540       7.407         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/wr_addr [0]
 DRM_62_104/ADA0[4]                                                        f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   7.407         Logic Levels: 0  
                                                                                   Logic: 0.218ns(28.760%), Route: 0.540ns(71.240%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.526       5.681 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.158         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       6.158 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.860       8.018         ntclkbufg_1      
 DRM_62_104/CLKA[0]                                                        r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.047       6.971                          
 clock uncertainty                                       0.000       6.971                          

 Hold time                                               0.142       7.113                          

 Data required time                                                  7.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.113                          
 Data arrival time                                                   7.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.422  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.618
  Launch Clock Delay      :  4.380
  Clock Pessimism Removal :  0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.816       4.380         ntclkbufg_2      
 CLMA_70_76/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_70_76/Q2                     tco                   0.258       4.638 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)       10.399      15.037         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_70_77/M2                                                             f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  15.037         Logic Levels: 0  
                                                                                   Logic: 0.258ns(2.421%), Route: 10.399ns(97.579%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      11.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      14.277         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.438      14.715 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.396      15.111         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      15.111 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.507      16.618         ntclkbufg_1      
 CLMA_70_77/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.184      16.802                          
 clock uncertainty                                      -0.150      16.652                          

 Setup time                                             -0.065      16.587                          

 Data required time                                                 16.587                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.587                          
 Data arrival time                                                  15.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.627
  Launch Clock Delay      :  4.382
  Clock Pessimism Removal :  0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.818       4.382         ntclkbufg_2      
 CLMS_66_81/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMS_66_81/Q1                     tco                   0.258       4.640 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        8.478      13.118         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_78_76/M3                                                             f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  13.118         Logic Levels: 0  
                                                                                   Logic: 0.258ns(2.953%), Route: 8.478ns(97.047%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      11.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      14.277         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.438      14.715 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.396      15.111         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      15.111 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.516      16.627         ntclkbufg_1      
 CLMA_78_76/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.184      16.811                          
 clock uncertainty                                      -0.150      16.661                          

 Setup time                                             -0.065      16.596                          

 Data required time                                                 16.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.596                          
 Data arrival time                                                  13.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.478                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.635
  Launch Clock Delay      :  4.395
  Clock Pessimism Removal :  0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.831       4.395         ntclkbufg_2      
 CLMA_70_157/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_70_157/Q1                    tco                   0.258       4.653 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        7.619      12.272         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_86_156/M3                                                            f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  12.272         Logic Levels: 0  
                                                                                   Logic: 0.258ns(3.275%), Route: 7.619ns(96.725%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      11.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      14.277         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.438      14.715 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.396      15.111         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      15.111 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.524      16.635         ntclkbufg_1      
 CLMA_86_156/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.184      16.819                          
 clock uncertainty                                      -0.150      16.669                          

 Setup time                                             -0.065      16.604                          

 Data required time                                                 16.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.604                          
 Data arrival time                                                  12.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.003
  Launch Clock Delay      :  3.669
  Clock Pessimism Removal :  -0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.521       3.669         ntclkbufg_2      
 CLMA_70_157/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_70_157/Q3                    tco                   0.219       3.888 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.651       7.539         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMS_78_153/M1                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                   7.539         Logic Levels: 0  
                                                                                   Logic: 0.219ns(5.659%), Route: 3.651ns(94.341%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.526       5.681 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.158         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       6.158 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.845       8.003         ntclkbufg_1      
 CLMS_78_153/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.184       7.819                          
 clock uncertainty                                       0.150       7.969                          

 Hold time                                              -0.012       7.957                          

 Data required time                                                  7.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.957                          
 Data arrival time                                                   7.539                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.418                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.969
  Launch Clock Delay      :  3.655
  Clock Pessimism Removal :  -0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.507       3.655         ntclkbufg_2      
 CLMA_70_76/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_70_76/Q0                     tco                   0.219       3.874 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.097       7.971         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_70_72/M3                                                             r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   7.971         Logic Levels: 0  
                                                                                   Logic: 0.219ns(5.074%), Route: 4.097ns(94.926%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.526       5.681 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.158         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       6.158 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.811       7.969         ntclkbufg_1      
 CLMA_70_72/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.184       7.785                          
 clock uncertainty                                       0.150       7.935                          

 Hold time                                              -0.012       7.923                          

 Data required time                                                  7.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.923                          
 Data arrival time                                                   7.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.135  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.984
  Launch Clock Delay      :  3.665
  Clock Pessimism Removal :  -0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.517       3.665         ntclkbufg_2      
 CLMA_70_160/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_70_160/Q0                    tco                   0.219       3.884 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.191       8.075         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [12]
 CLMA_70_161/M3                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                   8.075         Logic Levels: 0  
                                                                                   Logic: 0.219ns(4.966%), Route: 4.191ns(95.034%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.526       5.681 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.158         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       6.158 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.826       7.984         ntclkbufg_1      
 CLMA_70_161/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                        -0.184       7.800                          
 clock uncertainty                                       0.150       7.950                          

 Hold time                                              -0.012       7.938                          

 Data required time                                                  7.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.938                          
 Data arrival time                                                   8.075                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_rw_ctrl_128bit/init_start/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.474  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.617
  Launch Clock Delay      :  7.969
  Clock Pessimism Removal :  0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.814       7.969         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.261       8.230 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        1.530       9.760         ddr_init_done    
 CLMA_42_92/A4                                                             r       u_ddr3_top/u_rw_ctrl_128bit/init_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.760         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.573%), Route: 1.530ns(85.427%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      11.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      14.277         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.438      14.715 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.396      15.111         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      15.111 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.506      16.617         ntclkbufg_1      
 CLMA_42_92/CLK                                                            r       u_ddr3_top/u_rw_ctrl_128bit/init_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.878      17.495                          
 clock uncertainty                                      -0.150      17.345                          

 Setup time                                             -0.130      17.215                          

 Data required time                                                 17.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.215                          
 Data arrival time                                                   9.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_rw_ctrl_128bit/init_start/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.482  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.973
  Launch Clock Delay      :  6.613
  Clock Pessimism Removal :  -0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.505       6.613         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.218       6.831 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        1.084       7.915         ddr_init_done    
 CLMA_42_92/A4                                                             f       u_ddr3_top/u_rw_ctrl_128bit/init_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.915         Logic Levels: 0  
                                                                                   Logic: 0.218ns(16.743%), Route: 1.084ns(83.257%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.526       5.681 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.158         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       6.158 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.815       7.973         ntclkbufg_1      
 CLMA_42_92/CLK                                                            r       u_ddr3_top/u_rw_ctrl_128bit/init_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.878       7.095                          
 clock uncertainty                                       0.150       7.245                          

 Hold time                                              -0.081       7.164                          

 Data required time                                                  7.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.164                          
 Data arrival time                                                   7.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWRITE
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.648
  Launch Clock Delay      :  7.983
  Clock Pessimism Removal :  1.298
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.828       7.983         ntclkbufg_0      
 CLMS_38_101/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_101/Q1                    tco                   0.261       8.244 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=141)      1.457       9.701         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [1]
 CLMA_46_64/Y0                     td                    0.387      10.088 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_12/gateop_perm/Z
                                   net (fanout=37)       0.762      10.850         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N3904
 CLMA_38_80/Y3                     td                    0.381      11.231 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N69/gateop_perm/Z
                                   net (fanout=1)        1.447      12.678         u_ddr3_top/u_ddr3_ip/ddrc_pwrite
 HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWRITE

 Data arrival time                                                  12.678         Logic Levels: 2  
                                                                                   Logic: 1.029ns(21.917%), Route: 3.666ns(78.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      21.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      24.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435      24.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      25.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.540      26.648         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.298      27.946                          
 clock uncertainty                                      -0.150      27.796                          

 Setup time                                             -3.219      24.577                          

 Data required time                                                 24.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.577                          
 Data arrival time                                                  12.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.899                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[7]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.648
  Launch Clock Delay      :  7.983
  Clock Pessimism Removal :  1.298
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.828       7.983         ntclkbufg_0      
 CLMS_38_101/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_101/Q1                    tco                   0.261       8.244 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=141)      1.457       9.701         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [1]
 CLMA_46_64/Y0                     td                    0.387      10.088 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_12/gateop_perm/Z
                                   net (fanout=37)       0.631      10.719         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N3904
 CLMA_38_80/Y0                     td                    0.214      10.933 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_6/gateop_perm/Z
                                   net (fanout=11)       0.827      11.760         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N3338
 CLMA_30_93/Y3                     td                    0.276      12.036 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[7]_4/gateop_perm/Z
                                   net (fanout=1)        1.763      13.799         u_ddr3_top/u_ddr3_ip/ddrc_pwdata [7]
 HMEMC_16_1/SRB_IOL3_TX_DATA[6]                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[7]

 Data arrival time                                                  13.799         Logic Levels: 3  
                                                                                   Logic: 1.138ns(19.567%), Route: 4.678ns(80.433%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      21.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      24.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435      24.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      25.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.540      26.648         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.298      27.946                          
 clock uncertainty                                      -0.150      27.796                          

 Setup time                                             -0.942      26.854                          

 Data required time                                                 26.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.854                          
 Data arrival time                                                  13.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.648
  Launch Clock Delay      :  7.983
  Clock Pessimism Removal :  1.298
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.828       7.983         ntclkbufg_0      
 CLMS_38_101/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_101/Q1                    tco                   0.261       8.244 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=141)      1.457       9.701         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [1]
 CLMA_46_64/Y0                     td                    0.387      10.088 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_12/gateop_perm/Z
                                   net (fanout=37)       0.861      10.949         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N3904
 CLMS_26_69/Y0                     td                    0.387      11.336 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_11[5]/gateop_perm/Z
                                   net (fanout=1)        0.956      12.292         u_ddr3_top/u_ddr3_ip/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  12.292         Logic Levels: 2  
                                                                                   Logic: 1.035ns(24.019%), Route: 3.274ns(75.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      21.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      24.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435      24.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      25.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.540      26.648         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.298      27.946                          
 clock uncertainty                                      -0.150      27.796                          

 Setup time                                             -2.033      25.763                          

 Data required time                                                 25.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.763                          
 Data arrival time                                                  12.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.999
  Launch Clock Delay      :  6.645
  Clock Pessimism Removal :  -1.047
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.537       6.645         ntclkbufg_0      
 CLMA_82_96/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_96/Q0                     tco                   0.218       6.863 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.241       7.104         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt [0]
 CLMA_86_96/A0                                                             f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   7.104         Logic Levels: 0  
                                                                                   Logic: 0.218ns(47.495%), Route: 0.241ns(52.505%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.844       7.999         ntclkbufg_0      
 CLMA_86_96/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.047       6.952                          
 clock uncertainty                                       0.000       6.952                          

 Hold time                                              -0.125       6.827                          

 Data required time                                                  6.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.827                          
 Data arrival time                                                   7.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.997
  Launch Clock Delay      :  6.642
  Clock Pessimism Removal :  -1.047
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.534       6.642         ntclkbufg_0      
 CLMA_86_96/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_86_96/Q0                     tco                   0.218       6.860 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.299       7.159         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt [1]
 CLMA_82_93/D4                                                             f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.159         Logic Levels: 0  
                                                                                   Logic: 0.218ns(42.166%), Route: 0.299ns(57.834%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.842       7.997         ntclkbufg_0      
 CLMA_82_93/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.047       6.950                          
 clock uncertainty                                       0.000       6.950                          

 Hold time                                              -0.083       6.867                          

 Data required time                                                  6.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.867                          
 Data arrival time                                                   7.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.938
  Launch Clock Delay      :  6.582
  Clock Pessimism Removal :  -1.355
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.474       6.582         ntclkbufg_0      
 CLMA_38_180/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/CLK

 CLMA_38_180/Q1                    tco                   0.218       6.800 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.141       6.941         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [3]
 CLMA_38_180/AD                                                            f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/D

 Data arrival time                                                   6.941         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.783       7.938         ntclkbufg_0      
 CLMA_38_180/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/CLK
 clock pessimism                                        -1.355       6.583                          
 clock uncertainty                                       0.000       6.583                          

 Hold time                                               0.033       6.616                          

 Data required time                                                  6.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.616                          
 Data arrival time                                                   6.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.626
  Launch Clock Delay      :  6.489
  Clock Pessimism Removal :  0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111      16.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851      20.155         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.696 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      21.183         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      21.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.489         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.489         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.893 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        2.150      25.043         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_58_93/C3                                                             r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  25.043         Logic Levels: 0  
                                                                                   Logic: 1.404ns(39.505%), Route: 2.150ns(60.495%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      21.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      24.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435      24.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      25.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.518      26.626         ntclkbufg_0      
 CLMA_58_93/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.878      27.504                          
 clock uncertainty                                      -0.150      27.354                          

 Setup time                                             -0.351      27.003                          

 Data required time                                                 27.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.003                          
 Data arrival time                                                  25.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.960                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.626
  Launch Clock Delay      :  6.489
  Clock Pessimism Removal :  0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111      16.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851      20.155         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.696 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      21.183         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      21.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.489         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.489         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.893 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.194      24.087         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_66_88/Y0                     td                    0.164      24.251 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N100_4/gateop_perm/Z
                                   net (fanout=4)        0.579      24.830         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N100
 CLMA_58_93/CE                                                             r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.830         Logic Levels: 1  
                                                                                   Logic: 1.568ns(46.932%), Route: 1.773ns(53.068%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      21.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      24.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435      24.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      25.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.518      26.626         ntclkbufg_0      
 CLMA_58_93/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.878      27.504                          
 clock uncertainty                                      -0.150      27.354                          

 Setup time                                             -0.277      27.077                          

 Data required time                                                 27.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.077                          
 Data arrival time                                                  24.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.626
  Launch Clock Delay      :  6.489
  Clock Pessimism Removal :  0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111      16.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851      20.155         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.696 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      21.183         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      21.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.489         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.489         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.893 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.194      24.087         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_66_88/Y0                     td                    0.164      24.251 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N100_4/gateop_perm/Z
                                   net (fanout=4)        0.579      24.830         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N100
 CLMA_58_93/CE                                                             r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.830         Logic Levels: 1  
                                                                                   Logic: 1.568ns(46.932%), Route: 1.773ns(53.068%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      21.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      24.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435      24.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      25.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.518      26.626         ntclkbufg_0      
 CLMA_58_93/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.878      27.504                          
 clock uncertainty                                      -0.150      27.354                          

 Setup time                                             -0.277      27.077                          

 Data required time                                                 27.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.077                          
 Data arrival time                                                  24.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.719  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.982
  Launch Clock Delay      :  5.385
  Clock Pessimism Removal :  -0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      21.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      24.277         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.726 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      25.131         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      25.385 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.385         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.385 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.385         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.053      26.438 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.782      27.220         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_58_93/B4                                                             f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.220         Logic Levels: 0  
                                                                                   Logic: 1.053ns(57.384%), Route: 0.782ns(42.616%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851      25.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523      25.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      26.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.827      27.982         ntclkbufg_0      
 CLMA_58_93/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.878      27.104                          
 clock uncertainty                                       0.150      27.254                          

 Hold time                                              -0.084      27.170                          

 Data required time                                                 27.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.170                          
 Data arrival time                                                  27.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.050                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.715  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.978
  Launch Clock Delay      :  5.385
  Clock Pessimism Removal :  -0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      21.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      24.277         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.726 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      25.131         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      25.385 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.385         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.385 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.385         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.053      26.438 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.843      27.281         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_66_84/A4                                                             f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.281         Logic Levels: 0  
                                                                                   Logic: 1.053ns(55.538%), Route: 0.843ns(44.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851      25.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523      25.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      26.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.823      27.978         ntclkbufg_0      
 CLMA_66_84/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.878      27.100                          
 clock uncertainty                                       0.150      27.250                          

 Hold time                                              -0.081      27.169                          

 Data required time                                                 27.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.169                          
 Data arrival time                                                  27.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.716  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.979
  Launch Clock Delay      :  5.385
  Clock Pessimism Removal :  -0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      21.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      24.277         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.726 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      25.131         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      25.385 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.385         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.385 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.385         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.009      26.394 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.956      27.350         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_30_92/D4                                                             r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.350         Logic Levels: 0  
                                                                                   Logic: 1.009ns(51.349%), Route: 0.956ns(48.651%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851      25.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523      25.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      26.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.824      27.979         ntclkbufg_0      
 CLMA_30_92/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.878      27.101                          
 clock uncertainty                                       0.150      27.251                          

 Hold time                                              -0.077      27.174                          

 Data required time                                                 27.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.174                          
 Data arrival time                                                  27.350                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.447
  Launch Clock Delay      :  6.554
  Clock Pessimism Removal :  1.104
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.696 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.183         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.554         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       7.018 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.018         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.018         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       3.601 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       6.777         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.449       7.226 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.631         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.885 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.947         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.104       9.051                          
 clock uncertainty                                      -0.150       8.901                          

 Setup time                                             -0.120       8.781                          

 Data required time                                                  8.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.781                          
 Data arrival time                                                   7.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.447
  Launch Clock Delay      :  6.554
  Clock Pessimism Removal :  1.104
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.696 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.183         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.554         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       7.018 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.018         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.018         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       3.601 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       6.777         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.449       7.226 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.631         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.885 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.947         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.104       9.051                          
 clock uncertainty                                      -0.150       8.901                          

 Setup time                                             -0.120       8.781                          

 Data required time                                                  8.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.781                          
 Data arrival time                                                   7.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.447
  Launch Clock Delay      :  6.554
  Clock Pessimism Removal :  1.104
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.696 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.183         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.554         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       7.018 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.018         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.018         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       3.601 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       6.777         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.449       7.226 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.631         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.885 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.947         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.104       9.051                          
 clock uncertainty                                      -0.150       8.901                          

 Setup time                                             -0.120       8.781                          

 Data required time                                                  8.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.781                          
 Data arrival time                                                   7.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.577
  Launch Clock Delay      :  5.436
  Clock Pessimism Removal :  -1.104
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.726 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       5.131         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       5.385 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       5.436         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.368       5.804 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.804         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.804         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.696 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.183         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.577         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.104       5.473                          
 clock uncertainty                                       0.000       5.473                          

 Hold time                                              -0.074       5.399                          

 Data required time                                                  5.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.399                          
 Data arrival time                                                   5.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.577
  Launch Clock Delay      :  5.436
  Clock Pessimism Removal :  -1.104
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.726 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       5.131         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       5.385 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       5.436         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.368       5.804 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.804         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.804         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.696 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.183         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.577         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.104       5.473                          
 clock uncertainty                                       0.000       5.473                          

 Hold time                                              -0.074       5.399                          

 Data required time                                                  5.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.399                          
 Data arrival time                                                   5.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.577
  Launch Clock Delay      :  5.436
  Clock Pessimism Removal :  -1.104
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.726 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       5.131         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       5.385 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       5.436         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.368       5.804 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.804         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.804         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.696 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.183         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.577         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.104       5.473                          
 clock uncertainty                                       0.000       5.473                          

 Hold time                                              -0.074       5.399                          

 Data required time                                                  5.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.399                          
 Data arrival time                                                   5.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.726  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.385
  Launch Clock Delay      :  7.989
  Clock Pessimism Removal :  0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.834       7.989         ntclkbufg_0      
 CLMA_30_100/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_30_100/Q1                    tco                   0.261       8.250 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.769       9.019         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   9.019         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.340%), Route: 0.769ns(74.660%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       6.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       9.277         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.726 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      10.131         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      10.385 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.385         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.385 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.385         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.878      11.263                          
 clock uncertainty                                      -0.150      11.113                          

 Setup time                                             -0.568      10.545                          

 Data required time                                                 10.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.545                          
 Data arrival time                                                   9.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.526                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.726  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.385
  Launch Clock Delay      :  7.989
  Clock Pessimism Removal :  0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.834       7.989         ntclkbufg_0      
 CLMA_30_100/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_100/Q0                    tco                   0.261       8.250 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.760       9.010         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   9.010         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.563%), Route: 0.760ns(74.437%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       6.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       9.277         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.726 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      10.131         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      10.385 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.385         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.385 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.385         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.878      11.263                          
 clock uncertainty                                      -0.150      11.113                          

 Setup time                                             -0.565      10.548                          

 Data required time                                                 10.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.548                          
 Data arrival time                                                   9.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.538                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.385
  Launch Clock Delay      :  7.977
  Clock Pessimism Removal :  0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.822       7.977         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMS_26_89/Q0                     tco                   0.261       8.238 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.447       8.685         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMS_26_93/Y0                     td                    0.282       8.967 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.467       9.434         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.434         Logic Levels: 1  
                                                                                   Logic: 0.543ns(37.268%), Route: 0.914ns(62.732%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       6.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       9.277         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.726 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      10.131         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      10.385 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.385         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.385 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.385         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.878      11.263                          
 clock uncertainty                                      -0.150      11.113                          

 Setup time                                              0.031      11.144                          

 Data required time                                                 11.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.144                          
 Data arrival time                                                   9.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.710                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.489
  Launch Clock Delay      :  6.623
  Clock Pessimism Removal :  -0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.515       6.623         ntclkbufg_0      
 CLMA_30_92/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_30_92/Q3                     tco                   0.218       6.841 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.482       7.323         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.218ns(31.143%), Route: 0.482ns(68.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.696 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.183         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.489         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.489         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.878       5.611                          
 clock uncertainty                                       0.150       5.761                          

 Hold time                                               0.681       6.442                          

 Data required time                                                  6.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.442                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.489
  Launch Clock Delay      :  6.642
  Clock Pessimism Removal :  -0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.534       6.642         ntclkbufg_0      
 CLMA_30_109/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_30_109/Q1                    tco                   0.218       6.860 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.508       7.368         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   7.368         Logic Levels: 0  
                                                                                   Logic: 0.218ns(30.028%), Route: 0.508ns(69.972%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.696 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.183         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.489         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.489         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.878       5.611                          
 clock uncertainty                                       0.150       5.761                          

 Hold time                                               0.652       6.413                          

 Data required time                                                  6.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.413                          
 Data arrival time                                                   7.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.489
  Launch Clock Delay      :  6.637
  Clock Pessimism Removal :  -0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.529       6.637         ntclkbufg_0      
 CLMA_30_105/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMA_30_105/Q1                    tco                   0.219       6.856 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.554       7.410         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   7.410         Logic Levels: 0  
                                                                                   Logic: 0.219ns(28.331%), Route: 0.554ns(71.669%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.696 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.183         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.489         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.489 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.489         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.878       5.611                          
 clock uncertainty                                       0.150       5.761                          

 Hold time                                               0.681       6.442                          

 Data required time                                                  6.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.442                          
 Data arrival time                                                   7.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.968                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.665
  Launch Clock Delay      :  7.969
  Clock Pessimism Removal :  0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.814       7.969         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.261       8.230 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.770       9.000         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.164       9.164 r       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       1.726      10.890         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 CLMA_70_144/RSCO                  td                    0.118      11.008 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.008         ntR52            
 CLMA_70_148/RSCO                  td                    0.089      11.097 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      11.097         ntR51            
 CLMA_70_152/RSCO                  td                    0.089      11.186 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000      11.186         ntR50            
 CLMA_70_156/RSCO                  td                    0.089      11.275 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.275         ntR49            
 CLMA_70_160/RSCI                                                          r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.275         Logic Levels: 5  
                                                                                   Logic: 0.810ns(24.501%), Route: 2.496ns(75.499%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.517      23.665         ntclkbufg_2      
 CLMA_70_160/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184      23.849                          
 clock uncertainty                                      -0.050      23.799                          

 Recovery time                                           0.000      23.799                          

 Data required time                                                 23.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.799                          
 Data arrival time                                                  11.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.688
  Launch Clock Delay      :  7.969
  Clock Pessimism Removal :  0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.814       7.969         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.261       8.230 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.770       9.000         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.164       9.164 r       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       1.940      11.104         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 DRM_62_0/RSTA[0]                                                          r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  11.104         Logic Levels: 1  
                                                                                   Logic: 0.425ns(13.557%), Route: 2.710ns(86.443%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.540      23.688         ntclkbufg_2      
 DRM_62_0/CLKA[0]                                                          r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.184      23.872                          
 clock uncertainty                                      -0.050      23.822                          

 Recovery time                                          -0.118      23.704                          

 Data required time                                                 23.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.704                          
 Data arrival time                                                  11.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.674
  Launch Clock Delay      :  7.969
  Clock Pessimism Removal :  0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.814       7.969         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.261       8.230 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.770       9.000         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.164       9.164 r       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       1.710      10.874         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 CLMA_70_153/RS                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.874         Logic Levels: 1  
                                                                                   Logic: 0.425ns(14.630%), Route: 2.480ns(85.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      22.148 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.526      23.674         ntclkbufg_2      
 CLMA_70_153/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184      23.858                          
 clock uncertainty                                      -0.050      23.808                          

 Recovery time                                          -0.277      23.531                          

 Data required time                                                 23.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.531                          
 Data arrival time                                                  10.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.657                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.410
  Launch Clock Delay      :  6.613
  Clock Pessimism Removal :  -0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.505       6.613         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.218       6.831 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.496       7.327         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.148       7.475 f       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       0.436       7.911         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 DRM_34_104/RSTB[0]                                                        f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.911         Logic Levels: 1  
                                                                                   Logic: 0.366ns(28.197%), Route: 0.932ns(71.803%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.846       4.410         ntclkbufg_2      
 DRM_34_104/CLKB[0]                                                        r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.184       4.226                          
 clock uncertainty                                       0.050       4.276                          

 Removal time                                           -0.026       4.250                          

 Data required time                                                  4.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.250                          
 Data arrival time                                                   7.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.398  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.399
  Launch Clock Delay      :  6.613
  Clock Pessimism Removal :  -0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.505       6.613         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.218       6.831 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.496       7.327         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.148       7.475 f       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       0.408       7.883         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 DRM_62_84/RSTA[0]                                                         f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.883         Logic Levels: 1  
                                                                                   Logic: 0.366ns(28.819%), Route: 0.904ns(71.181%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.835       4.399         ntclkbufg_2      
 DRM_62_84/CLKA[0]                                                         r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       4.215                          
 clock uncertainty                                       0.050       4.265                          

 Removal time                                           -0.053       4.212                          

 Data required time                                                  4.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.212                          
 Data arrival time                                                   7.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.407  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.390
  Launch Clock Delay      :  6.613
  Clock Pessimism Removal :  -0.184
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.505       6.613         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.218       6.831 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.496       7.327         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.148       7.475 f       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       0.465       7.940         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 DRM_34_84/RSTA[0]                                                         f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.940         Logic Levels: 1  
                                                                                   Logic: 0.366ns(27.581%), Route: 0.961ns(72.419%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.826       4.390         ntclkbufg_2      
 DRM_34_84/CLKA[0]                                                         r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       4.206                          
 clock uncertainty                                       0.050       4.256                          

 Removal time                                           -0.053       4.203                          

 Data required time                                                  4.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.203                          
 Data arrival time                                                   7.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.435  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.656
  Launch Clock Delay      :  7.969
  Clock Pessimism Removal :  0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.814       7.969         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.261       8.230 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.770       9.000         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.164       9.164 r       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       2.061      11.225         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 DRM_62_0/RSTB[0]                                                          r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.225         Logic Levels: 1  
                                                                                   Logic: 0.425ns(13.053%), Route: 2.831ns(86.947%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      11.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      14.277         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.438      14.715 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.396      15.111         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      15.111 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.545      16.656         ntclkbufg_1      
 DRM_62_0/CLKB[0]                                                          r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.878      17.534                          
 clock uncertainty                                      -0.150      17.384                          

 Recovery time                                          -0.122      17.262                          

 Data required time                                                 17.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.262                          
 Data arrival time                                                  11.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.451  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.640
  Launch Clock Delay      :  7.969
  Clock Pessimism Removal :  0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.814       7.969         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.261       8.230 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.770       9.000         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.164       9.164 r       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       1.871      11.035         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 CLMS_86_153/RS                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.035         Logic Levels: 1  
                                                                                   Logic: 0.425ns(13.862%), Route: 2.641ns(86.138%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      11.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      14.277         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.438      14.715 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.396      15.111         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      15.111 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.529      16.640         ntclkbufg_1      
 CLMS_86_153/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.878      17.518                          
 clock uncertainty                                      -0.150      17.368                          

 Recovery time                                          -0.277      17.091                          

 Data required time                                                 17.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.091                          
 Data arrival time                                                  11.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.459  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.632
  Launch Clock Delay      :  7.969
  Clock Pessimism Removal :  0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.814       7.969         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.261       8.230 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.770       9.000         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.164       9.164 r       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       1.726      10.890         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 CLMA_70_144/RSCO                  td                    0.118      11.008 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.008         ntR52            
 CLMA_70_148/RSCO                  td                    0.089      11.097 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      11.097         ntR51            
 CLMA_70_152/RSCO                  td                    0.089      11.186 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000      11.186         ntR50            
 CLMA_70_156/RSCI                                                          r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.186         Logic Levels: 4  
                                                                                   Logic: 0.721ns(22.412%), Route: 2.496ns(77.588%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      11.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      14.277         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.438      14.715 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.396      15.111         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      15.111 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.521      16.632         ntclkbufg_1      
 CLMA_70_156/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.878      17.510                          
 clock uncertainty                                      -0.150      17.360                          

 Recovery time                                           0.000      17.360                          

 Data required time                                                 17.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.360                          
 Data arrival time                                                  11.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.979
  Launch Clock Delay      :  6.613
  Clock Pessimism Removal :  -0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.505       6.613         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.218       6.831 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.496       7.327         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.148       7.475 f       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       0.406       7.881         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 DRM_34_84/RSTB[0]                                                         f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.881         Logic Levels: 1  
                                                                                   Logic: 0.366ns(28.864%), Route: 0.902ns(71.136%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.526       5.681 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.158         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       6.158 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.821       7.979         ntclkbufg_1      
 DRM_34_84/CLKB[0]                                                         r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.878       7.101                          
 clock uncertainty                                       0.150       7.251                          

 Removal time                                           -0.026       7.225                          

 Data required time                                                  7.225                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.225                          
 Data arrival time                                                   7.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.497  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.988
  Launch Clock Delay      :  6.613
  Clock Pessimism Removal :  -0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.505       6.613         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.218       6.831 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.496       7.327         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.148       7.475 f       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       0.427       7.902         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 DRM_62_84/RSTB[0]                                                         f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.902         Logic Levels: 1  
                                                                                   Logic: 0.366ns(28.394%), Route: 0.923ns(71.606%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.526       5.681 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.158         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       6.158 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.830       7.988         ntclkbufg_1      
 DRM_62_84/CLKB[0]                                                         r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.878       7.110                          
 clock uncertainty                                       0.150       7.260                          

 Removal time                                           -0.026       7.234                          

 Data required time                                                  7.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.234                          
 Data arrival time                                                   7.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.668                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.518  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.009
  Launch Clock Delay      :  6.613
  Clock Pessimism Removal :  -0.878
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.505       6.613         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.218       6.831 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.496       7.327         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.148       7.475 f       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       0.563       8.038         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 DRM_34_104/RSTA[0]                                                        f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.038         Logic Levels: 1  
                                                                                   Logic: 0.366ns(25.684%), Route: 1.059ns(74.316%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.526       5.681 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.158         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       6.158 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.851       8.009         ntclkbufg_1      
 DRM_34_104/CLKA[0]                                                        r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.878       7.131                          
 clock uncertainty                                       0.150       7.281                          

 Removal time                                           -0.053       7.228                          

 Data required time                                                  7.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.228                          
 Data arrival time                                                   8.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.810                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/RS
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.371  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.587
  Launch Clock Delay      :  8.005
  Clock Pessimism Removal :  1.047
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.850       8.005         ntclkbufg_0      
 CLMA_78_96/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_78_96/Q0                     tco                   0.261       8.266 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       2.007      10.273         u_ddr3_top/u_ddr3_ip/global_reset_n
 CLMS_38_177/RS                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/RS

 Data arrival time                                                  10.273         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.508%), Route: 2.007ns(88.492%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      21.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      24.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435      24.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      25.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.479      26.587         ntclkbufg_0      
 CLMS_38_177/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/CLK
 clock pessimism                                         1.047      27.634                          
 clock uncertainty                                      -0.150      27.484                          

 Recovery time                                          -0.277      27.207                          

 Data required time                                                 27.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.207                          
 Data arrival time                                                  10.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.934                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[2]/opit_0_inv/RS
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.371  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.587
  Launch Clock Delay      :  8.005
  Clock Pessimism Removal :  1.047
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.850       8.005         ntclkbufg_0      
 CLMA_78_96/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_78_96/Q0                     tco                   0.261       8.266 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       2.007      10.273         u_ddr3_top/u_ddr3_ip/global_reset_n
 CLMS_38_177/RS                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[2]/opit_0_inv/RS

 Data arrival time                                                  10.273         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.508%), Route: 2.007ns(88.492%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      21.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      24.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435      24.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      25.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.479      26.587         ntclkbufg_0      
 CLMS_38_177/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[2]/opit_0_inv/CLK
 clock pessimism                                         1.047      27.634                          
 clock uncertainty                                      -0.150      27.484                          

 Recovery time                                          -0.277      27.207                          

 Data required time                                                 27.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.207                          
 Data arrival time                                                  10.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.934                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/RS
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.371  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.587
  Launch Clock Delay      :  8.005
  Clock Pessimism Removal :  1.047
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.850       8.005         ntclkbufg_0      
 CLMA_78_96/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_78_96/Q0                     tco                   0.261       8.266 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       2.007      10.273         u_ddr3_top/u_ddr3_ip/global_reset_n
 CLMS_38_177/RS                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/RS

 Data arrival time                                                  10.273         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.508%), Route: 2.007ns(88.492%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092      21.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176      24.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435      24.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      25.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.479      26.587         ntclkbufg_0      
 CLMS_38_177/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/CLK
 clock pessimism                                         1.047      27.634                          
 clock uncertainty                                      -0.150      27.484                          

 Recovery time                                          -0.277      27.207                          

 Data required time                                                 27.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.207                          
 Data arrival time                                                  10.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.934                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.983
  Launch Clock Delay      :  6.612
  Clock Pessimism Removal :  -1.298
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.504       6.612         ntclkbufg_0      
 CLMA_46_88/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_46_88/Q0                     tco                   0.218       6.830 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=37)       0.388       7.218         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMS_38_97/RSCO                   td                    0.101       7.319 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.319         ntR107           
 CLMS_38_101/RSCI                                                          r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.319         Logic Levels: 1  
                                                                                   Logic: 0.319ns(45.120%), Route: 0.388ns(54.880%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.828       7.983         ntclkbufg_0      
 CLMS_38_101/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.298       6.685                          
 clock uncertainty                                       0.000       6.685                          

 Removal time                                            0.000       6.685                          

 Data required time                                                  6.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.685                          
 Data arrival time                                                   7.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.983
  Launch Clock Delay      :  6.612
  Clock Pessimism Removal :  -1.298
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.504       6.612         ntclkbufg_0      
 CLMA_46_88/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_46_88/Q0                     tco                   0.218       6.830 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=37)       0.388       7.218         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMS_38_97/RSCO                   td                    0.101       7.319 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.319         ntR107           
 CLMS_38_101/RSCI                                                          r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.319         Logic Levels: 1  
                                                                                   Logic: 0.319ns(45.120%), Route: 0.388ns(54.880%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.828       7.983         ntclkbufg_0      
 CLMS_38_101/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.298       6.685                          
 clock uncertainty                                       0.000       6.685                          

 Removal time                                            0.000       6.685                          

 Data required time                                                  6.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.685                          
 Data arrival time                                                   7.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.983
  Launch Clock Delay      :  6.612
  Clock Pessimism Removal :  -1.298
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.092       1.101 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.176       4.277         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.435       4.712 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       5.108         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.108 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.504       6.612         ntclkbufg_0      
 CLMA_46_88/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_46_88/Q0                     tco                   0.218       6.830 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=37)       0.388       7.218         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMS_38_97/RSCO                   td                    0.101       7.319 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.319         ntR107           
 CLMS_38_101/RSCI                                                          r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.319         Logic Levels: 1  
                                                                                   Logic: 0.319ns(45.120%), Route: 0.388ns(54.880%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.851       5.155         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.523       5.678 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.155         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       6.155 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.828       7.983         ntclkbufg_0      
 CLMS_38_101/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.298       6.685                          
 clock uncertainty                                       0.000       6.685                          

 Removal time                                            0.000       6.685                          

 Data required time                                                  6.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.685                          
 Data arrival time                                                   7.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_led_disp/led_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : led_error (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.856       4.420         ntclkbufg_2      
 CLMA_90_109/CLK                                                           r       u_led_disp/led_error/opit_0_inv_L5Q_perm/CLK

 CLMA_90_109/Q0                    tco                   0.261       4.681 r       u_led_disp/led_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.697       7.378         nt_led_error     
 IOL_7_226/DO                      td                    0.128       7.506 r       led_error_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.506         led_error_obuf/ntO
 IOBD_0_226/PAD                    td                    2.185       9.691 r       led_error_obuf/opit_0/O
                                   net (fanout=1)        0.053       9.744         led_error        
 J6                                                                        r       led_error (port) 

 Data arrival time                                                   9.744         Logic Levels: 2  
                                                                                   Logic: 2.574ns(48.347%), Route: 2.750ns(51.653%)
====================================================================================================

====================================================================================================

Startpoint  : u_led_disp/led_ddr_init_done/opit_0_inv/CLK
Endpoint    : led_ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.844       4.408         ntclkbufg_2      
 CLMA_30_137/CLK                                                           r       u_led_disp/led_ddr_init_done/opit_0_inv/CLK

 CLMA_30_137/Q0                    tco                   0.261       4.669 r       u_led_disp/led_ddr_init_done/opit_0_inv/Q
                                   net (fanout=1)        1.782       6.451         nt_led_ddr_init_done
 IOL_7_229/DO                      td                    0.128       6.579 r       led_ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.579         led_ddr_init_done_obuf/ntO
 IOBS_0_229/PAD                    td                    2.185       8.764 r       led_ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.060       8.824         led_ddr_init_done
 F3                                                                        r       led_ddr_init_done (port)

 Data arrival time                                                   8.824         Logic Levels: 2  
                                                                                   Logic: 2.574ns(58.288%), Route: 1.842ns(41.712%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    0.772       0.814 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.814         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.111       0.925 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=83)       2.459       3.384         nt_sys_rst_n     
 CLMA_42_93/Y0                     td                    0.387       3.771 r       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       1.726       5.497         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 CLMA_70_144/RSCO                  td                    0.118       5.615 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.615         ntR52            
 CLMA_70_148/RSCO                  td                    0.089       5.704 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.704         ntR51            
 CLMA_70_152/RSCO                  td                    0.089       5.793 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       5.793         ntR50            
 CLMA_70_156/RSCO                  td                    0.089       5.882 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.882         ntR49            
 CLMA_70_160/RSCI                                                          r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.882         Logic Levels: 7  
                                                                                   Logic: 1.655ns(28.137%), Route: 4.227ns(71.863%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_led_disp/led_ddr_init_done/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    0.483       0.525 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.525         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.093       0.618 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=83)       1.175       1.793         nt_sys_rst_n     
 CLMA_30_137/RS                                                            f       u_led_disp/led_ddr_init_done/opit_0_inv/RS

 Data arrival time                                                   1.793         Logic Levels: 2  
                                                                                   Logic: 0.576ns(32.125%), Route: 1.217ns(67.875%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_top/u_rw_ctrl_128bit/init_addr[30]/opit_0_inv_A2Q1/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    0.483       0.525 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.525         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.093       0.618 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=83)       1.520       2.138         nt_sys_rst_n     
 CLMA_54_132/RS                                                            f       u_ddr3_top/u_rw_ctrl_128bit/init_addr[30]/opit_0_inv_A2Q1/RS

 Data arrival time                                                   2.138         Logic Levels: 2  
                                                                                   Logic: 0.576ns(26.941%), Route: 1.562ns(73.059%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_top/u_rw_ctrl_128bit/init_addr[31]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    0.483       0.525 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.525         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.093       0.618 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=83)       1.520       2.138         nt_sys_rst_n     
 CLMA_54_132/RS                                                            f       u_ddr3_top/u_rw_ctrl_128bit/init_addr[31]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   2.138         Logic Levels: 2  
                                                                                   Logic: 0.576ns(26.941%), Route: 1.562ns(73.059%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_62_144/CLKB[0]      u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_62_144/CLKB[0]      u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           High Pulse Width  DRM_62_164/CLKB[0]      u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.625       5.000           3.375           High Pulse Width  HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 1.625       5.000           3.375           Low Pulse Width   HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 4.102       5.000           0.898           Low Pulse Width   DRM_62_144/CLKA[0]      u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.750       10.000          4.250           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 5.750       10.000          4.250           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_38_101/CLK         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/IOCLK
====================================================================================================

{sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.820       2.500           1.680           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.820       2.500           1.680           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr_test/rd_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.913
  Launch Clock Delay      :  3.383
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.402       3.383         ntclkbufg_2      
 CLMS_54_81/CLK                                                            r       u_ddr_test/rd_en/opit_0_inv_L5Q_perm/CLK

 CLMS_54_81/Q0                     tco                   0.198       3.581 f       u_ddr_test/rd_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       1.574       5.155         rd_en            
                                                         0.212       5.367 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/Cout
                                                         0.000       5.367         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1129
 CLMA_66_148/COUT                  td                    0.080       5.447 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.447         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1131
                                                         0.052       5.499 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/Cout
                                                         0.000       5.499         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1133
 CLMA_66_152/COUT                  td                    0.080       5.579 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.579         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1135
                                                         0.052       5.631 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_A2Q21/Cout
                                                         0.000       5.631         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1137
 CLMA_66_156/Y3                    td                    0.292       5.923 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_A2Q21/Y1
                                   net (fanout=3)        0.493       6.416         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [11]
                                                         0.293       6.709 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_4/gateop_A2/Cout
                                                         0.000       6.709         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [10]
 CLMA_58_153/Y2                    td                    0.100       6.809 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.167       6.976         _N6              
 CLMA_58_153/M0                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                   6.976         Logic Levels: 4  
                                                                                   Logic: 1.359ns(37.824%), Route: 2.234ns(62.176%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.208      22.913         ntclkbufg_2      
 CLMA_58_153/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.276      23.189                          
 clock uncertainty                                      -0.050      23.139                          

 Setup time                                             -0.026      23.113                          

 Data required time                                                 23.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.113                          
 Data arrival time                                                   6.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.907
  Launch Clock Delay      :  3.392
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.411       3.392         ntclkbufg_2      
 CLMA_70_76/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK

 CLMA_70_76/Q1                     tco                   0.200       3.592 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/Q
                                   net (fanout=4)        0.337       3.929         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2 [9]
 CLMA_66_80/Y1                     td                    0.289       4.218 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_4/gateop_perm/Z
                                   net (fanout=5)        0.630       4.848         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [6]
 CLMS_54_73/Y3                     td                    0.129       4.977 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_5/gateop_perm/Z
                                   net (fanout=2)        0.454       5.431         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [5]
 CLMA_58_69/Y1                     td                    0.160       5.591 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_9/gateop_perm/Z
                                   net (fanout=2)        0.617       6.208         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [1]
 CLMA_66_72/COUT                   td                    0.250       6.458 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.458         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                                         0.052       6.510 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                                         0.000       6.510         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMA_66_76/Y2                     td                    0.151       6.661 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.343       7.004         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMA_66_80/A4                                                             r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.004         Logic Levels: 5  
                                                                                   Logic: 1.231ns(34.081%), Route: 2.381ns(65.919%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.202      22.907         ntclkbufg_2      
 CLMA_66_80/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.446      23.353                          
 clock uncertainty                                      -0.050      23.303                          

 Setup time                                             -0.068      23.235                          

 Data required time                                                 23.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.235                          
 Data arrival time                                                   7.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_ddr_test/error_flag/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.943
  Launch Clock Delay      :  3.381
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.400       3.381         ntclkbufg_2      
 DRM_62_188/CLKB[0]                                                        r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_188/QB0[1]                 tco                   1.780       5.161 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        0.862       6.023         rd_data[5]       
 CLMA_58_128/COUT                  td                    0.333       6.356 r       u_ddr_test/N63.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.356         u_ddr_test/N63.co [6]
                                                         0.052       6.408 f       u_ddr_test/N63.eq_4/gateop_A2/Cout
                                                         0.000       6.408         u_ddr_test/N63.co [10]
 CLMA_58_132/Y3                    td                    0.260       6.668 r       u_ddr_test/N63.eq_6/gateop_A2/Y1
                                   net (fanout=1)        0.347       7.015         _N0              
 CLMA_58_124/A4                                                            r       u_ddr_test/error_flag/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.015         Logic Levels: 2  
                                                                                   Logic: 2.425ns(66.731%), Route: 1.209ns(33.269%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.238      22.943         ntclkbufg_2      
 CLMA_58_124/CLK                                                           r       u_ddr_test/error_flag/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.446      23.389                          
 clock uncertainty                                      -0.050      23.339                          

 Setup time                                             -0.068      23.271                          

 Data required time                                                 23.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.271                          
 Data arrival time                                                   7.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.419
  Launch Clock Delay      :  2.932
  Clock Pessimism Removal :  -0.486
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.227       2.932         ntclkbufg_2      
 CLMA_66_140/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK

 CLMA_66_140/Q3                    tco                   0.185       3.117 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/Q
                                   net (fanout=1)        0.130       3.247         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [2]
 CLMA_66_140/CD                                                            f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/D

 Data arrival time                                                   3.247         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.438       3.419         ntclkbufg_2      
 CLMA_66_140/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK
 clock pessimism                                        -0.486       2.933                          
 clock uncertainty                                       0.000       2.933                          

 Hold time                                               0.026       2.959                          

 Data required time                                                  2.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.959                          
 Data arrival time                                                   3.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_test/rd_cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr_test/rd_cnt_d0[10]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.426
  Launch Clock Delay      :  2.939
  Clock Pessimism Removal :  -0.459
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.234       2.939         ntclkbufg_2      
 CLMA_58_129/CLK                                                           r       u_ddr_test/rd_cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_58_129/Q2                    tco                   0.186       3.125 r       u_ddr_test/rd_cnt[11]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.135       3.260         u_ddr_test/rd_cnt [10]
 CLMA_58_128/M3                                                            r       u_ddr_test/rd_cnt_d0[10]/opit_0_inv/D

 Data arrival time                                                   3.260         Logic Levels: 0  
                                                                                   Logic: 0.186ns(57.944%), Route: 0.135ns(42.056%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.445       3.426         ntclkbufg_2      
 CLMA_58_128/CLK                                                           r       u_ddr_test/rd_cnt_d0[10]/opit_0_inv/CLK
 clock pessimism                                        -0.459       2.967                          
 clock uncertainty                                       0.000       2.967                          

 Hold time                                              -0.002       2.965                          

 Data required time                                                  2.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.965                          
 Data arrival time                                                   3.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.295                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr_test/rd_cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr_test/rd_cnt_d0[12]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.422
  Launch Clock Delay      :  2.935
  Clock Pessimism Removal :  -0.459
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.230       2.935         ntclkbufg_2      
 CLMA_58_133/CLK                                                           r       u_ddr_test/rd_cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_58_133/Q0                    tco                   0.186       3.121 r       u_ddr_test/rd_cnt[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.136       3.257         u_ddr_test/rd_cnt [12]
 CLMA_58_132/M1                                                            r       u_ddr_test/rd_cnt_d0[12]/opit_0_inv/D

 Data arrival time                                                   3.257         Logic Levels: 0  
                                                                                   Logic: 0.186ns(57.764%), Route: 0.136ns(42.236%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.441       3.422         ntclkbufg_2      
 CLMA_58_132/CLK                                                           r       u_ddr_test/rd_cnt_d0[12]/opit_0_inv/CLK
 clock pessimism                                        -0.459       2.963                          
 clock uncertainty                                       0.000       2.963                          

 Hold time                                              -0.002       2.961                          

 Data required time                                                  2.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.961                          
 Data arrival time                                                   3.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.928
  Launch Clock Delay      :  6.394
  Clock Pessimism Removal :  0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      10.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078      11.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202      14.232         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.376      14.608 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.352      14.960         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      14.960 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.434      16.394         ntclkbufg_1      
 CLMA_66_144/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_66_144/Q3                    tco                   0.200      16.594 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.590      17.184         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMS_66_145/M0                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  17.184         Logic Levels: 0  
                                                                                   Logic: 0.200ns(25.316%), Route: 0.590ns(74.684%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.223      22.928         ntclkbufg_2      
 CLMS_66_145/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.125      23.053                          
 clock uncertainty                                      -0.050      23.003                          

 Setup time                                             -0.026      22.977                          

 Data required time                                                 22.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.977                          
 Data arrival time                                                  17.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.793                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.932
  Launch Clock Delay      :  6.394
  Clock Pessimism Removal :  0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      10.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078      11.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202      14.232         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.376      14.608 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.352      14.960         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      14.960 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.434      16.394         ntclkbufg_1      
 CLMA_66_144/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_66_144/Q1                    tco                   0.198      16.592 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.496      17.088         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_66_140/M2                                                            f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  17.088         Logic Levels: 0  
                                                                                   Logic: 0.198ns(28.530%), Route: 0.496ns(71.470%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.227      22.932         ntclkbufg_2      
 CLMA_66_140/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.125      23.057                          
 clock uncertainty                                      -0.050      23.007                          

 Setup time                                             -0.034      22.973                          

 Data required time                                                 22.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.973                          
 Data arrival time                                                  17.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.885                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.889
  Launch Clock Delay      :  6.352
  Clock Pessimism Removal :  0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      10.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078      11.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202      14.232         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.376      14.608 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.352      14.960         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      14.960 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.392      16.352         ntclkbufg_1      
 CLMA_58_69/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_58_69/Q2                     tco                   0.200      16.552 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.485      17.037         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_66_56/AD                                                             r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  17.037         Logic Levels: 0  
                                                                                   Logic: 0.200ns(29.197%), Route: 0.485ns(70.803%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.184      22.889         ntclkbufg_2      
 CLMA_66_56/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.125      23.014                          
 clock uncertainty                                      -0.050      22.964                          

 Setup time                                             -0.001      22.963                          

 Data required time                                                 22.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.963                          
 Data arrival time                                                  17.037                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.926                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.369
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      20.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      23.736         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.321      24.057 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.300      24.357         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      24.357 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.182      25.539         ntclkbufg_1      
 CLMA_58_53/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_58_53/Q0                     tco                   0.185      25.724 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.112      25.836         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_58_65/AD                                                             f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  25.836         Logic Levels: 0  
                                                                                   Logic: 0.185ns(62.290%), Route: 0.112ns(37.710%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      21.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.388      23.369         ntclkbufg_2      
 CLMA_58_65/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.125      23.244                          
 clock uncertainty                                       0.050      23.294                          

 Hold time                                               0.027      23.321                          

 Data required time                                                 23.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.321                          
 Data arrival time                                                  25.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.515                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.409
  Launch Clock Delay      :  5.570
  Clock Pessimism Removal :  -0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      20.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      23.736         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.321      24.057 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.300      24.357         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      24.357 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.213      25.570         ntclkbufg_1      
 CLMA_70_156/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_70_156/Q3                    tco                   0.186      25.756 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.142      25.898         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMA_70_153/M3                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  25.898         Logic Levels: 0  
                                                                                   Logic: 0.186ns(56.707%), Route: 0.142ns(43.293%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      21.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.428      23.409         ntclkbufg_2      
 CLMA_70_153/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.125      23.284                          
 clock uncertainty                                       0.050      23.334                          

 Hold time                                              -0.002      23.332                          

 Data required time                                                 23.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.332                          
 Data arrival time                                                  25.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.566                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.419
  Launch Clock Delay      :  5.580
  Clock Pessimism Removal :  -0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      20.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      23.736         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.321      24.057 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.300      24.357         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      24.357 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.223      25.580         ntclkbufg_1      
 CLMA_66_144/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_66_144/Q2                    tco                   0.185      25.765 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.223      25.988         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMA_66_140/AD                                                            f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  25.988         Logic Levels: 0  
                                                                                   Logic: 0.185ns(45.343%), Route: 0.223ns(54.657%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      21.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.438      23.419         ntclkbufg_2      
 CLMA_66_140/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.125      23.294                          
 clock uncertainty                                       0.050      23.344                          

 Hold time                                               0.027      23.371                          

 Data required time                                                 23.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.371                          
 Data arrival time                                                  25.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_led_disp/init_done_d0/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.931
  Launch Clock Delay      :  6.364
  Clock Pessimism Removal :  0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.406       6.364         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.200       6.564 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.767       7.331         ddr_init_done    
 CLMA_30_113/CE                                                            r       u_led_disp/init_done_d0/opit_0_inv/CE

 Data arrival time                                                   7.331         Logic Levels: 0  
                                                                                   Logic: 0.200ns(20.683%), Route: 0.767ns(79.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.226      22.931         ntclkbufg_2      
 CLMA_30_113/CLK                                                           r       u_led_disp/init_done_d0/opit_0_inv/CLK
 clock pessimism                                         0.125      23.056                          
 clock uncertainty                                      -0.050      23.006                          

 Setup time                                             -0.213      22.793                          

 Data required time                                                 22.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.793                          
 Data arrival time                                                   7.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_led_disp/init_done_d1/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.931
  Launch Clock Delay      :  6.364
  Clock Pessimism Removal :  0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.406       6.364         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.200       6.564 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.767       7.331         ddr_init_done    
 CLMA_30_113/CE                                                            r       u_led_disp/init_done_d1/opit_0_inv/CE

 Data arrival time                                                   7.331         Logic Levels: 0  
                                                                                   Logic: 0.200ns(20.683%), Route: 0.767ns(79.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.226      22.931         ntclkbufg_2      
 CLMA_30_113/CLK                                                           r       u_led_disp/init_done_d1/opit_0_inv/CLK
 clock pessimism                                         0.125      23.056                          
 clock uncertainty                                      -0.050      23.006                          

 Setup time                                             -0.213      22.793                          

 Data required time                                                 22.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.793                          
 Data arrival time                                                   7.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr_test/init_done_d0/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  6.364
  Clock Pessimism Removal :  0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.406       6.364         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.200       6.564 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.431       6.995         ddr_init_done    
 CLMA_42_81/M0                                                             r       u_ddr_test/init_done_d0/opit_0_inv/D

 Data arrival time                                                   6.995         Logic Levels: 0  
                                                                                   Logic: 0.200ns(31.696%), Route: 0.431ns(68.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.182      22.887         ntclkbufg_2      
 CLMA_42_81/CLK                                                            r       u_ddr_test/init_done_d0/opit_0_inv/CLK
 clock pessimism                                         0.125      23.012                          
 clock uncertainty                                      -0.050      22.962                          

 Setup time                                             -0.026      22.936                          

 Data required time                                                 22.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.936                          
 Data arrival time                                                   6.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.941                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr_test/init_done_d0/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.373
  Launch Clock Delay      :  5.551
  Clock Pessimism Removal :  -0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.196       5.551         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.186       5.737 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.366       6.103         ddr_init_done    
 CLMA_42_81/M0                                                             r       u_ddr_test/init_done_d0/opit_0_inv/D

 Data arrival time                                                   6.103         Logic Levels: 0  
                                                                                   Logic: 0.186ns(33.696%), Route: 0.366ns(66.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.392       3.373         ntclkbufg_2      
 CLMA_42_81/CLK                                                            r       u_ddr_test/init_done_d0/opit_0_inv/CLK
 clock pessimism                                        -0.125       3.248                          
 clock uncertainty                                       0.050       3.298                          

 Hold time                                              -0.002       3.296                          

 Data required time                                                  3.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.296                          
 Data arrival time                                                   6.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.807                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_led_disp/init_done_d0/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.418
  Launch Clock Delay      :  5.551
  Clock Pessimism Removal :  -0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.196       5.551         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.186       5.737 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.610       6.347         ddr_init_done    
 CLMA_30_113/CE                                                            r       u_led_disp/init_done_d0/opit_0_inv/CE

 Data arrival time                                                   6.347         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.367%), Route: 0.610ns(76.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.437       3.418         ntclkbufg_2      
 CLMA_30_113/CLK                                                           r       u_led_disp/init_done_d0/opit_0_inv/CLK
 clock pessimism                                        -0.125       3.293                          
 clock uncertainty                                       0.050       3.343                          

 Hold time                                              -0.154       3.189                          

 Data required time                                                  3.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.189                          
 Data arrival time                                                   6.347                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_led_disp/init_done_d1/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.418
  Launch Clock Delay      :  5.551
  Clock Pessimism Removal :  -0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.196       5.551         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.186       5.737 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.610       6.347         ddr_init_done    
 CLMA_30_113/CE                                                            r       u_led_disp/init_done_d1/opit_0_inv/CE

 Data arrival time                                                   6.347         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.367%), Route: 0.610ns(76.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.437       3.418         ntclkbufg_2      
 CLMA_30_113/CLK                                                           r       u_led_disp/init_done_d1/opit_0_inv/CLK
 clock pessimism                                        -0.125       3.293                          
 clock uncertainty                                       0.050       3.343                          

 Hold time                                              -0.154       3.189                          

 Data required time                                                  3.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.189                          
 Data arrival time                                                   6.347                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.158                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_rw_ctrl_128bit/axi_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_0
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.560
  Launch Clock Delay      :  6.355
  Clock Pessimism Removal :  0.603
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.376       4.608 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.352       4.960         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       4.960 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.395       6.355         ntclkbufg_1      
 CLMS_46_81/CLK                                                            r       u_ddr3_top/u_rw_ctrl_128bit/axi_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMS_46_81/Q0                     tco                   0.198       6.553 f       u_ddr3_top/u_rw_ctrl_128bit/axi_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.305       7.858         u_ddr3_top/axi_arvalid
 HMEMC_16_1/SRB_IOL46_CLK_SYS                                              f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_0

 Data arrival time                                                   7.858         Logic Levels: 0  
                                                                                   Logic: 0.198ns(13.174%), Route: 1.305ns(86.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      10.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      13.736         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.321      14.057 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.300      14.357         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      14.357 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.203      15.560         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.603      16.163                          
 clock uncertainty                                      -0.150      16.013                          

 Setup time                                             -4.887      11.126                          

 Data required time                                                 11.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.126                          
 Data arrival time                                                   7.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_rw_ctrl_128bit/axi_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.560
  Launch Clock Delay      :  6.366
  Clock Pessimism Removal :  0.603
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.376       4.608 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.352       4.960         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       4.960 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.406       6.366         ntclkbufg_1      
 CLMA_30_84/CLK                                                            r       u_ddr3_top/u_rw_ctrl_128bit/axi_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_30_84/Q0                     tco                   0.198       6.564 f       u_ddr3_top/u_rw_ctrl_128bit/axi_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.206       7.770         u_ddr3_top/axi_awvalid
 HMEMC_16_1/SRB_IOL57_LRS                                                  f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0

 Data arrival time                                                   7.770         Logic Levels: 0  
                                                                                   Logic: 0.198ns(14.103%), Route: 1.206ns(85.897%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      10.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      13.736         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.321      14.057 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.300      14.357         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      14.357 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.203      15.560         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.603      16.163                          
 clock uncertainty                                      -0.150      16.013                          

 Setup time                                             -4.939      11.074                          

 Data required time                                                 11.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.074                          
 Data arrival time                                                   7.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_rw_ctrl_128bit/axi_wvalid/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WVALID_0
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.560
  Launch Clock Delay      :  6.376
  Clock Pessimism Removal :  0.603
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.376       4.608 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.352       4.960         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       4.960 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.416       6.376         ntclkbufg_1      
 CLMA_50_97/CLK                                                            r       u_ddr3_top/u_rw_ctrl_128bit/axi_wvalid/opit_0_inv_MUX4TO1Q/CLK

 CLMA_50_97/Q0                     tco                   0.198       6.574 f       u_ddr3_top/u_rw_ctrl_128bit/axi_wvalid/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=7)        0.945       7.519         u_ddr3_top/axi_wvalid
 HMEMC_16_1/SRB_IOL49_IODLY_CTRL[2]
                                                                           f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WVALID_0

 Data arrival time                                                   7.519         Logic Levels: 0  
                                                                                   Logic: 0.198ns(17.323%), Route: 0.945ns(82.677%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      10.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      13.736         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.321      14.057 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.300      14.357         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      14.357 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.203      15.560         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.603      16.163                          
 clock uncertainty                                      -0.150      16.013                          

 Setup time                                             -4.969      11.044                          

 Data required time                                                 11.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.044                          
 Data arrival time                                                   7.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/ADA0[7]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.408
  Launch Clock Delay      :  5.583
  Clock Pessimism Removal :  -0.603
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.321       4.057 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.300       4.357         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       4.357 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.226       5.583         ntclkbufg_1      
 CLMA_70_144/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/CLK

 CLMA_70_144/Q2                    tco                   0.185       5.768 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/Q0
                                   net (fanout=12)       0.363       6.131         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/wr_addr [3]
 DRM_62_104/ADA0[7]                                                        f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/ADA0[7]

 Data arrival time                                                   6.131         Logic Levels: 0  
                                                                                   Logic: 0.185ns(33.759%), Route: 0.363ns(66.241%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.376       4.608 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.352       4.960         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       4.960 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.448       6.408         ntclkbufg_1      
 DRM_62_104/CLKA[0]                                                        r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.603       5.805                          
 clock uncertainty                                       0.000       5.805                          

 Hold time                                               0.060       5.865                          

 Data required time                                                  5.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.865                          
 Data arrival time                                                   6.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.366
  Launch Clock Delay      :  5.553
  Clock Pessimism Removal :  -0.786
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.321       4.057 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.300       4.357         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       4.357 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.196       5.553         ntclkbufg_1      
 CLMA_70_72/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK

 CLMA_70_72/Q3                     tco                   0.186       5.739 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/Q
                                   net (fanout=1)        0.130       5.869         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr1 [5]
 CLMA_70_73/M1                                                             r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/D

 Data arrival time                                                   5.869         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.861%), Route: 0.130ns(41.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.376       4.608 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.352       4.960         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       4.960 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.406       6.366         ntclkbufg_1      
 CLMA_70_73/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                        -0.786       5.580                          
 clock uncertainty                                       0.000       5.580                          

 Hold time                                              -0.002       5.578                          

 Data required time                                                  5.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.578                          
 Data arrival time                                                   5.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.375
  Launch Clock Delay      :  5.562
  Clock Pessimism Removal :  -0.786
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.321       4.057 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.300       4.357         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       4.357 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.205       5.562         ntclkbufg_1      
 CLMA_70_80/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK

 CLMA_70_80/Q1                     tco                   0.186       5.748 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/Q
                                   net (fanout=1)        0.131       5.879         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr1 [11]
 CLMA_70_81/M3                                                             r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/D

 Data arrival time                                                   5.879         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.675%), Route: 0.131ns(41.325%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.376       4.608 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.352       4.960         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       4.960 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.415       6.375         ntclkbufg_1      
 CLMA_70_81/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/CLK
 clock pessimism                                        -0.786       5.589                          
 clock uncertainty                                       0.000       5.589                          

 Hold time                                              -0.002       5.587                          

 Data required time                                                  5.587                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.587                          
 Data arrival time                                                   5.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.557
  Launch Clock Delay      :  3.392
  Clock Pessimism Removal :  0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.411       3.392         ntclkbufg_2      
 CLMA_70_76/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_70_76/Q2                     tco                   0.198       3.590 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)       10.663      14.253         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_70_77/M2                                                             f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  14.253         Logic Levels: 0  
                                                                                   Logic: 0.198ns(1.823%), Route: 10.663ns(98.177%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      10.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      13.736         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.321      14.057 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.300      14.357         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      14.357 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.200      15.557         ntclkbufg_1      
 CLMA_70_77/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.125      15.682                          
 clock uncertainty                                      -0.150      15.532                          

 Setup time                                             -0.034      15.498                          

 Data required time                                                 15.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.498                          
 Data arrival time                                                  14.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.567
  Launch Clock Delay      :  3.393
  Clock Pessimism Removal :  0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.412       3.393         ntclkbufg_2      
 CLMS_66_81/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMS_66_81/Q1                     tco                   0.198       3.591 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        8.395      11.986         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_78_76/M3                                                             f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  11.986         Logic Levels: 0  
                                                                                   Logic: 0.198ns(2.304%), Route: 8.395ns(97.696%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      10.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      13.736         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.321      14.057 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.300      14.357         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      14.357 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.210      15.567         ntclkbufg_1      
 CLMA_78_76/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.125      15.692                          
 clock uncertainty                                      -0.150      15.542                          

 Setup time                                             -0.034      15.508                          

 Data required time                                                 15.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.508                          
 Data arrival time                                                  11.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.522                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.574
  Launch Clock Delay      :  3.405
  Clock Pessimism Removal :  0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.424       3.405         ntclkbufg_2      
 CLMA_70_157/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_70_157/Q1                    tco                   0.198       3.603 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        7.666      11.269         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_86_156/M3                                                            f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  11.269         Logic Levels: 0  
                                                                                   Logic: 0.198ns(2.518%), Route: 7.666ns(97.482%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      10.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      13.736         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.321      14.057 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.300      14.357         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      14.357 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.217      15.574         ntclkbufg_1      
 CLMA_86_156/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.125      15.699                          
 clock uncertainty                                      -0.150      15.549                          

 Setup time                                             -0.034      15.515                          

 Data required time                                                 15.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.515                          
 Data arrival time                                                  11.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.355  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.398
  Launch Clock Delay      :  2.918
  Clock Pessimism Removal :  -0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.213       2.918         ntclkbufg_2      
 CLMA_70_157/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_70_157/Q3                    tco                   0.186       3.104 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.200       6.304         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMS_78_153/M1                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                   6.304         Logic Levels: 0  
                                                                                   Logic: 0.186ns(5.493%), Route: 3.200ns(94.507%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.376       4.608 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.352       4.960         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       4.960 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.438       6.398         ntclkbufg_1      
 CLMS_78_153/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.125       6.273                          
 clock uncertainty                                       0.150       6.423                          

 Hold time                                              -0.002       6.421                          

 Data required time                                                  6.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.421                          
 Data arrival time                                                   6.304                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.366
  Launch Clock Delay      :  2.905
  Clock Pessimism Removal :  -0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.200       2.905         ntclkbufg_2      
 CLMA_70_76/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_70_76/Q0                     tco                   0.186       3.091 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.484       6.575         u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_70_72/M3                                                             r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   6.575         Logic Levels: 0  
                                                                                   Logic: 0.186ns(5.068%), Route: 3.484ns(94.932%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.376       4.608 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.352       4.960         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       4.960 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.406       6.366         ntclkbufg_1      
 CLMA_70_72/CLK                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.125       6.241                          
 clock uncertainty                                       0.150       6.391                          

 Hold time                                              -0.002       6.389                          

 Data required time                                                  6.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.389                          
 Data arrival time                                                   6.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.391
  Launch Clock Delay      :  2.920
  Clock Pessimism Removal :  -0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.215       2.920         ntclkbufg_2      
 CLMS_66_153/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_66_153/Q0                    tco                   0.186       3.106 r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.651       6.757         u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_82_157/M2                                                            r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   6.757         Logic Levels: 0  
                                                                                   Logic: 0.186ns(4.848%), Route: 3.651ns(95.152%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.376       4.608 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.352       4.960         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       4.960 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.431       6.391         ntclkbufg_1      
 CLMA_82_157/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.125       6.266                          
 clock uncertainty                                       0.150       6.416                          

 Hold time                                              -0.002       6.414                          

 Data required time                                                  6.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.414                          
 Data arrival time                                                   6.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_rw_ctrl_128bit/init_start/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.552
  Launch Clock Delay      :  6.364
  Clock Pessimism Removal :  0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.406       6.364         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.198       6.562 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        1.120       7.682         ddr_init_done    
 CLMA_42_92/A4                                                             f       u_ddr3_top/u_rw_ctrl_128bit/init_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.682         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.023%), Route: 1.120ns(84.977%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      10.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      13.736         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.321      14.057 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.300      14.357         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      14.357 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.195      15.552         ntclkbufg_1      
 CLMA_42_92/CLK                                                            r       u_ddr3_top/u_rw_ctrl_128bit/init_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.496      16.048                          
 clock uncertainty                                      -0.150      15.898                          

 Setup time                                             -0.078      15.820                          

 Data required time                                                 15.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.820                          
 Data arrival time                                                   7.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_rw_ctrl_128bit/init_start/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.365
  Launch Clock Delay      :  5.551
  Clock Pessimism Removal :  -0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.196       5.551         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.186       5.737 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.914       6.651         ddr_init_done    
 CLMA_42_92/A4                                                             r       u_ddr3_top/u_rw_ctrl_128bit/init_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.651         Logic Levels: 0  
                                                                                   Logic: 0.186ns(16.909%), Route: 0.914ns(83.091%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.376       4.608 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.352       4.960         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       4.960 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.405       6.365         ntclkbufg_1      
 CLMA_42_92/CLK                                                            r       u_ddr3_top/u_rw_ctrl_128bit/init_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.496       5.869                          
 clock uncertainty                                       0.150       6.019                          

 Hold time                                              -0.035       5.984                          

 Data required time                                                  5.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.984                          
 Data arrival time                                                   6.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.667                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWRITE
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.584
  Launch Clock Delay      :  6.375
  Clock Pessimism Removal :  0.773
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.417       6.375         ntclkbufg_0      
 CLMS_38_101/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_101/Q1                    tco                   0.200       6.575 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=141)      1.082       7.657         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [1]
 CLMA_46_64/Y0                     td                    0.297       7.954 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_12/gateop_perm/Z
                                   net (fanout=37)       0.588       8.542         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N3904
 CLMA_38_80/Y3                     td                    0.273       8.815 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N69/gateop_perm/Z
                                   net (fanout=1)        1.268      10.083         u_ddr3_top/u_ddr3_ip/ddrc_pwrite
 HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                            f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWRITE

 Data arrival time                                                  10.083         Logic Levels: 2  
                                                                                   Logic: 0.770ns(20.766%), Route: 2.938ns(79.234%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      20.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      23.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319      24.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      24.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.229      25.584         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.773      26.357                          
 clock uncertainty                                      -0.150      26.207                          

 Setup time                                             -2.158      24.049                          

 Data required time                                                 24.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.049                          
 Data arrival time                                                  10.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.966                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[7]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.584
  Launch Clock Delay      :  6.375
  Clock Pessimism Removal :  0.773
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.417       6.375         ntclkbufg_0      
 CLMS_38_101/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_101/Q1                    tco                   0.200       6.575 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=141)      1.082       7.657         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [1]
 CLMA_46_64/Y0                     td                    0.297       7.954 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_12/gateop_perm/Z
                                   net (fanout=37)       0.472       8.426         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N3904
 CLMA_38_80/Y0                     td                    0.163       8.589 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_6/gateop_perm/Z
                                   net (fanout=11)       0.602       9.191         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N3338
 CLMA_30_93/Y3                     td                    0.207       9.398 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[7]_4/gateop_perm/Z
                                   net (fanout=1)        1.570      10.968         u_ddr3_top/u_ddr3_ip/ddrc_pwdata [7]
 HMEMC_16_1/SRB_IOL3_TX_DATA[6]                                            f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[7]

 Data arrival time                                                  10.968         Logic Levels: 3  
                                                                                   Logic: 0.867ns(18.877%), Route: 3.726ns(81.123%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      20.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      23.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319      24.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      24.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.229      25.584         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.773      26.357                          
 clock uncertainty                                      -0.150      26.207                          

 Setup time                                             -0.729      25.478                          

 Data required time                                                 25.478                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.478                          
 Data arrival time                                                  10.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[31]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.584
  Launch Clock Delay      :  6.375
  Clock Pessimism Removal :  0.773
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.417       6.375         ntclkbufg_0      
 CLMS_38_101/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_101/Q1                    tco                   0.200       6.575 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=141)      1.082       7.657         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [1]
 CLMA_46_64/Y0                     td                    0.297       7.954 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_12/gateop_perm/Z
                                   net (fanout=37)       0.472       8.426         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N3904
 CLMA_38_80/Y0                     td                    0.183       8.609 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_6/gateop_perm/Z
                                   net (fanout=11)       0.592       9.201         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N3338
 CLMA_26_96/Y3                     td                    0.273       9.474 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[31]/gateop_perm/Z
                                   net (fanout=1)        1.474      10.948         u_ddr3_top/u_ddr3_ip/ddrc_pwdata [31]
 HMEMC_16_1/SRB_IOL2_TX_DATA[1]                                            f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PWDATA[31]

 Data arrival time                                                  10.948         Logic Levels: 3  
                                                                                   Logic: 0.953ns(20.840%), Route: 3.620ns(79.160%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      20.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      23.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319      24.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      24.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.229      25.584         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.773      26.357                          
 clock uncertainty                                      -0.150      26.207                          

 Setup time                                             -0.365      25.842                          

 Data required time                                                 25.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.842                          
 Data arrival time                                                  10.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.894                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.394
  Launch Clock Delay      :  5.584
  Clock Pessimism Removal :  -0.603
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.229       5.584         ntclkbufg_0      
 CLMA_82_96/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_96/Q0                     tco                   0.185       5.769 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.219       5.988         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt [0]
 CLMA_86_96/A0                                                             f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   5.988         Logic Levels: 0  
                                                                                   Logic: 0.185ns(45.792%), Route: 0.219ns(54.208%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.436       6.394         ntclkbufg_0      
 CLMA_86_96/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.603       5.791                          
 clock uncertainty                                       0.000       5.791                          

 Hold time                                              -0.065       5.726                          

 Data required time                                                  5.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.726                          
 Data arrival time                                                   5.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.336
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  -0.812
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.168       5.523         ntclkbufg_0      
 CLMA_38_180/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/CLK

 CLMA_38_180/Q1                    tco                   0.185       5.708 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/Q
                                   net (fanout=1)        0.130       5.838         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [3]
 CLMA_38_180/AD                                                            f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/D

 Data arrival time                                                   5.838         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.378       6.336         ntclkbufg_0      
 CLMA_38_180/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/CLK
 clock pessimism                                        -0.812       5.524                          
 clock uncertainty                                       0.000       5.524                          

 Hold time                                               0.027       5.551                          

 Data required time                                                  5.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.551                          
 Data arrival time                                                   5.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.393
  Launch Clock Delay      :  5.580
  Clock Pessimism Removal :  -0.603
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.225       5.580         ntclkbufg_0      
 CLMA_86_96/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_86_96/Q0                     tco                   0.185       5.765 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.273       6.038         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt [1]
 CLMA_82_93/D4                                                             f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.038         Logic Levels: 0  
                                                                                   Logic: 0.185ns(40.393%), Route: 0.273ns(59.607%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.435       6.393         ntclkbufg_0      
 CLMA_82_93/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.603       5.790                          
 clock uncertainty                                       0.000       5.790                          

 Hold time                                              -0.044       5.746                          

 Data required time                                                  5.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.746                          
 Data arrival time                                                   6.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.806  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.563
  Launch Clock Delay      :  5.253
  Clock Pessimism Removal :  0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078      16.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202      19.232         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.386      19.618 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      20.019         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      20.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.253         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.253         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.235      21.488 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.575      23.063         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_58_93/C3                                                             r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  23.063         Logic Levels: 0  
                                                                                   Logic: 1.235ns(43.950%), Route: 1.575ns(56.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      20.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      23.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319      24.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      24.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.208      25.563         ntclkbufg_0      
 CLMA_58_93/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.496      26.059                          
 clock uncertainty                                      -0.150      25.909                          

 Setup time                                             -0.213      25.696                          

 Data required time                                                 25.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.696                          
 Data arrival time                                                  23.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.559
  Launch Clock Delay      :  5.253
  Clock Pessimism Removal :  0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078      16.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202      19.232         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.386      19.618 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      20.019         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      20.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.253         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.253         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.235      21.488 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        1.695      23.183         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMS_26_89/M2                                                             f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  23.183         Logic Levels: 0  
                                                                                   Logic: 1.235ns(42.150%), Route: 1.695ns(57.850%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      20.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      23.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319      24.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      24.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.204      25.559         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                         0.496      26.055                          
 clock uncertainty                                      -0.150      25.905                          

 Setup time                                             -0.034      25.871                          

 Data required time                                                 25.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.871                          
 Data arrival time                                                  23.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.688                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.806  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.563
  Launch Clock Delay      :  5.253
  Clock Pessimism Removal :  0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078      16.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202      19.232         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.386      19.618 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      20.019         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      20.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.253         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.253         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.235      21.488 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.926      22.414         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_66_88/Y0                     td                    0.125      22.539 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N100_4/gateop_perm/Z
                                   net (fanout=4)        0.426      22.965         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N100
 CLMA_58_93/CE                                                             r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.965         Logic Levels: 1  
                                                                                   Logic: 1.360ns(50.147%), Route: 1.352ns(49.853%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      20.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      23.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319      24.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      24.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.208      25.563         ntclkbufg_0      
 CLMA_58_93/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.496      26.059                          
 clock uncertainty                                      -0.150      25.909                          

 Setup time                                             -0.213      25.696                          

 Data required time                                                 25.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.696                          
 Data arrival time                                                  22.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.731                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.377
  Launch Clock Delay      :  4.607
  Clock Pessimism Removal :  -0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      20.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      23.736         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.329      24.065 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      24.407         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      24.607 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.607         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.607 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.607         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   0.967      25.574 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.714      26.288         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_58_93/B4                                                             f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.288         Logic Levels: 0  
                                                                                   Logic: 0.967ns(57.525%), Route: 0.714ns(42.475%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078      21.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202      24.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374      24.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.419      26.377         ntclkbufg_0      
 CLMA_58_93/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.496      25.881                          
 clock uncertainty                                       0.150      26.031                          

 Hold time                                              -0.045      25.986                          

 Data required time                                                 25.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.986                          
 Data arrival time                                                  26.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.373
  Launch Clock Delay      :  4.607
  Clock Pessimism Removal :  -0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      20.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      23.736         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.329      24.065 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      24.407         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      24.607 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.607         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.607 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.607         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.927      25.534 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.786      26.320         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_30_92/C4                                                             r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.320         Logic Levels: 0  
                                                                                   Logic: 0.927ns(54.116%), Route: 0.786ns(45.884%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078      21.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202      24.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374      24.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.415      26.373         ntclkbufg_0      
 CLMA_30_92/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.496      25.877                          
 clock uncertainty                                       0.150      26.027                          

 Hold time                                              -0.036      25.991                          

 Data required time                                                 25.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.991                          
 Data arrival time                                                  26.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.373
  Launch Clock Delay      :  4.607
  Clock Pessimism Removal :  -0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      20.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      23.736         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.329      24.065 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      24.407         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      24.607 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.607         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.607 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.607         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.927      25.534 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.786      26.320         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_30_92/D4                                                             r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.320         Logic Levels: 0  
                                                                                   Logic: 0.927ns(54.116%), Route: 0.786ns(45.884%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078      21.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202      24.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374      24.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.415      26.373         ntclkbufg_0      
 CLMA_30_92/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.496      25.877                          
 clock uncertainty                                       0.150      26.027                          

 Hold time                                              -0.036      25.991                          

 Data required time                                                 25.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.991                          
 Data arrival time                                                  26.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.664
  Launch Clock Delay      :  5.310
  Clock Pessimism Removal :  0.646
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.386       4.618 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       5.019         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       5.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       5.310         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.418       5.728 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.728         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.728         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       3.393 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       6.236         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.329       6.565 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.907         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       7.107 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       7.164         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.646       7.810                          
 clock uncertainty                                      -0.150       7.660                          

 Setup time                                             -0.062       7.598                          

 Data required time                                                  7.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.598                          
 Data arrival time                                                   5.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.664
  Launch Clock Delay      :  5.310
  Clock Pessimism Removal :  0.646
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.386       4.618 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       5.019         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       5.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       5.310         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.418       5.728 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.728         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.728         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       3.393 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       6.236         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.329       6.565 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.907         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       7.107 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       7.164         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.646       7.810                          
 clock uncertainty                                      -0.150       7.660                          

 Setup time                                             -0.062       7.598                          

 Data required time                                                  7.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.598                          
 Data arrival time                                                   5.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.664
  Launch Clock Delay      :  5.310
  Clock Pessimism Removal :  0.646
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.386       4.618 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       5.019         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       5.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       5.310         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.418       5.728 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.728         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.728         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       3.393 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       6.236         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.329       6.565 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.907         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       7.107 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       7.164         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.646       7.810                          
 clock uncertainty                                      -0.150       7.660                          

 Setup time                                             -0.062       7.598                          

 Data required time                                                  7.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.598                          
 Data arrival time                                                   5.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.330
  Launch Clock Delay      :  4.654
  Clock Pessimism Removal :  -0.646
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.329       4.065 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       4.407         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       4.607 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       4.654         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.339       4.993 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.993         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.993         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.386       4.618 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       5.019         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       5.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       5.330         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.646       4.684                          
 clock uncertainty                                       0.000       4.684                          

 Hold time                                              -0.034       4.650                          

 Data required time                                                  4.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.650                          
 Data arrival time                                                   4.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.330
  Launch Clock Delay      :  4.654
  Clock Pessimism Removal :  -0.646
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.329       4.065 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       4.407         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       4.607 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       4.654         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.339       4.993 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.993         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.993         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.386       4.618 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       5.019         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       5.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       5.330         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.646       4.684                          
 clock uncertainty                                       0.000       4.684                          

 Hold time                                              -0.034       4.650                          

 Data required time                                                  4.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.650                          
 Data arrival time                                                   4.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.330
  Launch Clock Delay      :  4.654
  Clock Pessimism Removal :  -0.646
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.329       4.065 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       4.407         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       4.607 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       4.654         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.339       4.993 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.993         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.993         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.386       4.618 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       5.019         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       5.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       5.330         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.646       4.684                          
 clock uncertainty                                       0.000       4.684                          

 Hold time                                              -0.034       4.650                          

 Data required time                                                  4.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.650                          
 Data arrival time                                                   4.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.607
  Launch Clock Delay      :  6.382
  Clock Pessimism Removal :  0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.424       6.382         ntclkbufg_0      
 CLMA_30_100/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_30_100/Q1                    tco                   0.200       6.582 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.564       7.146         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.146         Logic Levels: 0  
                                                                                   Logic: 0.200ns(26.178%), Route: 0.564ns(73.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       5.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       8.736         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.329       9.065 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       9.407         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       9.607 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.607         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.607 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.607         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.496      10.103                          
 clock uncertainty                                      -0.150       9.953                          

 Setup time                                             -0.563       9.390                          

 Data required time                                                  9.390                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.390                          
 Data arrival time                                                   7.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.607
  Launch Clock Delay      :  6.382
  Clock Pessimism Removal :  0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.424       6.382         ntclkbufg_0      
 CLMA_30_100/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_100/Q0                    tco                   0.200       6.582 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.582       7.164         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.164         Logic Levels: 0  
                                                                                   Logic: 0.200ns(25.575%), Route: 0.582ns(74.425%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       5.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       8.736         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.329       9.065 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       9.407         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       9.607 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.607         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.607 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.607         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.496      10.103                          
 clock uncertainty                                      -0.150       9.953                          

 Setup time                                             -0.519       9.434                          

 Data required time                                                  9.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.434                          
 Data arrival time                                                   7.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.607
  Launch Clock Delay      :  6.372
  Clock Pessimism Removal :  0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.414       6.372         ntclkbufg_0      
 CLMS_26_89/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMS_26_89/Q0                     tco                   0.200       6.572 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.335       6.907         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMS_26_93/Y0                     td                    0.216       7.123 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.353       7.476         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.476         Logic Levels: 1  
                                                                                   Logic: 0.416ns(37.681%), Route: 0.688ns(62.319%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       5.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       8.736         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.329       9.065 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       9.407         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       9.607 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.607         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.607 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.607         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.496      10.103                          
 clock uncertainty                                      -0.150       9.953                          

 Setup time                                             -0.049       9.904                          

 Data required time                                                  9.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.904                          
 Data arrival time                                                   7.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.428                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.253
  Launch Clock Delay      :  5.560
  Clock Pessimism Removal :  -0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.205       5.560         ntclkbufg_0      
 CLMA_30_92/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_30_92/Q3                     tco                   0.185       5.745 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.443       6.188         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.188         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.459%), Route: 0.443ns(70.541%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.386       4.618 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       5.019         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       5.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.253         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.253         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.496       4.757                          
 clock uncertainty                                       0.150       4.907                          

 Hold time                                               0.506       5.413                          

 Data required time                                                  5.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.413                          
 Data arrival time                                                   6.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.775                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.816  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.253
  Launch Clock Delay      :  5.573
  Clock Pessimism Removal :  -0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.218       5.573         ntclkbufg_0      
 CLMA_30_105/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMA_30_105/Q1                    tco                   0.186       5.759 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.433       6.192         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   6.192         Logic Levels: 0  
                                                                                   Logic: 0.186ns(30.048%), Route: 0.433ns(69.952%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.386       4.618 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       5.019         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       5.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.253         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.253         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.496       4.757                          
 clock uncertainty                                       0.150       4.907                          

 Hold time                                               0.506       5.413                          

 Data required time                                                  5.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.413                          
 Data arrival time                                                   6.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.779                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.820  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.253
  Launch Clock Delay      :  5.577
  Clock Pessimism Removal :  -0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.222       5.577         ntclkbufg_0      
 CLMA_30_109/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMA_30_109/Q1                    tco                   0.186       5.763 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.456       6.219         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   6.219         Logic Levels: 0  
                                                                                   Logic: 0.186ns(28.972%), Route: 0.456ns(71.028%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT0_WL             td                    0.386       4.618 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       5.019         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       5.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.253         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.253 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.253         u_ddr3_top/u_ddr3_ip/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.496       4.757                          
 clock uncertainty                                       0.150       4.907                          

 Hold time                                               0.488       5.395                          

 Data required time                                                  5.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.395                          
 Data arrival time                                                   6.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.824                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.914
  Launch Clock Delay      :  6.364
  Clock Pessimism Removal :  0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.406       6.364         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.200       6.564 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.591       7.155         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.133       7.288 f       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       1.407       8.695         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 CLMA_70_144/RSCO                  td                    0.097       8.792 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.792         ntR52            
 CLMA_70_148/RSCO                  td                    0.071       8.863 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.863         ntR51            
 CLMA_70_152/RSCO                  td                    0.071       8.934 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.934         ntR50            
 CLMA_70_156/RSCO                  td                    0.071       9.005 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.005         ntR49            
 CLMA_70_160/RSCI                                                          f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.005         Logic Levels: 5  
                                                                                   Logic: 0.643ns(24.347%), Route: 1.998ns(75.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.209      22.914         ntclkbufg_2      
 CLMA_70_160/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.125      23.039                          
 clock uncertainty                                      -0.050      22.989                          

 Recovery time                                           0.000      22.989                          

 Data required time                                                 22.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.989                          
 Data arrival time                                                   9.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.984                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.934
  Launch Clock Delay      :  6.364
  Clock Pessimism Removal :  0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.406       6.364         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.200       6.564 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.591       7.155         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.133       7.288 f       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       1.568       8.856         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 DRM_62_0/RSTA[0]                                                          f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.856         Logic Levels: 1  
                                                                                   Logic: 0.333ns(13.363%), Route: 2.159ns(86.637%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.229      22.934         ntclkbufg_2      
 DRM_62_0/CLKA[0]                                                          r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.125      23.059                          
 clock uncertainty                                      -0.050      23.009                          

 Recovery time                                          -0.056      22.953                          

 Data required time                                                 22.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.953                          
 Data arrival time                                                   8.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.097                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.923
  Launch Clock Delay      :  6.364
  Clock Pessimism Removal :  0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.406       6.364         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.200       6.564 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.591       7.155         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.133       7.288 f       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       1.401       8.689         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 CLMA_70_153/RS                                                            f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.689         Logic Levels: 1  
                                                                                   Logic: 0.333ns(14.323%), Route: 1.992ns(85.677%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N7              
 USCM_74_105/CLK_USCM              td                    0.000      21.705 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.218      22.923         ntclkbufg_2      
 CLMA_70_153/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.125      23.048                          
 clock uncertainty                                      -0.050      22.998                          

 Recovery time                                          -0.203      22.795                          

 Data required time                                                 22.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.795                          
 Data arrival time                                                   8.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.106                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  5.551
  Clock Pessimism Removal :  -0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.196       5.551         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.185       5.736 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.473       6.209         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.114       6.323 r       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       0.357       6.680         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 DRM_62_84/RSTA[0]                                                         r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.680         Logic Levels: 1  
                                                                                   Logic: 0.299ns(26.484%), Route: 0.830ns(73.516%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.426       3.407         ntclkbufg_2      
 DRM_62_84/CLKA[0]                                                         r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.125       3.282                          
 clock uncertainty                                       0.050       3.332                          

 Removal time                                           -0.041       3.291                          

 Data required time                                                  3.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.291                          
 Data arrival time                                                   6.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.415
  Launch Clock Delay      :  5.551
  Clock Pessimism Removal :  -0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.196       5.551         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.185       5.736 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.473       6.209         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.126       6.335 f       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       0.399       6.734         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 DRM_34_104/RSTB[0]                                                        f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.734         Logic Levels: 1  
                                                                                   Logic: 0.311ns(26.289%), Route: 0.872ns(73.711%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.434       3.415         ntclkbufg_2      
 DRM_34_104/CLKB[0]                                                        r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.125       3.290                          
 clock uncertainty                                       0.050       3.340                          

 Removal time                                           -0.002       3.338                          

 Data required time                                                  3.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.338                          
 Data arrival time                                                   6.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.396                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.397
  Launch Clock Delay      :  5.551
  Clock Pessimism Removal :  -0.125
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.196       5.551         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.185       5.736 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.473       6.209         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.114       6.323 r       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       0.413       6.736         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 DRM_34_84/RSTA[0]                                                         r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.736         Logic Levels: 1  
                                                                                   Logic: 0.299ns(25.232%), Route: 0.886ns(74.768%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.416       3.397         ntclkbufg_2      
 DRM_34_84/CLKA[0]                                                         r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.125       3.272                          
 clock uncertainty                                       0.050       3.322                          

 Removal time                                           -0.041       3.281                          

 Data required time                                                  3.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.281                          
 Data arrival time                                                   6.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.578
  Launch Clock Delay      :  6.364
  Clock Pessimism Removal :  0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.406       6.364         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.200       6.564 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.591       7.155         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.133       7.288 f       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       1.520       8.808         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 CLMS_86_153/RS                                                            f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.808         Logic Levels: 1  
                                                                                   Logic: 0.333ns(13.625%), Route: 2.111ns(86.375%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      10.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      13.736         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.321      14.057 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.300      14.357         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      14.357 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.221      15.578         ntclkbufg_1      
 CLMS_86_153/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.496      16.074                          
 clock uncertainty                                      -0.150      15.924                          

 Recovery time                                          -0.203      15.721                          

 Data required time                                                 15.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.721                          
 Data arrival time                                                   8.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.913                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.590
  Launch Clock Delay      :  6.364
  Clock Pessimism Removal :  0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.406       6.364         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.200       6.564 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.591       7.155         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.133       7.288 f       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       1.643       8.931         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 DRM_62_0/RSTB[0]                                                          f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   8.931         Logic Levels: 1  
                                                                                   Logic: 0.333ns(12.972%), Route: 2.234ns(87.028%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      10.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      13.736         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.321      14.057 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.300      14.357         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      14.357 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.233      15.590         ntclkbufg_1      
 DRM_62_0/CLKB[0]                                                          r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.496      16.086                          
 clock uncertainty                                      -0.150      15.936                          

 Recovery time                                          -0.034      15.902                          

 Data required time                                                 15.902                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.902                          
 Data arrival time                                                   8.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.971                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.570
  Launch Clock Delay      :  6.364
  Clock Pessimism Removal :  0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.406       6.364         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.200       6.564 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.591       7.155         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.133       7.288 f       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       1.407       8.695         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 CLMA_70_144/RSCO                  td                    0.097       8.792 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.792         ntR52            
 CLMA_70_148/RSCO                  td                    0.071       8.863 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.863         ntR51            
 CLMA_70_152/RSCO                  td                    0.071       8.934 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.934         ntR50            
 CLMA_70_156/RSCI                                                          f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.934         Logic Levels: 4  
                                                                                   Logic: 0.572ns(22.257%), Route: 1.998ns(77.743%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      10.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      13.736         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.321      14.057 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.300      14.357         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000      14.357 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.213      15.570         ntclkbufg_1      
 CLMA_70_156/CLK                                                           r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.496      16.066                          
 clock uncertainty                                      -0.150      15.916                          

 Recovery time                                           0.000      15.916                          

 Data required time                                                 15.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.916                          
 Data arrival time                                                   8.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.982                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.335  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.382
  Launch Clock Delay      :  5.551
  Clock Pessimism Removal :  -0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.196       5.551         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.185       5.736 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.473       6.209         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.114       6.323 r       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       0.351       6.674         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 DRM_62_84/RSTB[0]                                                         r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.674         Logic Levels: 1  
                                                                                   Logic: 0.299ns(26.625%), Route: 0.824ns(73.375%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.376       4.608 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.352       4.960         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       4.960 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.422       6.382         ntclkbufg_1      
 DRM_62_84/CLKB[0]                                                         r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.496       5.886                          
 clock uncertainty                                       0.150       6.036                          

 Removal time                                           -0.037       5.999                          

 Data required time                                                  5.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.999                          
 Data arrival time                                                   6.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.675                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.372
  Launch Clock Delay      :  5.551
  Clock Pessimism Removal :  -0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.196       5.551         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.185       5.736 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.473       6.209         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.126       6.335 f       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       0.390       6.725         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 DRM_34_84/RSTB[0]                                                         f       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.725         Logic Levels: 1  
                                                                                   Logic: 0.311ns(26.491%), Route: 0.863ns(73.509%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.376       4.608 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.352       4.960         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       4.960 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.412       6.372         ntclkbufg_1      
 DRM_34_84/CLKB[0]                                                         r       u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.496       5.876                          
 clock uncertainty                                       0.150       6.026                          

 Removal time                                           -0.002       6.024                          

 Data required time                                                  6.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.024                          
 Data arrival time                                                   6.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.701                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.398
  Launch Clock Delay      :  5.551
  Clock Pessimism Removal :  -0.496
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.196       5.551         ntclkbufg_0      
 CLMA_30_85/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_30_85/Q1                     tco                   0.185       5.736 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=9)        0.473       6.209         ddr_init_done    
 CLMA_42_93/Y0                     td                    0.114       6.323 r       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       0.510       6.833         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 DRM_34_104/RSTA[0]                                                        r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.833         Logic Levels: 1  
                                                                                   Logic: 0.299ns(23.323%), Route: 0.983ns(76.677%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT2                td                    0.376       4.608 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.352       4.960         u_ddr3_top/axi_clk
 USCM_74_104/CLK_USCM              td                    0.000       4.960 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=184)      1.438       6.398         ntclkbufg_1      
 DRM_34_104/CLKA[0]                                                        r       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.496       5.902                          
 clock uncertainty                                       0.150       6.052                          

 Removal time                                           -0.041       6.011                          

 Data required time                                                  6.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.011                          
 Data arrival time                                                   6.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/RS
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.527
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.603
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.443       6.401         ntclkbufg_0      
 CLMA_78_96/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_78_96/Q0                     tco                   0.198       6.599 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       1.566       8.165         u_ddr3_top/u_ddr3_ip/global_reset_n
 CLMS_38_177/RS                                                            f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/RS

 Data arrival time                                                   8.165         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.224%), Route: 1.566ns(88.776%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      20.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      23.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319      24.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      24.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.172      25.527         ntclkbufg_0      
 CLMS_38_177/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/CLK
 clock pessimism                                         0.603      26.130                          
 clock uncertainty                                      -0.150      25.980                          

 Recovery time                                          -0.203      25.777                          

 Data required time                                                 25.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.777                          
 Data arrival time                                                   8.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.612                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[2]/opit_0_inv/RS
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.527
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.603
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.443       6.401         ntclkbufg_0      
 CLMA_78_96/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_78_96/Q0                     tco                   0.198       6.599 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       1.566       8.165         u_ddr3_top/u_ddr3_ip/global_reset_n
 CLMS_38_177/RS                                                            f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[2]/opit_0_inv/RS

 Data arrival time                                                   8.165         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.224%), Route: 1.566ns(88.776%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      20.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      23.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319      24.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      24.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.172      25.527         ntclkbufg_0      
 CLMS_38_177/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[2]/opit_0_inv/CLK
 clock pessimism                                         0.603      26.130                          
 clock uncertainty                                      -0.150      25.980                          

 Recovery time                                          -0.203      25.777                          

 Data required time                                                 25.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.777                          
 Data arrival time                                                   8.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.612                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/RS
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.527
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.603
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.443       6.401         ntclkbufg_0      
 CLMA_78_96/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_78_96/Q0                     tco                   0.198       6.599 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=65)       1.566       8.165         u_ddr3_top/u_ddr3_ip/global_reset_n
 CLMS_38_177/RS                                                            f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/RS

 Data arrival time                                                   8.165         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.224%), Route: 1.566ns(88.776%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066      20.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843      23.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319      24.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      24.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.172      25.527         ntclkbufg_0      
 CLMS_38_177/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv/CLK
 clock pessimism                                         0.603      26.130                          
 clock uncertainty                                      -0.150      25.980                          

 Recovery time                                          -0.203      25.777                          

 Data required time                                                 25.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.777                          
 Data arrival time                                                   8.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.612                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.375
  Launch Clock Delay      :  5.549
  Clock Pessimism Removal :  -0.773
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.194       5.549         ntclkbufg_0      
 CLMA_46_88/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_46_88/Q0                     tco                   0.186       5.735 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=37)       0.335       6.070         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMS_38_97/RSCO                   td                    0.093       6.163 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.163         ntR107           
 CLMS_38_101/RSCI                                                          f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.163         Logic Levels: 1  
                                                                                   Logic: 0.279ns(45.440%), Route: 0.335ns(54.560%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.417       6.375         ntclkbufg_0      
 CLMS_38_101/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.773       5.602                          
 clock uncertainty                                       0.000       5.602                          

 Removal time                                            0.000       5.602                          

 Data required time                                                  5.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.602                          
 Data arrival time                                                   6.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.375
  Launch Clock Delay      :  5.549
  Clock Pessimism Removal :  -0.773
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.194       5.549         ntclkbufg_0      
 CLMA_46_88/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_46_88/Q0                     tco                   0.186       5.735 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=37)       0.335       6.070         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMS_38_97/RSCO                   td                    0.093       6.163 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.163         ntR107           
 CLMS_38_101/RSCI                                                          f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.163         Logic Levels: 1  
                                                                                   Logic: 0.279ns(45.440%), Route: 0.335ns(54.560%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.417       6.375         ntclkbufg_0      
 CLMS_38_101/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.773       5.602                          
 clock uncertainty                                       0.000       5.602                          

 Removal time                                            0.000       5.602                          

 Data required time                                                  5.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.602                          
 Data arrival time                                                   6.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.375
  Launch Clock Delay      :  5.549
  Clock Pessimism Removal :  -0.773
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.066       0.893 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.843       3.736         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.319       4.055 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       4.355         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.355 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.194       5.549         ntclkbufg_0      
 CLMA_46_88/CLK                                                            r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/CLK

 CLMA_46_88/Q0                     tco                   0.186       5.735 r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=37)       0.335       6.070         u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
 CLMS_38_97/RSCO                   td                    0.093       6.163 f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.163         ntR107           
 CLMS_38_101/RSCI                                                          f       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.163         Logic Levels: 1  
                                                                                   Logic: 0.279ns(45.440%), Route: 0.335ns(54.560%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/RX_DATA_DD              td                    0.078       1.030 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.202       4.232         nt_sys_clk       
 PLL_82_71/CLK_OUT1                td                    0.374       4.606 r       u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.958         u_ddr3_top/u_ddr3_ip/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.958 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=167)      1.417       6.375         ntclkbufg_0      
 CLMS_38_101/CLK                                                           r       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.773       5.602                          
 clock uncertainty                                       0.000       5.602                          

 Removal time                                            0.000       5.602                          

 Data required time                                                  5.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.602                          
 Data arrival time                                                   6.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_led_disp/led_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : led_error (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.446       3.427         ntclkbufg_2      
 CLMA_90_109/CLK                                                           r       u_led_disp/led_error/opit_0_inv_L5Q_perm/CLK

 CLMA_90_109/Q0                    tco                   0.198       3.625 f       u_led_disp/led_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.345       5.970         nt_led_error     
 IOL_7_226/DO                      td                    0.078       6.048 f       led_error_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.048         led_error_obuf/ntO
 IOBD_0_226/PAD                    td                    1.811       7.859 f       led_error_obuf/opit_0/O
                                   net (fanout=1)        0.053       7.912         led_error        
 J6                                                                        f       led_error (port) 

 Data arrival time                                                   7.912         Logic Levels: 2  
                                                                                   Logic: 2.087ns(46.533%), Route: 2.398ns(53.467%)
====================================================================================================

====================================================================================================

Startpoint  : u_led_disp/led_ddr_init_done/opit_0_inv/CLK
Endpoint    : led_ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N7              
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.433       3.414         ntclkbufg_2      
 CLMA_30_137/CLK                                                           r       u_led_disp/led_ddr_init_done/opit_0_inv/CLK

 CLMA_30_137/Q0                    tco                   0.198       3.612 f       u_led_disp/led_ddr_init_done/opit_0_inv/Q
                                   net (fanout=1)        1.404       5.016         nt_led_ddr_init_done
 IOL_7_229/DO                      td                    0.078       5.094 f       led_ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.094         led_ddr_init_done_obuf/ntO
 IOBS_0_229/PAD                    td                    1.811       6.905 f       led_ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.060       6.965         led_ddr_init_done
 F3                                                                        f       led_ddr_init_done (port)

 Data arrival time                                                   6.965         Logic Levels: 2  
                                                                                   Logic: 2.087ns(58.772%), Route: 1.464ns(41.228%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    0.434       0.476 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.476         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.078       0.554 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=83)       1.939       2.493         nt_sys_rst_n     
 CLMA_42_93/Y0                     td                    0.284       2.777 f       u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm/Z
                                   net (fanout=98)       1.407       4.184         u_ddr3_top/u_ddr3_fifo_ctrl/N0
 CLMA_70_144/RSCO                  td                    0.097       4.281 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.281         ntR52            
 CLMA_70_148/RSCO                  td                    0.071       4.352 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.352         ntR51            
 CLMA_70_152/RSCO                  td                    0.071       4.423 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       4.423         ntR50            
 CLMA_70_156/RSCO                  td                    0.071       4.494 f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.494         ntR49            
 CLMA_70_160/RSCI                                                          f       u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.494         Logic Levels: 7  
                                                                                   Logic: 1.106ns(24.611%), Route: 3.388ns(75.389%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_led_disp/led_ddr_init_done/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    0.455       0.497 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.497         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.066       0.563 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=83)       0.960       1.523         nt_sys_rst_n     
 CLMA_30_137/RS                                                            r       u_led_disp/led_ddr_init_done/opit_0_inv/RS

 Data arrival time                                                   1.523         Logic Levels: 2  
                                                                                   Logic: 0.521ns(34.209%), Route: 1.002ns(65.791%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_top/u_rw_ctrl_128bit/init_addr[30]/opit_0_inv_A2Q1/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    0.455       0.497 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.497         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.066       0.563 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=83)       1.218       1.781         nt_sys_rst_n     
 CLMA_54_132/RS                                                            r       u_ddr3_top/u_rw_ctrl_128bit/init_addr[30]/opit_0_inv_A2Q1/RS

 Data arrival time                                                   1.781         Logic Levels: 2  
                                                                                   Logic: 0.521ns(29.253%), Route: 1.260ns(70.747%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_top/u_rw_ctrl_128bit/init_addr[31]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    0.455       0.497 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.497         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.066       0.563 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=83)       1.218       1.781         nt_sys_rst_n     
 CLMA_54_132/RS                                                            r       u_ddr3_top/u_rw_ctrl_128bit/init_addr[31]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.781         Logic Levels: 2  
                                                                                   Logic: 0.521ns(29.253%), Route: 1.260ns(70.747%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.447       10.000          0.553           High Pulse Width  DRM_62_144/CLKB[0]      u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.447       10.000          0.553           Low Pulse Width   DRM_62_144/CLKB[0]      u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.447       10.000          0.553           High Pulse Width  DRM_62_164/CLKB[0]      u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.740       5.000           3.260           High Pulse Width  HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 1.740       5.000           3.260           Low Pulse Width   HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 4.447       5.000           0.553           Low Pulse Width   DRM_62_144/CLKA[0]      u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.000       10.000          4.000           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 6.000       10.000          4.000           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.700       10.000          0.300           Low Pulse Width   CLMA_30_85/CLK          u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/IOCLK
====================================================================================================

{sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.844       2.500           1.656           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.844       2.500           1.656           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                          
+------------------------------------------------------------------------------------------------------------------+
| Input      | E:/PGL22G_KAIFALICHEN/xiugai_ddr_20230209/31_ddr3_rw_top/prj/place_route/ddr3_rw_top_pnr.adf       
| Output     | E:/PGL22G_KAIFALICHEN/xiugai_ddr_20230209/31_ddr3_rw_top/prj/report_timing/ddr3_rw_top_rtp.adf     
|            | E:/PGL22G_KAIFALICHEN/xiugai_ddr_20230209/31_ddr3_rw_top/prj/report_timing/ddr3_rw_top.rtr         
+------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 449,028,096 bytes
Total CPU  time to report_timing completion : 5.000 sec
Process Total CPU  time to report_timing completion : 5.000 sec
Total real time to report_timing completion : 6.000 sec
