{
  "module_name": "w1_ds2780.h",
  "hash_id": "106532b260c5d40309d2be8885bfe5514df258ed4912366c6e771327115a292c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/w1/slaves/w1_ds2780.h",
  "human_readable_source": " \n \n\n#ifndef _W1_DS2780_H\n#define _W1_DS2780_H\n\n \n#define W1_DS2780_READ_DATA\t\t0x69\n#define W1_DS2780_WRITE_DATA\t\t0x6C\n#define W1_DS2780_COPY_DATA\t\t0x48\n#define W1_DS2780_RECALL_DATA\t\t0xB8\n#define W1_DS2780_LOCK\t\t\t0x6A\n\n \n \n#define DS2780_STATUS_REG\t\t0x01\n#define DS2780_RAAC_MSB_REG\t\t0x02\n#define DS2780_RAAC_LSB_REG\t\t0x03\n#define DS2780_RSAC_MSB_REG\t\t0x04\n#define DS2780_RSAC_LSB_REG\t\t0x05\n#define DS2780_RARC_REG\t\t\t0x06\n#define DS2780_RSRC_REG\t\t\t0x07\n#define DS2780_IAVG_MSB_REG\t\t0x08\n#define DS2780_IAVG_LSB_REG\t\t0x09\n#define DS2780_TEMP_MSB_REG\t\t0x0A\n#define DS2780_TEMP_LSB_REG\t\t0x0B\n#define DS2780_VOLT_MSB_REG\t\t0x0C\n#define DS2780_VOLT_LSB_REG\t\t0x0D\n#define DS2780_CURRENT_MSB_REG\t\t0x0E\n#define DS2780_CURRENT_LSB_REG\t\t0x0F\n#define DS2780_ACR_MSB_REG\t\t0x10\n#define DS2780_ACR_LSB_REG\t\t0x11\n#define DS2780_ACRL_MSB_REG\t\t0x12\n#define DS2780_ACRL_LSB_REG\t\t0x13\n#define DS2780_AS_REG\t\t\t0x14\n#define DS2780_SFR_REG\t\t\t0x15\n#define DS2780_FULL_MSB_REG\t\t0x16\n#define DS2780_FULL_LSB_REG\t\t0x17\n#define DS2780_AE_MSB_REG\t\t0x18\n#define DS2780_AE_LSB_REG\t\t0x19\n#define DS2780_SE_MSB_REG\t\t0x1A\n#define DS2780_SE_LSB_REG\t\t0x1B\n \n#define DS2780_EEPROM_REG\t\t0x1F\n#define DS2780_EEPROM_BLOCK0_START\t0x20\n \n#define DS2780_EEPROM_BLOCK0_END\t0x2F\n \n#define DS2780_EEPROM_BLOCK1_START\t0x60\n#define DS2780_CONTROL_REG\t\t0x60\n#define DS2780_AB_REG\t\t\t0x61\n#define DS2780_AC_MSB_REG\t\t0x62\n#define DS2780_AC_LSB_REG\t\t0x63\n#define DS2780_VCHG_REG\t\t\t0x64\n#define DS2780_IMIN_REG\t\t\t0x65\n#define DS2780_VAE_REG\t\t\t0x66\n#define DS2780_IAE_REG\t\t\t0x67\n#define DS2780_AE_40_REG\t\t0x68\n#define DS2780_RSNSP_REG\t\t0x69\n#define DS2780_FULL_40_MSB_REG\t\t0x6A\n#define DS2780_FULL_40_LSB_REG\t\t0x6B\n#define DS2780_FULL_3040_SLOPE_REG\t0x6C\n#define DS2780_FULL_2030_SLOPE_REG\t0x6D\n#define DS2780_FULL_1020_SLOPE_REG\t0x6E\n#define DS2780_FULL_0010_SLOPE_REG\t0x6F\n#define DS2780_AE_3040_SLOPE_REG\t0x70\n#define DS2780_AE_2030_SLOPE_REG\t0x71\n#define DS2780_AE_1020_SLOPE_REG\t0x72\n#define DS2780_AE_0010_SLOPE_REG\t0x73\n#define DS2780_SE_3040_SLOPE_REG\t0x74\n#define DS2780_SE_2030_SLOPE_REG\t0x75\n#define DS2780_SE_1020_SLOPE_REG\t0x76\n#define DS2780_SE_0010_SLOPE_REG\t0x77\n#define DS2780_RSGAIN_MSB_REG\t\t0x78\n#define DS2780_RSGAIN_LSB_REG\t\t0x79\n#define DS2780_RSTC_REG\t\t\t0x7A\n#define DS2780_FRSGAIN_MSB_REG\t\t0x7B\n#define DS2780_FRSGAIN_LSB_REG\t\t0x7C\n#define DS2780_EEPROM_BLOCK1_END\t0x7C\n \n\n \n#define DS2780_DATA_SIZE\t\t0x80\n\n \n#define DS2780_STATUS_REG_CHGTF\t\t(1 << 7)\n#define DS2780_STATUS_REG_AEF\t\t(1 << 6)\n#define DS2780_STATUS_REG_SEF\t\t(1 << 5)\n#define DS2780_STATUS_REG_LEARNF\t(1 << 4)\n \n#define DS2780_STATUS_REG_UVF\t\t(1 << 2)\n#define DS2780_STATUS_REG_PORF\t\t(1 << 1)\n \n\n \n \n#define DS2780_CONTROL_REG_UVEN\t\t(1 << 6)\n#define DS2780_CONTROL_REG_PMOD\t\t(1 << 5)\n#define DS2780_CONTROL_REG_RNAOP\t(1 << 4)\n \n\n \n \n#define DS2780_SFR_REG_PIOSC\t\t(1 << 0)\n\n \n#define DS2780_EEPROM_REG_EEC\t\t(1 << 7)\n#define DS2780_EEPROM_REG_LOCK\t\t(1 << 6)\n \n#define DS2780_EEPROM_REG_BL1\t\t(1 << 1)\n#define DS2780_EEPROM_REG_BL0\t\t(1 << 0)\n\nextern int w1_ds2780_io(struct device *dev, char *buf, int addr, size_t count,\n\t\t\tint io);\nextern int w1_ds2780_eeprom_cmd(struct device *dev, int addr, int cmd);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}