GAS LISTING /tmp/ccyhPrST.s 			page 1


   1              		.file	"gd32vf103_rcu.c"
   2              		.option nopic
   3              		.attribute arch, "rv32i2p0_m2p0_a2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.section	.text.rcu_deinit,"ax",@progbits
  10              		.align	1
  11              		.globl	rcu_deinit
  13              	rcu_deinit:
  14              	.LFB2:
  15              		.file 1 "../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c"
   1:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
   2:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \file    gd32vf103_rcu.c
   3:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief   RCU driver
   4:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
   5:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \version 2019-6-5, V1.0.0, firmware for GD32VF103
   6:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
   7:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
   8:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*
   9:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     Copyright (c) 2019, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  11:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  14:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****        this list of conditions and the following disclaimer in the documentation 
  18:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****        may be used to endorse or promote products derived from this software without 
  21:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****        specific prior written permission.
  22:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  23:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  30:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
  34:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  35:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** #include "gd32vf103_rcu.h"
  36:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  37:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /* define clock source */
  38:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** #define SEL_IRC8M                   ((uint16_t)0U)
  39:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** #define SEL_HXTAL                   ((uint16_t)1U)
  40:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** #define SEL_PLL                     ((uint16_t)2U)
  41:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  42:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /* define startup timeout count */
  43:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0xFFFFFU)
GAS LISTING /tmp/ccyhPrST.s 			page 2


  44:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x3FFFFFFU)
  45:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  46:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
  47:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      deinitialize the RCU
  48:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  none
  49:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
  50:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
  51:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
  52:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_deinit(void)
  53:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
  16              		.loc 1 53 1
  17              		.cfi_startproc
  54:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* enable IRC8M */
  55:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
  18              		.loc 1 55 5
  19              		.loc 1 55 13 is_stmt 0
  20 0000 37160240 		li	a2,1073876992
  21 0004 1C42     		lw	a5,0(a2)
  22 0006 13070050 		li	a4,1280
  23              	.LBB60:
  24              	.LBB61:
  25              	.LBB62:
  26              	.LBB63:
  56:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
  57:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  58:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset CFG0 register */
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  60:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
  61:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                   RCU_CFG0_USBFSPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_ADCPSC_2 | RCU_CFG0_PLLMF_4);
  62:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset CTL register */
  63:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  65:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
  66:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset INT and CFG1 register */
  67:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_INT = 0x00ff0000U;
  68:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
  69:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL);
  70:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
  71:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
  72:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
  73:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      enable the peripherals clock
  74:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
  75:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
  76:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E): GPIO ports clock
  77:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_AF : alternate function clock
  78:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CRC: CRC clock
  79:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
  80:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_USBFS: USBFS clock
  81:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_EXMC: EXMC clock
  82:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6): TIMER clock
  83:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
  84:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
  85:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
  86:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
  87:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
  88:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CANx (x=0,1): CAN clock
  89:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PMU: PMU clock
GAS LISTING /tmp/ccyhPrST.s 			page 3


  90:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DAC: DAC clock
  91:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_RTC: RTC clock
  92:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_ADCx (x=0,1): ADC clock
  93:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
  94:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
  95:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
  96:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
  97:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
  98:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
  99:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 100:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 101:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 102:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 103:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      disable the peripherals clock
 104:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 105:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 106:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E): GPIO ports clock
 107:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_AF: alternate function clock
 108:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CRC: CRC clock
 109:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 110:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_USBFS: USBFS clock
 111:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 112:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6): TIMER clock
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 114:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 115:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
 116:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
 117:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 118:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CANx (x=0,1): CAN clock
 119:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PMU: PMU clock
 120:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DAC: DAC clock
 121:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_RTC: RTC clock
 122:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_ADCx (x=0,1): ADC clock
 123:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 124:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 125:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 126:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 127:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 130:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 131:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 132:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 133:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      enable the peripherals clock when sleep mode
 134:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 135:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 136:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 137:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 138:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 139:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 140:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 141:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 142:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 143:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 144:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 145:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 146:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
GAS LISTING /tmp/ccyhPrST.s 			page 4


 147:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      disable the peripherals clock when sleep mode
 148:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 149:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 150:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 151:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 152:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 153:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 154:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 155:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 156:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 157:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 158:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 159:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 160:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 161:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      reset the peripherals
 162:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 163:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 164:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E): reset GPIO ports
 165:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 166:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS
 167:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6): reset TIMER
 168:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 169:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 170:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 171:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 172:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 173:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CANxRST (x=0,1): reset CAN
 174:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PMURST: reset PMU
 175:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DACRST: reset DAC
 176:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_ADCxRST (x=0,1): reset ADC
 177:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 178:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 179:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 180:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 181:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 182:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 183:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 184:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 185:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 186:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 187:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      disable reset the peripheral
 188:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 189:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 190:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E): reset GPIO ports
 191:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 192:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS
 193:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6): reset TIMER
 194:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 195:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 196:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 197:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 198:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 199:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CANxRST (x=0,1): reset CAN
 200:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PMURST: reset PMU
 201:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DACRST: reset DAC
 202:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_ADCxRST (x=0,1): reset ADC
 203:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
GAS LISTING /tmp/ccyhPrST.s 			page 5


 204:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 205:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 206:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 207:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 208:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 209:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 210:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 211:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 212:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 213:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      reset the BKP domain
 214:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  none
 215:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 216:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 217:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 218:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_bkp_reset_enable(void)
 219:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 220:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 221:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 222:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 223:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 224:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      disable the BKP domain reset
 225:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  none
 226:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 227:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 228:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 229:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_bkp_reset_disable(void)
 230:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 231:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 232:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 233:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 234:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 235:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the system clock source
 236:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  ck_sys: system clock source select
 237:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 238:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKSYSSRC_IRC8M: select CK_IRC8M as the CK_SYS source
 239:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 240:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKSYSSRC_PLL: select CK_PLL as the CK_SYS source
 241:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 242:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 243:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 244:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 245:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 246:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 247:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 248:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG0;
 249:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 250:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG0_SCS;
 251:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 252:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 253:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 254:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 255:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      get the system clock source
 256:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  none
 257:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 258:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     which clock is selected as CK_SYS source
 259:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SCSS_IRC8M: CK_IRC8M is selected as the CK_SYS source
 260:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SCSS_HXTAL: CK_HXTAL is selected as the CK_SYS source
GAS LISTING /tmp/ccyhPrST.s 			page 6


 261:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_SCSS_PLL: CK_PLL is selected as the CK_SYS source
 262:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 263:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 264:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 265:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 266:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 267:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 268:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 269:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the AHB clock prescaler selection
 270:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 271:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 272:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx, x=1, 2, 4, 8, 16, 64, 128, 256, 512
 273:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 274:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 275:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 276:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 277:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 278:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 279:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 280:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG0;
 281:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 282:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 283:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG0_AHBPSC;
 284:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 285:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 286:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 287:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 288:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the APB1 clock prescaler selection
 289:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 290:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 291:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 292:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB/2 as CK_APB1
 293:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB/4 as CK_APB1
 294:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB/8 as CK_APB1
 295:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB/16 as CK_APB1
 296:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 297:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 298:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 299:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 300:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 301:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 302:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 303:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG0;
 304:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 305:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 306:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG0_APB1PSC;
 307:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 308:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 309:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 310:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 311:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the APB2 clock prescaler selection
 312:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 313:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 314:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 315:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB/2 as CK_APB2
 316:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB/4 as CK_APB2
 317:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB/8 as CK_APB2
GAS LISTING /tmp/ccyhPrST.s 			page 7


 318:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB/16 as CK_APB2
 319:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 320:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 321:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 322:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 323:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 324:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 325:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 326:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG0;
 327:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 328:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 329:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG0_APB2PSC;
 330:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 331:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 332:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 333:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 334:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the CK_OUT0 clock source
 335:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 336:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 337:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_NONE: no clock selected
 338:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_CKSYS: system clock selected
 339:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC8M: high speed 8M internal oscillator clock selected
 340:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 341:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL_DIV2: CK_PLL/2 selected
 342:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL1: CK_PLL1 selected
 343:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2_DIV2: CK_PLL2/2 selected
 344:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_EXT1: EXT1 selected
 345:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2: PLL2 selected
 346:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 347:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 348:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 349:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src)
 350:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 351:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 352:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 353:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG0;
 354:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 355:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the CKOUT0SRC, set according to ckout0_src */
 356:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG0_CKOUT0SEL;
 357:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ckout0_src);
 358:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 359:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 360:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 361:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the main PLL clock 
 362:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 363:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 364:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLLSRC_IRC8M_DIV2: IRC8M/2 clock selected as source clock of PLL
 365:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLLSRC_HXTAL: HXTAL selected as source clock of PLL
 366:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 367:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 368:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL_MULx (x = 2..14, 6.5, 16..32)
 369:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 370:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 371:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 372:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_pll_config(uint32_t pll_src, uint32_t pll_mul)
 373:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 374:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg = 0U;
GAS LISTING /tmp/ccyhPrST.s 			page 8


 375:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 376:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG0;
 377:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 378:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* PLL clock source and multiplication factor configuration */
 379:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4);
 380:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg |= (pll_src | pll_mul);
 381:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 382:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = reg;
 383:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 384:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 385:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 386:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the PREDV0 division factor and clock source
 387:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  predv0_source: PREDV0 input clock source selection
 388:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 389:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PREDV0SRC_HXTAL: HXTAL selected as PREDV0 input source clock
 390:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PREDV0SRC_CKPLL1: CK_PLL1 selected as PREDV0 input source clock
 391:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 392:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 393:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PREDV0_DIVx, x = 1..16
 394:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 395:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 396:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 397:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_predv0_config(uint32_t predv0_source, uint32_t predv0_div)
 398:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 399:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg = 0U;
 400:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 401:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG1;
 402:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset PREDV0SEL and PREDV0 bits */
 403:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV0);
 404:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 405:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg |= (predv0_source | predv0_div);
 406:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 407:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 = reg;
 408:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 409:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 410:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 411:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the PREDV1 division factor
 412:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  predv1_div: PREDV1 division factor
 413:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 414:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PREDV1_DIVx, x = 1..16
 415:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 416:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 417:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 418:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_predv1_config(uint32_t predv1_div)
 419:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 420:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg = 0U;
 421:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 422:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG1;
 423:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the PREDV1 bits */
 424:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG1_PREDV1;
 425:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* set the PREDV1 division factor */
 426:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg |= predv1_div;
 427:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 428:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 = reg;
 429:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 430:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 431:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
GAS LISTING /tmp/ccyhPrST.s 			page 9


 432:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the PLL1 clock 
 433:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 434:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 435:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL1_MULx (x = 8..16, 20)
 436:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 437:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 438:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 439:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_pll1_config(uint32_t pll_mul)
 440:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 441:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL1MF;
 442:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 |= pll_mul;
 443:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 444:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 445:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 446:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the PLL2 clock 
 447:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 448:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 449:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL2_MULx (x = 8..16, 20)
 450:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 451:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 452:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 453:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_pll2_config(uint32_t pll_mul)
 454:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 455:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL2MF;
 456:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 |= pll_mul; 
 457:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 458:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 459:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 460:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the ADC prescaler factor
 461:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  adc_psc: ADC prescaler factor
 462:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 463:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV2: ADC prescaler select CK_APB2/2
 464:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV4: ADC prescaler select CK_APB2/4
 465:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV6: ADC prescaler select CK_APB2/6
 466:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV8: ADC prescaler select CK_APB2/8
 467:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV12: ADC prescaler select CK_APB2/12
 468:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV16: ADC prescaler select CK_APB2/16
 469:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 470:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 471:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 472:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_adc_clock_config(uint32_t adc_psc)
 473:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 474:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg0;
 475:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 476:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the ADCPSC bits */
 477:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg0 = RCU_CFG0;
 478:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC);
 479:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 480:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* set the ADC prescaler factor */
 481:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(adc_psc){
 482:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 483:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV4:
 484:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV6:
 485:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV8:
 486:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reg0 |= (adc_psc << 14);
 487:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 488:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
GAS LISTING /tmp/ccyhPrST.s 			page 10


 489:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV12:
 490:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV16:
 491:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             adc_psc &= ~BIT(2);
 492:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reg0 |= (adc_psc << 14 | RCU_CFG0_ADCPSC_2);
 493:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 494:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 495:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         default:
 496:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 497:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 498:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 499:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* set the register */
 500:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = reg0;
 501:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 502:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 503:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 504:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the USBFS prescaler factor
 505:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  usb_psc: USB prescaler factor
 506:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 507:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1_5: USBFS prescaler select CK_PLL/1.5
 508:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1: USBFS prescaler select CK_PLL/1
 509:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2_5: USBFS prescaler select CK_PLL/2.5
 510:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2: USBFS prescaler select CK_PLL/2
 511:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 512:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 513:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 514:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_usb_clock_config(uint32_t usb_psc)
 515:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 516:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 517:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 518:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG0;
 519:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 520:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* configure the USBFS prescaler factor */
 521:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG0_USBFSPSC;
 522:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | usb_psc);
 523:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 524:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 525:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 526:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the RTC clock source selection
 527:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 528:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 529:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 530:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 531:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_RTCSRC_IRC40K: CK_IRC40K selected as RTC source clock
 532:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV_128: CK_HXTAL/128 selected as RTC source clock
 533:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 534:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 535:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 536:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 537:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 538:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 539:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 540:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_BDCTL; 
 541:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 542:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_BDCTL_RTCSRC;
 543:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 544:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 545:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
GAS LISTING /tmp/ccyhPrST.s 			page 11


 546:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 547:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the I2S1 clock source selection
 548:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  i2s_clock_source: I2S1 clock source selection
 549:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 550:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_I2S1SRC_CKSYS: System clock selected as I2S1 source clock
 551:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_I2S1SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S1 source clock
 552:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 553:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 554:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 555:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_i2s1_clock_config(uint32_t i2s_clock_source)
 556:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 557:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 558:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 559:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG1; 
 560:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the I2S1SEL bit and set according to i2s_clock_source */
 561:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG1_I2S1SEL;
 562:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 563:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 564:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 565:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 566:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      configure the I2S2 clock source selection
 567:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  i2s_clock_source: I2S2 clock source selection
 568:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 569:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_I2S2SRC_CKSYS: system clock selected as I2S2 source clock
 570:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_I2S2SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S2 source clock
 571:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 572:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 573:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 574:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_i2s2_clock_config(uint32_t i2s_clock_source)
 575:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 576:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 577:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 578:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CFG1; 
 579:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the I2S2SEL bit and set according to i2s_clock_source */
 580:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CFG1_I2S2SEL;
 581:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 582:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 583:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 584:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 585:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      get the clock stabilization and periphral reset flags
 586:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
 587:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 588:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_IRC8MSTB: IRC8M stabilization flag
 589:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
 590:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
 591:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_PLL1STB: PLL1 stabilization flag
 592:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_PLL2STB: PLL2 stabilization flag
 593:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
 594:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_IRC40KSTB: IRC40K stabilization flag
 595:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_EPRST: external PIN reset flag
 596:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_PORRST: power reset flag
 597:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
 598:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
 599:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
 600:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
 601:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 602:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     FlagStatus: SET or RESET
GAS LISTING /tmp/ccyhPrST.s 			page 12


 603:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 604:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
 605:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 606:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* get the rcu flag */
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))){
  27              		.loc 1 607 18
  28 000a B7160240 		li	a3,1073876992
  29              	.LBE63:
  30              	.LBE62:
  31              	.LBE61:
  32              	.LBE60:
  55:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
  33              		.loc 1 55 13
  34 000e 93E71700 		ori	a5,a5,1
  35 0012 1CC2     		sw	a5,0(a2)
  56:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
  36              		.loc 1 56 5 is_stmt 1
  37              	.LVL0:
  38              	.LBB69:
  39              	.LBB68:
 608:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 609:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }else{
 610:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return RESET;
 611:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 612:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 613:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 614:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 615:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      clear all the reset flag
 616:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  none
 617:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 618:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 619:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 620:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_all_reset_flag_clear(void)
 621:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 622:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 623:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 624:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 625:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 626:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      get the clock stabilization interrupt and ckm flags
 627:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
 628:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 629:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB: IRC40K stabilization interrupt flag
 630:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
 631:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB: IRC8M stabilization interrupt flag
 632:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
 633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
 634:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB: PLL1 stabilization interrupt flag
 635:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB: PLL2 stabilization interrupt flag
 636:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
 637:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 638:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     FlagStatus: SET or RESET
 639:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 640:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
 641:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 642:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* get the rcu interrupt flag */
 643:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))){
 644:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
GAS LISTING /tmp/ccyhPrST.s 			page 13


 645:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }else{
 646:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return RESET;
 647:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 648:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 649:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 650:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 651:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      clear the interrupt flags
 652:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  int_flag_clear: clock stabilization and stuck interrupt flags clear, refer to rcu_i
 653:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 654:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB_CLR: IRC40K stabilization interrupt flag clear
 655:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
 656:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB_CLR: IRC8M stabilization interrupt flag clear
 657:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
 658:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
 659:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB_CLR: PLL1 stabilization interrupt flag clear
 660:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB_CLR: PLL2 stabilization interrupt flag clear
 661:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
 662:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 663:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 664:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 665:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag_clear)
 666:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 667:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(int_flag_clear) |= BIT(RCU_BIT_POS(int_flag_clear));
 668:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 669:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 670:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 671:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      enable the stabilization interrupt
 672:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  stab_int: clock stabilization interrupt, refer to rcu_int_enum
 673:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 Only one parameter can be selected which is shown as below:
 674:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 675:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 676:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 677:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 678:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 679:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable
 680:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable
 681:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 682:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 683:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 684:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_interrupt_enable(rcu_int_enum stab_int)
 685:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 686:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(stab_int) |= BIT(RCU_BIT_POS(stab_int));
 687:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 688:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 689:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 690:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      disable the stabilization interrupt
 691:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  stab_int: clock stabilization interrupt, refer to rcu_int_enum
 692:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 693:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 694:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 695:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 696:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 697:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 698:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable
 699:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable
 700:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 701:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
GAS LISTING /tmp/ccyhPrST.s 			page 14


 702:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_interrupt_disable(rcu_int_enum stab_int)
 704:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 705:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(stab_int) &= ~BIT(RCU_BIT_POS(stab_int));
 706:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 707:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 708:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 709:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      wait for oscillator stabilization flags is SET or oscillator startup is timeout
 710:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 711:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 712:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 713:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 714:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 715:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 716:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 717:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1
 718:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2
 719:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 720:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 722:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 724:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t stb_cnt = 0U;
  40              		.loc 1 724 5
 725:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     ErrStatus reval = ERROR;
  41              		.loc 1 725 5
 726:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     FlagStatus osci_stat = RESET;
  42              		.loc 1 726 5
 727:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(osci){
  43              		.loc 1 728 5
 729:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 730:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_HXTAL:
 731:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)){
 732:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 733:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 734:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 735:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 736:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* check whether flag is set or not */
 737:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)){
 738:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 739:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 740:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 741:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 742:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait LXTAL stable */
 743:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_LXTAL:
 744:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)){
 745:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 746:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 747:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 748:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 749:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* check whether flag is set or not */
 750:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)){
 751:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 752:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 753:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 754:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
GAS LISTING /tmp/ccyhPrST.s 			page 15


 755:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait IRC8M stable */
 756:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_IRC8M:
 757:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         while((RESET == osci_stat) && (IRC8M_STARTUP_TIMEOUT != stb_cnt)){
  44              		.loc 1 757 14
  45 0014 11A0     		j	.L3
  46              	.LVL1:
  47              	.L6:
  48              		.loc 1 757 36 is_stmt 0
  49 0016 09C7     		beq	a4,zero,.L2
  50              	.LVL2:
  51              	.L3:
 758:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
  52              		.loc 1 758 13 is_stmt 1
  53              	.LBB65:
  54              	.LBB64:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
  55              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
  56              		.loc 1 607 18 is_stmt 0
  57 0018 9C42     		lw	a5,0(a3)
  58              	.LVL3:
  59              	.LBE64:
  60              	.LBE65:
 759:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
  61              		.loc 1 759 13 is_stmt 1
 757:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
  62              		.loc 1 757 14
 757:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
  63              		.loc 1 757 36 is_stmt 0
  64 001a 7D17     		addi	a4,a4,-1
  65              	.LVL4:
 757:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
  66              		.loc 1 757 14
  67 001c 898B     		andi	a5,a5,2
  68              	.LVL5:
  69 001e E5DF     		beq	a5,zero,.L6
  70              	.L2:
 760:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 761:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 762:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* check whether flag is set or not */
 763:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC8MSTB)){
  71              		.loc 1 763 9 is_stmt 1
  72              	.LVL6:
  73              	.LBB66:
  74              	.LBB67:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
  75              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
  76              		.loc 1 607 18 is_stmt 0
  77 0020 B7170240 		li	a5,1073876992
  78 0024 9843     		lw	a4,0(a5)
  79              	.LVL7:
  80              	.LBE67:
  81              	.LBE66:
 764:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 765:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 766:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
GAS LISTING /tmp/ccyhPrST.s 			page 16


 767:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 768:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait IRC40K stable */
 769:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_IRC40K:
 770:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 771:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 772:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 773:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 774:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 775:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* check whether flag is set or not */
 776:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC40KSTB)){
 777:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 778:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 779:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 780:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 781:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait PLL stable */
 782:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL_CK:
 783:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 784:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 785:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 786:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 787:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 788:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* check whether flag is set or not */
 789:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)){
 790:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 791:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 792:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 793:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait PLL1 stable */
 794:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL1_CK:
 795:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 796:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 797:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 798:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 799:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 800:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* check whether flag is set or not */
 801:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL1STB)){
 802:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 803:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 804:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 805:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait PLL2 stable */
 806:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL2_CK:
 807:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 808:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 809:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 810:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 811:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 812:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* check whether flag is set or not */
 813:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL2STB)){
 814:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 815:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 816:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 817:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 818:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     default:
 819:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 820:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 821:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 822:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* return value */
 823:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     return reval;
GAS LISTING /tmp/ccyhPrST.s 			page 17


  82              		.loc 1 823 5 is_stmt 1
  83              	.LBE68:
  84              	.LBE69:
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
  85              		.loc 1 59 5
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
  86              		.loc 1 59 14 is_stmt 0
  87 0026 D843     		lw	a4,4(a5)
  88 0028 B70600C0 		li	a3,-1073741824
  89 002c B106     		addi	a3,a3,12
  90 002e 758F     		and	a4,a4,a3
  91 0030 D8C3     		sw	a4,4(a5)
  63:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  92              		.loc 1 63 5 is_stmt 1
  63:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  93              		.loc 1 63 13 is_stmt 0
  94 0032 9843     		lw	a4,0(a5)
  95 0034 B706F7FE 		li	a3,-17367040
  96 0038 FD16     		addi	a3,a3,-1
  97 003a 758F     		and	a4,a4,a3
  98 003c 98C3     		sw	a4,0(a5)
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
  99              		.loc 1 64 5 is_stmt 1
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
 100              		.loc 1 64 13 is_stmt 0
 101 003e 9843     		lw	a4,0(a5)
 102 0040 B706FCFF 		li	a3,-262144
 103 0044 FD16     		addi	a3,a3,-1
 104 0046 758F     		and	a4,a4,a3
 105 0048 98C3     		sw	a4,0(a5)
  65:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset INT and CFG1 register */
 106              		.loc 1 65 5 is_stmt 1
  65:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset INT and CFG1 register */
 107              		.loc 1 65 13 is_stmt 0
 108 004a 9843     		lw	a4,0(a5)
 109 004c B70600EC 		li	a3,-335544320
 110 0050 FD16     		addi	a3,a3,-1
 111 0052 758F     		and	a4,a4,a3
 112 0054 98C3     		sw	a4,0(a5)
  67:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
 113              		.loc 1 67 5 is_stmt 1
  67:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
 114              		.loc 1 67 13 is_stmt 0
 115 0056 3707FF00 		li	a4,16711680
 116 005a 98C7     		sw	a4,8(a5)
  68:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL);
 117              		.loc 1 68 5 is_stmt 1
  68:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL);
 118              		.loc 1 68 14 is_stmt 0
 119 005c D857     		lw	a4,44(a5)
 120 005e B706F8FF 		li	a3,-524288
 121 0062 758F     		and	a4,a4,a3
 122 0064 D8D7     		sw	a4,44(a5)
  70:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 123              		.loc 1 70 1
 124 0066 8280     		ret
 125              		.cfi_endproc
GAS LISTING /tmp/ccyhPrST.s 			page 18


 126              	.LFE2:
 128              		.section	.text.rcu_periph_clock_enable,"ax",@progbits
 129              		.align	1
 130              		.globl	rcu_periph_clock_enable
 132              	rcu_periph_clock_enable:
 133              	.LFB3:
  98:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 134              		.loc 1 98 1 is_stmt 1
 135              		.cfi_startproc
 136              	.LVL8:
  99:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 137              		.loc 1 99 5
  99:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 138              		.loc 1 99 25 is_stmt 0
 139 0000 13576500 		srli	a4,a0,6
 140 0004 B7170240 		li	a5,1073876992
 141 0008 3E97     		add	a4,a4,a5
 142 000a 1443     		lw	a3,0(a4)
  99:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 143              		.loc 1 99 28
 144 000c 8547     		li	a5,1
 145 000e 3395A700 		sll	a0,a5,a0
 146              	.LVL9:
  99:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 147              		.loc 1 99 25
 148 0012 558D     		or	a0,a0,a3
 149 0014 08C3     		sw	a0,0(a4)
 100:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 150              		.loc 1 100 1
 151 0016 8280     		ret
 152              		.cfi_endproc
 153              	.LFE3:
 155              		.section	.text.rcu_periph_clock_disable,"ax",@progbits
 156              		.align	1
 157              		.globl	rcu_periph_clock_disable
 159              	rcu_periph_clock_disable:
 160              	.LFB4:
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 161              		.loc 1 128 1 is_stmt 1
 162              		.cfi_startproc
 163              	.LVL10:
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 164              		.loc 1 129 5
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 165              		.loc 1 129 25 is_stmt 0
 166 0000 B7170240 		li	a5,1073876992
 167 0004 13576500 		srli	a4,a0,6
 168 0008 3E97     		add	a4,a4,a5
 169 000a 1443     		lw	a3,0(a4)
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 170              		.loc 1 129 29
 171 000c 8547     		li	a5,1
 172 000e B397A700 		sll	a5,a5,a0
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 173              		.loc 1 129 28
 174 0012 93C7F7FF 		not	a5,a5
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
GAS LISTING /tmp/ccyhPrST.s 			page 19


 175              		.loc 1 129 25
 176 0016 F58F     		and	a5,a5,a3
 177 0018 1CC3     		sw	a5,0(a4)
 130:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 178              		.loc 1 130 1
 179 001a 8280     		ret
 180              		.cfi_endproc
 181              	.LFE4:
 183              		.section	.text.rcu_periph_clock_sleep_enable,"ax",@progbits
 184              		.align	1
 185              		.globl	rcu_periph_clock_sleep_enable
 187              	rcu_periph_clock_sleep_enable:
 188              	.LFB44:
 189              		.cfi_startproc
 190 0000 13576500 		srli	a4,a0,6
 191 0004 B7170240 		li	a5,1073876992
 192 0008 3E97     		add	a4,a4,a5
 193 000a 1443     		lw	a3,0(a4)
 194 000c 8547     		li	a5,1
 195 000e 3395A700 		sll	a0,a5,a0
 196 0012 558D     		or	a0,a0,a3
 197 0014 08C3     		sw	a0,0(a4)
 198 0016 8280     		ret
 199              		.cfi_endproc
 200              	.LFE44:
 202              		.section	.text.rcu_periph_clock_sleep_disable,"ax",@progbits
 203              		.align	1
 204              		.globl	rcu_periph_clock_sleep_disable
 206              	rcu_periph_clock_sleep_disable:
 207              	.LFB54:
 208              		.cfi_startproc
 209 0000 B7170240 		li	a5,1073876992
 210 0004 13576500 		srli	a4,a0,6
 211 0008 3E97     		add	a4,a4,a5
 212 000a 1443     		lw	a3,0(a4)
 213 000c 8547     		li	a5,1
 214 000e B397A700 		sll	a5,a5,a0
 215 0012 93C7F7FF 		not	a5,a5
 216 0016 F58F     		and	a5,a5,a3
 217 0018 1CC3     		sw	a5,0(a4)
 218 001a 8280     		ret
 219              		.cfi_endproc
 220              	.LFE54:
 222              		.section	.text.rcu_periph_reset_enable,"ax",@progbits
 223              		.align	1
 224              		.globl	rcu_periph_reset_enable
 226              	rcu_periph_reset_enable:
 227              	.LFB46:
 228              		.cfi_startproc
 229 0000 13576500 		srli	a4,a0,6
 230 0004 B7170240 		li	a5,1073876992
 231 0008 3E97     		add	a4,a4,a5
 232 000a 1443     		lw	a3,0(a4)
 233 000c 8547     		li	a5,1
 234 000e 3395A700 		sll	a0,a5,a0
 235 0012 558D     		or	a0,a0,a3
 236 0014 08C3     		sw	a0,0(a4)
GAS LISTING /tmp/ccyhPrST.s 			page 20


 237 0016 8280     		ret
 238              		.cfi_endproc
 239              	.LFE46:
 241              		.section	.text.rcu_periph_reset_disable,"ax",@progbits
 242              		.align	1
 243              		.globl	rcu_periph_reset_disable
 245              	rcu_periph_reset_disable:
 246              	.LFB56:
 247              		.cfi_startproc
 248 0000 B7170240 		li	a5,1073876992
 249 0004 13576500 		srli	a4,a0,6
 250 0008 3E97     		add	a4,a4,a5
 251 000a 1443     		lw	a3,0(a4)
 252 000c 8547     		li	a5,1
 253 000e B397A700 		sll	a5,a5,a0
 254 0012 93C7F7FF 		not	a5,a5
 255 0016 F58F     		and	a5,a5,a3
 256 0018 1CC3     		sw	a5,0(a4)
 257 001a 8280     		ret
 258              		.cfi_endproc
 259              	.LFE56:
 261              		.section	.text.rcu_bkp_reset_enable,"ax",@progbits
 262              		.align	1
 263              		.globl	rcu_bkp_reset_enable
 265              	rcu_bkp_reset_enable:
 266              	.LFB9:
 219:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 267              		.loc 1 219 1 is_stmt 1
 268              		.cfi_startproc
 220:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 269              		.loc 1 220 5
 220:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 270              		.loc 1 220 15 is_stmt 0
 271 0000 37170240 		li	a4,1073876992
 272 0004 1C53     		lw	a5,32(a4)
 273 0006 C166     		li	a3,65536
 274 0008 D58F     		or	a5,a5,a3
 275 000a 1CD3     		sw	a5,32(a4)
 221:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 276              		.loc 1 221 1
 277 000c 8280     		ret
 278              		.cfi_endproc
 279              	.LFE9:
 281              		.section	.text.rcu_bkp_reset_disable,"ax",@progbits
 282              		.align	1
 283              		.globl	rcu_bkp_reset_disable
 285              	rcu_bkp_reset_disable:
 286              	.LFB10:
 230:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 287              		.loc 1 230 1 is_stmt 1
 288              		.cfi_startproc
 231:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 289              		.loc 1 231 5
 231:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 290              		.loc 1 231 15 is_stmt 0
 291 0000 B7160240 		li	a3,1073876992
 292 0004 9C52     		lw	a5,32(a3)
GAS LISTING /tmp/ccyhPrST.s 			page 21


 293 0006 4177     		li	a4,-65536
 294 0008 7D17     		addi	a4,a4,-1
 295 000a F98F     		and	a5,a5,a4
 296 000c 9CD2     		sw	a5,32(a3)
 232:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 297              		.loc 1 232 1
 298 000e 8280     		ret
 299              		.cfi_endproc
 300              	.LFE10:
 302              		.section	.text.rcu_system_clock_source_config,"ax",@progbits
 303              		.align	1
 304              		.globl	rcu_system_clock_source_config
 306              	rcu_system_clock_source_config:
 307              	.LFB11:
 245:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 308              		.loc 1 245 1 is_stmt 1
 309              		.cfi_startproc
 310              	.LVL11:
 246:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 311              		.loc 1 246 5
 248:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 312              		.loc 1 248 5
 248:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 313              		.loc 1 248 9 is_stmt 0
 314 0000 37170240 		li	a4,1073876992
 315 0004 5C43     		lw	a5,4(a4)
 316              	.LVL12:
 250:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 317              		.loc 1 250 5 is_stmt 1
 251:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 318              		.loc 1 251 5
 250:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 319              		.loc 1 250 9 is_stmt 0
 320 0006 F19B     		andi	a5,a5,-4
 321              	.LVL13:
 251:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 322              		.loc 1 251 21
 323 0008 C98F     		or	a5,a5,a0
 324              	.LVL14:
 251:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 325              		.loc 1 251 14
 326 000a 5CC3     		sw	a5,4(a4)
 252:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 327              		.loc 1 252 1
 328 000c 8280     		ret
 329              		.cfi_endproc
 330              	.LFE11:
 332              		.section	.text.rcu_system_clock_source_get,"ax",@progbits
 333              		.align	1
 334              		.globl	rcu_system_clock_source_get
 336              	rcu_system_clock_source_get:
 337              	.LFB12:
 264:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 338              		.loc 1 264 1 is_stmt 1
 339              		.cfi_startproc
 265:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 340              		.loc 1 265 5
GAS LISTING /tmp/ccyhPrST.s 			page 22


 265:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 341              		.loc 1 265 22 is_stmt 0
 342 0000 B7170240 		li	a5,1073876992
 343 0004 C843     		lw	a0,4(a5)
 266:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 344              		.loc 1 266 1
 345 0006 3189     		andi	a0,a0,12
 346 0008 8280     		ret
 347              		.cfi_endproc
 348              	.LFE12:
 350              		.section	.text.rcu_ahb_clock_config,"ax",@progbits
 351              		.align	1
 352              		.globl	rcu_ahb_clock_config
 354              	rcu_ahb_clock_config:
 355              	.LFB13:
 277:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 356              		.loc 1 277 1 is_stmt 1
 357              		.cfi_startproc
 358              	.LVL15:
 278:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 359              		.loc 1 278 5
 280:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 360              		.loc 1 280 5
 280:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 361              		.loc 1 280 9 is_stmt 0
 362 0000 37170240 		li	a4,1073876992
 363 0004 5C43     		lw	a5,4(a4)
 364              	.LVL16:
 283:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 365              		.loc 1 283 5 is_stmt 1
 284:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 366              		.loc 1 284 5
 283:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 367              		.loc 1 283 9 is_stmt 0
 368 0006 93F7F7F0 		andi	a5,a5,-241
 369              	.LVL17:
 284:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 370              		.loc 1 284 21
 371 000a C98F     		or	a5,a5,a0
 372              	.LVL18:
 284:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 373              		.loc 1 284 14
 374 000c 5CC3     		sw	a5,4(a4)
 285:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 375              		.loc 1 285 1
 376 000e 8280     		ret
 377              		.cfi_endproc
 378              	.LFE13:
 380              		.section	.text.rcu_apb1_clock_config,"ax",@progbits
 381              		.align	1
 382              		.globl	rcu_apb1_clock_config
 384              	rcu_apb1_clock_config:
 385              	.LFB14:
 300:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 386              		.loc 1 300 1 is_stmt 1
 387              		.cfi_startproc
 388              	.LVL19:
GAS LISTING /tmp/ccyhPrST.s 			page 23


 301:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 389              		.loc 1 301 5
 303:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 390              		.loc 1 303 5
 303:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 391              		.loc 1 303 9 is_stmt 0
 392 0000 37170240 		li	a4,1073876992
 393 0004 5C43     		lw	a5,4(a4)
 394              	.LVL20:
 306:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 395              		.loc 1 306 5 is_stmt 1
 307:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 396              		.loc 1 307 5
 306:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 397              		.loc 1 306 9 is_stmt 0
 398 0006 93F7F78F 		andi	a5,a5,-1793
 399              	.LVL21:
 307:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 400              		.loc 1 307 21
 401 000a C98F     		or	a5,a5,a0
 402              	.LVL22:
 307:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 403              		.loc 1 307 14
 404 000c 5CC3     		sw	a5,4(a4)
 308:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 405              		.loc 1 308 1
 406 000e 8280     		ret
 407              		.cfi_endproc
 408              	.LFE14:
 410              		.section	.text.rcu_apb2_clock_config,"ax",@progbits
 411              		.align	1
 412              		.globl	rcu_apb2_clock_config
 414              	rcu_apb2_clock_config:
 415              	.LFB15:
 323:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 416              		.loc 1 323 1 is_stmt 1
 417              		.cfi_startproc
 418              	.LVL23:
 324:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 419              		.loc 1 324 5
 326:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 420              		.loc 1 326 5
 326:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 421              		.loc 1 326 9 is_stmt 0
 422 0000 B7160240 		li	a3,1073876992
 423 0004 DC42     		lw	a5,4(a3)
 424              	.LVL24:
 329:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 425              		.loc 1 329 5 is_stmt 1
 330:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 426              		.loc 1 330 5
 329:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 427              		.loc 1 329 9 is_stmt 0
 428 0006 7177     		li	a4,-16384
 429 0008 1307F77F 		addi	a4,a4,2047
 430 000c F98F     		and	a5,a5,a4
 431              	.LVL25:
GAS LISTING /tmp/ccyhPrST.s 			page 24


 330:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 432              		.loc 1 330 21
 433 000e C98F     		or	a5,a5,a0
 330:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 434              		.loc 1 330 14
 435 0010 DCC2     		sw	a5,4(a3)
 331:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 436              		.loc 1 331 1
 437 0012 8280     		ret
 438              		.cfi_endproc
 439              	.LFE15:
 441              		.section	.text.rcu_ckout0_config,"ax",@progbits
 442              		.align	1
 443              		.globl	rcu_ckout0_config
 445              	rcu_ckout0_config:
 446              	.LFB16:
 350:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 447              		.loc 1 350 1 is_stmt 1
 448              		.cfi_startproc
 449              	.LVL26:
 351:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 450              		.loc 1 351 5
 353:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 451              		.loc 1 353 5
 353:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 452              		.loc 1 353 9 is_stmt 0
 453 0000 B7160240 		li	a3,1073876992
 454 0004 DC42     		lw	a5,4(a3)
 455              	.LVL27:
 356:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ckout0_src);
 456              		.loc 1 356 5 is_stmt 1
 357:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 457              		.loc 1 357 5
 356:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | ckout0_src);
 458              		.loc 1 356 9 is_stmt 0
 459 0006 370700F1 		li	a4,-251658240
 460 000a 7D17     		addi	a4,a4,-1
 461 000c F98F     		and	a5,a5,a4
 462              	.LVL28:
 357:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 463              		.loc 1 357 21
 464 000e C98F     		or	a5,a5,a0
 357:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 465              		.loc 1 357 14
 466 0010 DCC2     		sw	a5,4(a3)
 358:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 467              		.loc 1 358 1
 468 0012 8280     		ret
 469              		.cfi_endproc
 470              	.LFE16:
 472              		.section	.text.rcu_pll_config,"ax",@progbits
 473              		.align	1
 474              		.globl	rcu_pll_config
 476              	rcu_pll_config:
 477              	.LFB17:
 373:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg = 0U;
 478              		.loc 1 373 1 is_stmt 1
GAS LISTING /tmp/ccyhPrST.s 			page 25


 479              		.cfi_startproc
 480              	.LVL29:
 374:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 481              		.loc 1 374 5
 376:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 482              		.loc 1 376 5
 376:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 483              		.loc 1 376 9 is_stmt 0
 484 0000 B7160240 		li	a3,1073876992
 485 0004 DC42     		lw	a5,4(a3)
 486              	.LVL30:
 379:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg |= (pll_src | pll_mul);
 487              		.loc 1 379 5 is_stmt 1
 380:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 488              		.loc 1 380 5
 379:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg |= (pll_src | pll_mul);
 489              		.loc 1 379 9 is_stmt 0
 490 0006 3707C3DF 		li	a4,-540868608
 491 000a 7D17     		addi	a4,a4,-1
 492 000c F98F     		and	a5,a5,a4
 493              	.LVL31:
 494 000e CD8F     		or	a5,a5,a1
 380:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 495              		.loc 1 380 9
 496 0010 C98F     		or	a5,a0,a5
 497              	.LVL32:
 382:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 498              		.loc 1 382 5 is_stmt 1
 382:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 499              		.loc 1 382 14 is_stmt 0
 500 0012 DCC2     		sw	a5,4(a3)
 383:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 501              		.loc 1 383 1
 502 0014 8280     		ret
 503              		.cfi_endproc
 504              	.LFE17:
 506              		.section	.text.rcu_predv0_config,"ax",@progbits
 507              		.align	1
 508              		.globl	rcu_predv0_config
 510              	rcu_predv0_config:
 511              	.LFB18:
 398:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg = 0U;
 512              		.loc 1 398 1 is_stmt 1
 513              		.cfi_startproc
 514              	.LVL33:
 399:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 515              		.loc 1 399 5
 401:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset PREDV0SEL and PREDV0 bits */
 516              		.loc 1 401 5
 401:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset PREDV0SEL and PREDV0 bits */
 517              		.loc 1 401 9 is_stmt 0
 518 0000 B7160240 		li	a3,1073876992
 519 0004 DC56     		lw	a5,44(a3)
 520              	.LVL34:
 403:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 521              		.loc 1 403 5 is_stmt 1
 405:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
GAS LISTING /tmp/ccyhPrST.s 			page 26


 522              		.loc 1 405 5
 403:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 523              		.loc 1 403 9 is_stmt 0
 524 0006 4177     		li	a4,-65536
 525 0008 4117     		addi	a4,a4,-16
 526 000a F98F     		and	a5,a5,a4
 527              	.LVL35:
 528 000c CD8F     		or	a5,a5,a1
 405:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 529              		.loc 1 405 9
 530 000e C98F     		or	a5,a0,a5
 531              	.LVL36:
 407:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 532              		.loc 1 407 5 is_stmt 1
 407:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 533              		.loc 1 407 14 is_stmt 0
 534 0010 DCD6     		sw	a5,44(a3)
 408:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 535              		.loc 1 408 1
 536 0012 8280     		ret
 537              		.cfi_endproc
 538              	.LFE18:
 540              		.section	.text.rcu_predv1_config,"ax",@progbits
 541              		.align	1
 542              		.globl	rcu_predv1_config
 544              	rcu_predv1_config:
 545              	.LFB19:
 419:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg = 0U;
 546              		.loc 1 419 1 is_stmt 1
 547              		.cfi_startproc
 548              	.LVL37:
 420:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 549              		.loc 1 420 5
 422:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the PREDV1 bits */
 550              		.loc 1 422 5
 422:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the PREDV1 bits */
 551              		.loc 1 422 9 is_stmt 0
 552 0000 37170240 		li	a4,1073876992
 553 0004 5C57     		lw	a5,44(a4)
 554              	.LVL38:
 424:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* set the PREDV1 division factor */
 555              		.loc 1 424 5 is_stmt 1
 424:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* set the PREDV1 division factor */
 556              		.loc 1 424 9 is_stmt 0
 557 0006 93F7F7F0 		andi	a5,a5,-241
 558              	.LVL39:
 426:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 559              		.loc 1 426 5 is_stmt 1
 426:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 560              		.loc 1 426 9 is_stmt 0
 561 000a C98F     		or	a5,a5,a0
 562              	.LVL40:
 428:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 563              		.loc 1 428 5 is_stmt 1
 428:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 564              		.loc 1 428 14 is_stmt 0
 565 000c 5CD7     		sw	a5,44(a4)
GAS LISTING /tmp/ccyhPrST.s 			page 27


 429:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 566              		.loc 1 429 1
 567 000e 8280     		ret
 568              		.cfi_endproc
 569              	.LFE19:
 571              		.section	.text.rcu_pll1_config,"ax",@progbits
 572              		.align	1
 573              		.globl	rcu_pll1_config
 575              	rcu_pll1_config:
 576              	.LFB20:
 440:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL1MF;
 577              		.loc 1 440 1 is_stmt 1
 578              		.cfi_startproc
 579              	.LVL41:
 441:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 |= pll_mul;
 580              		.loc 1 441 5
 441:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 |= pll_mul;
 581              		.loc 1 441 14 is_stmt 0
 582 0000 B7170240 		li	a5,1073876992
 583 0004 D857     		lw	a4,44(a5)
 584 0006 FD76     		li	a3,-4096
 585 0008 9386F60F 		addi	a3,a3,255
 586 000c 758F     		and	a4,a4,a3
 587 000e D8D7     		sw	a4,44(a5)
 442:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 588              		.loc 1 442 5 is_stmt 1
 442:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 589              		.loc 1 442 14 is_stmt 0
 590 0010 D857     		lw	a4,44(a5)
 591 0012 498F     		or	a4,a4,a0
 592 0014 D8D7     		sw	a4,44(a5)
 443:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 593              		.loc 1 443 1
 594 0016 8280     		ret
 595              		.cfi_endproc
 596              	.LFE20:
 598              		.section	.text.rcu_pll2_config,"ax",@progbits
 599              		.align	1
 600              		.globl	rcu_pll2_config
 602              	rcu_pll2_config:
 603              	.LFB21:
 454:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL2MF;
 604              		.loc 1 454 1 is_stmt 1
 605              		.cfi_startproc
 606              	.LVL42:
 455:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 |= pll_mul; 
 607              		.loc 1 455 5
 455:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 |= pll_mul; 
 608              		.loc 1 455 14 is_stmt 0
 609 0000 B7170240 		li	a5,1073876992
 610 0004 D857     		lw	a4,44(a5)
 611 0006 C576     		li	a3,-61440
 612 0008 FD16     		addi	a3,a3,-1
 613 000a 758F     		and	a4,a4,a3
 614 000c D8D7     		sw	a4,44(a5)
 456:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 615              		.loc 1 456 5 is_stmt 1
GAS LISTING /tmp/ccyhPrST.s 			page 28


 456:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 616              		.loc 1 456 14 is_stmt 0
 617 000e D857     		lw	a4,44(a5)
 618 0010 498F     		or	a4,a4,a0
 619 0012 D8D7     		sw	a4,44(a5)
 457:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 620              		.loc 1 457 1
 621 0014 8280     		ret
 622              		.cfi_endproc
 623              	.LFE21:
 625              		.section	.text.rcu_adc_clock_config,"ax",@progbits
 626              		.align	1
 627              		.globl	rcu_adc_clock_config
 629              	rcu_adc_clock_config:
 630              	.LFB22:
 473:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg0;
 631              		.loc 1 473 1 is_stmt 1
 632              		.cfi_startproc
 633              	.LVL43:
 474:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 634              		.loc 1 474 5
 477:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC);
 635              		.loc 1 477 5
 477:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC);
 636              		.loc 1 477 10 is_stmt 0
 637 0000 B7170240 		li	a5,1073876992
 638 0004 DC43     		lw	a5,4(a5)
 639              	.LVL44:
 478:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 640              		.loc 1 478 5 is_stmt 1
 478:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 641              		.loc 1 478 10 is_stmt 0
 642 0006 3747FFEF 		li	a4,-268484608
 643 000a 7D17     		addi	a4,a4,-1
 481:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 644              		.loc 1 481 5
 645 000c 9546     		li	a3,5
 478:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 646              		.loc 1 478 10
 647 000e F98F     		and	a5,a5,a4
 648              	.LVL45:
 481:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 649              		.loc 1 481 5 is_stmt 1
 650 0010 6300D502 		beq	a0,a3,.L27
 651 0014 63EBA600 		bgtu	a0,a3,.L28
 652 0018 1147     		li	a4,4
 653 001a 6304E500 		beq	a0,a4,.L29
 486:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 654              		.loc 1 486 13
 486:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 655              		.loc 1 486 30 is_stmt 0
 656 001e 3A05     		slli	a0,a0,14
 657              	.LVL46:
 486:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 658              		.loc 1 486 18
 659 0020 C98F     		or	a5,a5,a0
 660              	.LVL47:
GAS LISTING /tmp/ccyhPrST.s 			page 29


 487:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 661              		.loc 1 487 13 is_stmt 1
 662              	.L29:
 500:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 663              		.loc 1 500 5
 500:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 664              		.loc 1 500 14 is_stmt 0
 665 0022 37170240 		li	a4,1073876992
 666 0026 5CC3     		sw	a5,4(a4)
 501:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 667              		.loc 1 501 1
 668 0028 8280     		ret
 669              	.LVL48:
 670              	.L28:
 481:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 671              		.loc 1 481 5
 672 002a 1D47     		li	a4,7
 673 002c E31BE5FE 		bne	a0,a4,.L29
 674              	.L27:
 491:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reg0 |= (adc_psc << 14 | RCU_CFG0_ADCPSC_2);
 675              		.loc 1 491 13 is_stmt 1
 676              	.LVL49:
 492:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 677              		.loc 1 492 13
 492:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 678              		.loc 1 492 30 is_stmt 0
 679 0030 3177     		li	a4,-81920
 680 0032 3A05     		slli	a0,a0,14
 681              	.LVL50:
 682 0034 798D     		and	a0,a0,a4
 492:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             break;
 683              		.loc 1 492 18
 684 0036 C98F     		or	a5,a0,a5
 685              	.LVL51:
 686 0038 37070010 		li	a4,268435456
 687 003c D98F     		or	a5,a5,a4
 688              	.LVL52:
 493:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 689              		.loc 1 493 13 is_stmt 1
 500:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 690              		.loc 1 500 5
 500:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 691              		.loc 1 500 14 is_stmt 0
 692 003e 37170240 		li	a4,1073876992
 693 0042 5CC3     		sw	a5,4(a4)
 501:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 694              		.loc 1 501 1
 695 0044 8280     		ret
 696              		.cfi_endproc
 697              	.LFE22:
 699              		.section	.text.rcu_usb_clock_config,"ax",@progbits
 700              		.align	1
 701              		.globl	rcu_usb_clock_config
 703              	rcu_usb_clock_config:
 704              	.LFB23:
 515:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 705              		.loc 1 515 1 is_stmt 1
GAS LISTING /tmp/ccyhPrST.s 			page 30


 706              		.cfi_startproc
 707              	.LVL53:
 516:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 708              		.loc 1 516 5
 518:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 709              		.loc 1 518 5
 518:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 710              		.loc 1 518 9 is_stmt 0
 711 0000 B7160240 		li	a3,1073876992
 712 0004 DC42     		lw	a5,4(a3)
 713              	.LVL54:
 521:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | usb_psc);
 714              		.loc 1 521 5 is_stmt 1
 522:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 715              		.loc 1 522 5
 521:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG0 = (reg | usb_psc);
 716              		.loc 1 521 9 is_stmt 0
 717 0006 370740FF 		li	a4,-12582912
 718 000a 7D17     		addi	a4,a4,-1
 719 000c F98F     		and	a5,a5,a4
 720              	.LVL55:
 522:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 721              		.loc 1 522 21
 722 000e C98F     		or	a5,a5,a0
 522:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 723              		.loc 1 522 14
 724 0010 DCC2     		sw	a5,4(a3)
 523:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 725              		.loc 1 523 1
 726 0012 8280     		ret
 727              		.cfi_endproc
 728              	.LFE23:
 730              		.section	.text.rcu_rtc_clock_config,"ax",@progbits
 731              		.align	1
 732              		.globl	rcu_rtc_clock_config
 734              	rcu_rtc_clock_config:
 735              	.LFB24:
 537:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 736              		.loc 1 537 1 is_stmt 1
 737              		.cfi_startproc
 738              	.LVL56:
 538:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 739              		.loc 1 538 5
 540:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 740              		.loc 1 540 5
 540:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 741              		.loc 1 540 9 is_stmt 0
 742 0000 37170240 		li	a4,1073876992
 743 0004 1C53     		lw	a5,32(a4)
 744              	.LVL57:
 542:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 745              		.loc 1 542 5 is_stmt 1
 543:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 746              		.loc 1 543 5
 542:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 747              		.loc 1 542 9 is_stmt 0
 748 0006 93F7F7CF 		andi	a5,a5,-769
GAS LISTING /tmp/ccyhPrST.s 			page 31


 749              	.LVL58:
 543:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 750              		.loc 1 543 22
 751 000a C98F     		or	a5,a5,a0
 752              	.LVL59:
 543:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 753              		.loc 1 543 15
 754 000c 1CD3     		sw	a5,32(a4)
 544:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 755              		.loc 1 544 1
 756 000e 8280     		ret
 757              		.cfi_endproc
 758              	.LFE24:
 760              		.section	.text.rcu_i2s1_clock_config,"ax",@progbits
 761              		.align	1
 762              		.globl	rcu_i2s1_clock_config
 764              	rcu_i2s1_clock_config:
 765              	.LFB25:
 556:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 766              		.loc 1 556 1 is_stmt 1
 767              		.cfi_startproc
 768              	.LVL60:
 557:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 769              		.loc 1 557 5
 559:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the I2S1SEL bit and set according to i2s_clock_source */
 770              		.loc 1 559 5
 559:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the I2S1SEL bit and set according to i2s_clock_source */
 771              		.loc 1 559 9 is_stmt 0
 772 0000 B7160240 		li	a3,1073876992
 773 0004 DC56     		lw	a5,44(a3)
 774              	.LVL61:
 561:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 775              		.loc 1 561 5 is_stmt 1
 562:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 776              		.loc 1 562 5
 561:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 777              		.loc 1 561 9 is_stmt 0
 778 0006 0177     		li	a4,-131072
 779 0008 7D17     		addi	a4,a4,-1
 780 000a F98F     		and	a5,a5,a4
 781              	.LVL62:
 562:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 782              		.loc 1 562 21
 783 000c C98F     		or	a5,a5,a0
 562:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 784              		.loc 1 562 14
 785 000e DCD6     		sw	a5,44(a3)
 563:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 786              		.loc 1 563 1
 787 0010 8280     		ret
 788              		.cfi_endproc
 789              	.LFE25:
 791              		.section	.text.rcu_i2s2_clock_config,"ax",@progbits
 792              		.align	1
 793              		.globl	rcu_i2s2_clock_config
 795              	rcu_i2s2_clock_config:
 796              	.LFB26:
GAS LISTING /tmp/ccyhPrST.s 			page 32


 575:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 797              		.loc 1 575 1 is_stmt 1
 798              		.cfi_startproc
 799              	.LVL63:
 576:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 800              		.loc 1 576 5
 578:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the I2S2SEL bit and set according to i2s_clock_source */
 801              		.loc 1 578 5
 578:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the I2S2SEL bit and set according to i2s_clock_source */
 802              		.loc 1 578 9 is_stmt 0
 803 0000 B7160240 		li	a3,1073876992
 804 0004 DC56     		lw	a5,44(a3)
 805              	.LVL64:
 580:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 806              		.loc 1 580 5 is_stmt 1
 581:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 807              		.loc 1 581 5
 580:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 808              		.loc 1 580 9 is_stmt 0
 809 0006 3707FCFF 		li	a4,-262144
 810 000a 7D17     		addi	a4,a4,-1
 811 000c F98F     		and	a5,a5,a4
 812              	.LVL65:
 581:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 813              		.loc 1 581 21
 814 000e C98F     		or	a5,a5,a0
 581:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 815              		.loc 1 581 14
 816 0010 DCD6     		sw	a5,44(a3)
 582:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 817              		.loc 1 582 1
 818 0012 8280     		ret
 819              		.cfi_endproc
 820              	.LFE26:
 822              		.section	.text.rcu_flag_get,"ax",@progbits
 823              		.align	1
 824              		.globl	rcu_flag_get
 826              	rcu_flag_get:
 827              	.LFB27:
 605:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* get the rcu flag */
 828              		.loc 1 605 1 is_stmt 1
 829              		.cfi_startproc
 830              	.LVL66:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 831              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 832              		.loc 1 607 18 is_stmt 0
 833 0000 93576500 		srli	a5,a0,6
 834 0004 37170240 		li	a4,1073876992
 835 0008 BA97     		add	a5,a5,a4
 836 000a 9C43     		lw	a5,0(a5)
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 837              		.loc 1 607 14
 838 000c 33D5A700 		srl	a0,a5,a0
 839              	.LVL67:
 612:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 840              		.loc 1 612 1
GAS LISTING /tmp/ccyhPrST.s 			page 33


 841 0010 0589     		andi	a0,a0,1
 842 0012 8280     		ret
 843              		.cfi_endproc
 844              	.LFE27:
 846              		.section	.text.rcu_all_reset_flag_clear,"ax",@progbits
 847              		.align	1
 848              		.globl	rcu_all_reset_flag_clear
 850              	rcu_all_reset_flag_clear:
 851              	.LFB28:
 621:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 852              		.loc 1 621 1 is_stmt 1
 853              		.cfi_startproc
 622:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 854              		.loc 1 622 5
 622:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 855              		.loc 1 622 16 is_stmt 0
 856 0000 37170240 		li	a4,1073876992
 857 0004 5C53     		lw	a5,36(a4)
 858 0006 B7060001 		li	a3,16777216
 859 000a D58F     		or	a5,a5,a3
 860 000c 5CD3     		sw	a5,36(a4)
 623:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 861              		.loc 1 623 1
 862 000e 8280     		ret
 863              		.cfi_endproc
 864              	.LFE28:
 866              		.section	.text.rcu_interrupt_flag_get,"ax",@progbits
 867              		.align	1
 868              		.globl	rcu_interrupt_flag_get
 870              	rcu_interrupt_flag_get:
 871              	.LFB62:
 872              		.cfi_startproc
 873 0000 93576500 		srli	a5,a0,6
 874 0004 37170240 		li	a4,1073876992
 875 0008 BA97     		add	a5,a5,a4
 876 000a 9C43     		lw	a5,0(a5)
 877 000c 33D5A700 		srl	a0,a5,a0
 878 0010 0589     		andi	a0,a0,1
 879 0012 8280     		ret
 880              		.cfi_endproc
 881              	.LFE62:
 883              		.section	.text.rcu_interrupt_flag_clear,"ax",@progbits
 884              		.align	1
 885              		.globl	rcu_interrupt_flag_clear
 887              	rcu_interrupt_flag_clear:
 888              	.LFB48:
 889              		.cfi_startproc
 890 0000 13576500 		srli	a4,a0,6
 891 0004 B7170240 		li	a5,1073876992
 892 0008 3E97     		add	a4,a4,a5
 893 000a 1443     		lw	a3,0(a4)
 894 000c 8547     		li	a5,1
 895 000e 3395A700 		sll	a0,a5,a0
 896 0012 558D     		or	a0,a0,a3
 897 0014 08C3     		sw	a0,0(a4)
 898 0016 8280     		ret
 899              		.cfi_endproc
GAS LISTING /tmp/ccyhPrST.s 			page 34


 900              	.LFE48:
 902              		.section	.text.rcu_interrupt_enable,"ax",@progbits
 903              		.align	1
 904              		.globl	rcu_interrupt_enable
 906              	rcu_interrupt_enable:
 907              	.LFB50:
 908              		.cfi_startproc
 909 0000 13576500 		srli	a4,a0,6
 910 0004 B7170240 		li	a5,1073876992
 911 0008 3E97     		add	a4,a4,a5
 912 000a 1443     		lw	a3,0(a4)
 913 000c 8547     		li	a5,1
 914 000e 3395A700 		sll	a0,a5,a0
 915 0012 558D     		or	a0,a0,a3
 916 0014 08C3     		sw	a0,0(a4)
 917 0016 8280     		ret
 918              		.cfi_endproc
 919              	.LFE50:
 921              		.section	.text.rcu_interrupt_disable,"ax",@progbits
 922              		.align	1
 923              		.globl	rcu_interrupt_disable
 925              	rcu_interrupt_disable:
 926              	.LFB58:
 927              		.cfi_startproc
 928 0000 B7170240 		li	a5,1073876992
 929 0004 13576500 		srli	a4,a0,6
 930 0008 3E97     		add	a4,a4,a5
 931 000a 1443     		lw	a3,0(a4)
 932 000c 8547     		li	a5,1
 933 000e B397A700 		sll	a5,a5,a0
 934 0012 93C7F7FF 		not	a5,a5
 935 0016 F58F     		and	a5,a5,a3
 936 0018 1CC3     		sw	a5,0(a4)
 937 001a 8280     		ret
 938              		.cfi_endproc
 939              	.LFE58:
 941              		.section	.text.rcu_osci_stab_wait,"ax",@progbits
 942              		.align	1
 943              		.globl	rcu_osci_stab_wait
 945              	rcu_osci_stab_wait:
 946              	.LFB33:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t stb_cnt = 0U;
 947              		.loc 1 723 1 is_stmt 1
 948              		.cfi_startproc
 949              	.LVL68:
 724:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     ErrStatus reval = ERROR;
 950              		.loc 1 724 5
 725:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     FlagStatus osci_stat = RESET;
 951              		.loc 1 725 5
 726:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 952              		.loc 1 726 5
 728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 953              		.loc 1 728 5
 954 0000 F147     		li	a5,28
 955 0002 63ECA700 		bgtu	a0,a5,.L43
 956 0006 B7070000 		lui	a5,%hi(.L46)
 957 000a 93870700 		addi	a5,a5,%lo(.L46)
GAS LISTING /tmp/ccyhPrST.s 			page 35


 958 000e 0A05     		slli	a0,a0,2
 959              	.LVL69:
 960 0010 3E95     		add	a0,a0,a5
 961 0012 1C41     		lw	a5,0(a0)
 962 0014 8287     		jr	a5
 963              		.section	.rodata.rcu_osci_stab_wait,"a",@progbits
 964              		.align	2
 965              		.align	2
 966              	.L46:
 967 0000 00000000 		.word	.L61
 968 0004 00000000 		.word	.L60
 969 0008 00000000 		.word	.L60
 970 000c 00000000 		.word	.L60
 971 0010 00000000 		.word	.L60
 972 0014 00000000 		.word	.L60
 973 0018 00000000 		.word	.L60
 974 001c 00000000 		.word	.L60
 975 0020 00000000 		.word	.L60
 976 0024 00000000 		.word	.L60
 977 0028 00000000 		.word	.L60
 978 002c 00000000 		.word	.L60
 979 0030 00000000 		.word	.L60
 980 0034 00000000 		.word	.L60
 981 0038 00000000 		.word	.L60
 982 003c 00000000 		.word	.L60
 983 0040 00000000 		.word	.L62
 984 0044 00000000 		.word	.L60
 985 0048 00000000 		.word	.L60
 986 004c 00000000 		.word	.L60
 987 0050 00000000 		.word	.L60
 988 0054 00000000 		.word	.L60
 989 0058 00000000 		.word	.L60
 990 005c 00000000 		.word	.L60
 991 0060 00000000 		.word	.L63
 992 0064 00000000 		.word	.L60
 993 0068 00000000 		.word	.L64
 994 006c 00000000 		.word	.L60
 995 0070 00000000 		.word	.L65
 996              		.section	.text.rcu_osci_stab_wait
 997              	.L60:
 998 0016 0145     		li	a0,0
 999              		.loc 1 823 5
 824:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1000              		.loc 1 824 1 is_stmt 0
 1001 0018 8280     		ret
 1002              	.LVL70:
 1003              	.L43:
 728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 1004              		.loc 1 728 5
 1005 001a 93070580 		addi	a5,a0,-2048
 1006 001e 9DC7     		beq	a5,zero,.L66
 1007 0020 0567     		li	a4,4096
 1008 0022 B7071000 		li	a5,1048576
 1009 0026 13070790 		addi	a4,a4,-1792
 1010 002a FD17     		addi	a5,a5,-1
 1011              	.LBB70:
 1012              	.LBB71:
GAS LISTING /tmp/ccyhPrST.s 			page 36


 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1013              		.loc 1 607 18
 1014 002c B7160240 		li	a3,1073876992
 1015              	.LBE71:
 1016              	.LBE70:
 728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 1017              		.loc 1 728 5
 1018 0030 6305E500 		beq	a0,a4,.L52
 1019 0034 CDB7     		j	.L60
 1020              	.LVL71:
 1021              	.L76:
 770:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1022              		.loc 1 770 36 discriminator 1
 1023 0036 FD17     		addi	a5,a5,-1
 1024              	.LVL72:
 1025 0038 81C7     		beq	a5,zero,.L56
 1026              	.LVL73:
 1027              	.L52:
 771:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 1028              		.loc 1 771 13 is_stmt 1
 1029              	.LBB73:
 1030              	.LBB72:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1031              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1032              		.loc 1 607 18 is_stmt 0
 1033 003a D852     		lw	a4,36(a3)
 1034              	.LVL74:
 1035              	.LBE72:
 1036              	.LBE73:
 772:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1037              		.loc 1 772 13 is_stmt 1
 770:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1038              		.loc 1 770 14
 1039 003c 098B     		andi	a4,a4,2
 1040              	.LVL75:
 1041 003e 65DF     		beq	a4,zero,.L76
 1042              	.LVL76:
 1043              	.L56:
 776:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 1044              		.loc 1 776 9
 1045              	.LBB74:
 1046              	.LBB75:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1047              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1048              		.loc 1 607 18 is_stmt 0
 1049 0040 B7170240 		li	a5,1073876992
 1050 0044 C853     		lw	a0,36(a5)
 1051              	.LVL77:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1052              		.loc 1 607 14
 1053 0046 0581     		srli	a0,a0,1
 1054 0048 0589     		andi	a0,a0,1
 1055 004a 8280     		ret
 1056              	.LVL78:
 1057              	.L66:
GAS LISTING /tmp/ccyhPrST.s 			page 37


 1058              	.LBE75:
 1059              	.LBE74:
 728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 1060              		.loc 1 728 5
 1061 004c 37070004 		li	a4,67108864
 1062 0050 7D17     		addi	a4,a4,-1
 1063              	.LBB76:
 1064              	.LBB77:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1065              		.loc 1 607 18
 1066 0052 B7160240 		li	a3,1073876992
 1067 0056 19A0     		j	.L51
 1068              	.LVL79:
 1069              	.L77:
 1070              	.LBE77:
 1071              	.LBE76:
 744:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1072              		.loc 1 744 36 discriminator 1
 1073 0058 7D17     		addi	a4,a4,-1
 1074              	.LVL80:
 1075 005a 01C7     		beq	a4,zero,.L54
 1076              	.LVL81:
 1077              	.L51:
 745:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 1078              		.loc 1 745 13 is_stmt 1
 1079              	.LBB79:
 1080              	.LBB78:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1081              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1082              		.loc 1 607 18 is_stmt 0
 1083 005c 9C52     		lw	a5,32(a3)
 1084              	.LVL82:
 1085              	.LBE78:
 1086              	.LBE79:
 746:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1087              		.loc 1 746 13 is_stmt 1
 744:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1088              		.loc 1 744 14
 1089 005e 898B     		andi	a5,a5,2
 1090              	.LVL83:
 1091 0060 E5DF     		beq	a5,zero,.L77
 1092              	.LVL84:
 1093              	.L54:
 750:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 1094              		.loc 1 750 9
 1095              	.LBB80:
 1096              	.LBB81:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1097              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1098              		.loc 1 607 18 is_stmt 0
 1099 0062 B7170240 		li	a5,1073876992
 1100 0066 8853     		lw	a0,32(a5)
 1101              	.LVL85:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1102              		.loc 1 607 14
GAS LISTING /tmp/ccyhPrST.s 			page 38


 1103 0068 0581     		srli	a0,a0,1
 1104 006a 0589     		andi	a0,a0,1
 1105 006c 8280     		ret
 1106              	.LVL86:
 1107              	.L65:
 1108              	.LBE81:
 1109              	.LBE80:
 728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 1110              		.loc 1 728 5
 1111 006e 37071000 		li	a4,1048576
 1112 0072 7D17     		addi	a4,a4,-1
 1113              	.LBB82:
 1114              	.LBB83:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1115              		.loc 1 607 18
 1116 0074 37160240 		li	a2,1073876992
 1117              	.LBE83:
 1118              	.LBE82:
 807:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 1119              		.loc 1 807 14
 1120 0078 B7060020 		li	a3,536870912
 1121 007c 19A0     		j	.L45
 1122              	.LVL87:
 1123              	.L78:
 807:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 1124              		.loc 1 807 36 discriminator 1
 1125 007e 7D17     		addi	a4,a4,-1
 1126              	.LVL88:
 1127 0080 01C7     		beq	a4,zero,.L59
 1128              	.LVL89:
 1129              	.L45:
 808:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 1130              		.loc 1 808 13 is_stmt 1
 1131              	.LBB85:
 1132              	.LBB84:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1133              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1134              		.loc 1 607 18 is_stmt 0
 1135 0082 1C42     		lw	a5,0(a2)
 1136              	.LVL90:
 1137              	.LBE84:
 1138              	.LBE85:
 809:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1139              		.loc 1 809 13 is_stmt 1
 807:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 1140              		.loc 1 807 14
 1141 0084 F58F     		and	a5,a5,a3
 1142              	.LVL91:
 1143 0086 E5DF     		beq	a5,zero,.L78
 1144              	.LVL92:
 1145              	.L59:
 813:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 1146              		.loc 1 813 9
 1147              	.LBB86:
 1148              	.LBB87:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
GAS LISTING /tmp/ccyhPrST.s 			page 39


 1149              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1150              		.loc 1 607 18 is_stmt 0
 1151 0088 B7170240 		li	a5,1073876992
 1152 008c 8843     		lw	a0,0(a5)
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1153              		.loc 1 607 14
 1154 008e 7581     		srli	a0,a0,29
 1155 0090 0589     		andi	a0,a0,1
 1156 0092 8280     		ret
 1157              	.LVL93:
 1158              	.L61:
 1159              	.LBE87:
 1160              	.LBE86:
 728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 1161              		.loc 1 728 5
 1162 0094 13070050 		li	a4,1280
 1163              	.LBB88:
 1164              	.LBB89:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1165              		.loc 1 607 18
 1166 0098 B7160240 		li	a3,1073876992
 1167 009c 19A0     		j	.L50
 1168              	.LVL94:
 1169              	.L79:
 1170              	.LBE89:
 1171              	.LBE88:
 757:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1172              		.loc 1 757 36 discriminator 1
 1173 009e 7D17     		addi	a4,a4,-1
 1174              	.LVL95:
 1175 00a0 01C7     		beq	a4,zero,.L55
 1176              	.LVL96:
 1177              	.L50:
 758:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 1178              		.loc 1 758 13 is_stmt 1
 1179              	.LBB91:
 1180              	.LBB90:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1181              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1182              		.loc 1 607 18 is_stmt 0
 1183 00a2 9C42     		lw	a5,0(a3)
 1184              	.LVL97:
 1185              	.LBE90:
 1186              	.LBE91:
 759:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1187              		.loc 1 759 13 is_stmt 1
 757:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1188              		.loc 1 757 14
 1189 00a4 898B     		andi	a5,a5,2
 1190              	.LVL98:
 1191 00a6 E5DF     		beq	a5,zero,.L79
 1192              	.LVL99:
 1193              	.L55:
 763:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 1194              		.loc 1 763 9
GAS LISTING /tmp/ccyhPrST.s 			page 40


 1195              	.LBB92:
 1196              	.LBB93:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1197              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1198              		.loc 1 607 18 is_stmt 0
 1199 00a8 B7170240 		li	a5,1073876992
 1200 00ac 8843     		lw	a0,0(a5)
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1201              		.loc 1 607 14
 1202 00ae 0581     		srli	a0,a0,1
 1203 00b0 0589     		andi	a0,a0,1
 1204 00b2 8280     		ret
 1205              	.LVL100:
 1206              	.L62:
 1207              	.LBE93:
 1208              	.LBE92:
 728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 1209              		.loc 1 728 5
 1210 00b4 4167     		li	a4,65536
 1211 00b6 7D17     		addi	a4,a4,-1
 1212              	.LBB94:
 1213              	.LBB95:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1214              		.loc 1 607 18
 1215 00b8 37160240 		li	a2,1073876992
 1216              	.LBE95:
 1217              	.LBE94:
 731:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1218              		.loc 1 731 14
 1219 00bc B7060200 		li	a3,131072
 1220 00c0 19A0     		j	.L49
 1221              	.LVL101:
 1222              	.L80:
 731:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1223              		.loc 1 731 36 discriminator 1
 1224 00c2 7D17     		addi	a4,a4,-1
 1225              	.LVL102:
 1226 00c4 01C7     		beq	a4,zero,.L53
 1227              	.LVL103:
 1228              	.L49:
 732:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 1229              		.loc 1 732 13 is_stmt 1
 1230              	.LBB97:
 1231              	.LBB96:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1232              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1233              		.loc 1 607 18 is_stmt 0
 1234 00c6 1C42     		lw	a5,0(a2)
 1235              	.LVL104:
 1236              	.LBE96:
 1237              	.LBE97:
 733:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1238              		.loc 1 733 13 is_stmt 1
 731:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1239              		.loc 1 731 14
GAS LISTING /tmp/ccyhPrST.s 			page 41


 1240 00c8 F58F     		and	a5,a5,a3
 1241              	.LVL105:
 1242 00ca E5DF     		beq	a5,zero,.L80
 1243              	.LVL106:
 1244              	.L53:
 737:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 1245              		.loc 1 737 9
 1246              	.LBB98:
 1247              	.LBB99:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1248              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1249              		.loc 1 607 18 is_stmt 0
 1250 00cc B7170240 		li	a5,1073876992
 1251 00d0 8843     		lw	a0,0(a5)
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1252              		.loc 1 607 14
 1253 00d2 4581     		srli	a0,a0,17
 1254 00d4 0589     		andi	a0,a0,1
 1255 00d6 8280     		ret
 1256              	.LVL107:
 1257              	.L63:
 1258              	.LBE99:
 1259              	.LBE98:
 728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 1260              		.loc 1 728 5
 1261 00d8 37071000 		li	a4,1048576
 1262 00dc 7D17     		addi	a4,a4,-1
 1263              	.LBB100:
 1264              	.LBB101:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1265              		.loc 1 607 18
 1266 00de 37160240 		li	a2,1073876992
 1267              	.LBE101:
 1268              	.LBE100:
 783:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1269              		.loc 1 783 14
 1270 00e2 B7060002 		li	a3,33554432
 1271 00e6 19A0     		j	.L48
 1272              	.LVL108:
 1273              	.L81:
 783:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1274              		.loc 1 783 36 discriminator 1
 1275 00e8 7D17     		addi	a4,a4,-1
 1276              	.LVL109:
 1277 00ea 01C7     		beq	a4,zero,.L57
 1278              	.LVL110:
 1279              	.L48:
 784:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 1280              		.loc 1 784 13 is_stmt 1
 1281              	.LBB103:
 1282              	.LBB102:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1283              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1284              		.loc 1 607 18 is_stmt 0
 1285 00ec 1C42     		lw	a5,0(a2)
GAS LISTING /tmp/ccyhPrST.s 			page 42


 1286              	.LVL111:
 1287              	.LBE102:
 1288              	.LBE103:
 785:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1289              		.loc 1 785 13 is_stmt 1
 783:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1290              		.loc 1 783 14
 1291 00ee F58F     		and	a5,a5,a3
 1292              	.LVL112:
 1293 00f0 E5DF     		beq	a5,zero,.L81
 1294              	.LVL113:
 1295              	.L57:
 789:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 1296              		.loc 1 789 9
 1297              	.LBB104:
 1298              	.LBB105:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1299              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1300              		.loc 1 607 18 is_stmt 0
 1301 00f2 B7170240 		li	a5,1073876992
 1302 00f6 8843     		lw	a0,0(a5)
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1303              		.loc 1 607 14
 1304 00f8 6581     		srli	a0,a0,25
 1305 00fa 0589     		andi	a0,a0,1
 1306 00fc 8280     		ret
 1307              	.LVL114:
 1308              	.L64:
 1309              	.LBE105:
 1310              	.LBE104:
 728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* wait HXTAL stable */
 1311              		.loc 1 728 5
 1312 00fe 37071000 		li	a4,1048576
 1313 0102 7D17     		addi	a4,a4,-1
 1314              	.LBB106:
 1315              	.LBB107:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1316              		.loc 1 607 18
 1317 0104 37160240 		li	a2,1073876992
 1318              	.LBE107:
 1319              	.LBE106:
 795:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 1320              		.loc 1 795 14
 1321 0108 B7060008 		li	a3,134217728
 1322 010c 19A0     		j	.L47
 1323              	.LVL115:
 1324              	.L82:
 795:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 1325              		.loc 1 795 36 discriminator 1
 1326 010e 7D17     		addi	a4,a4,-1
 1327              	.LVL116:
 1328 0110 01C7     		beq	a4,zero,.L58
 1329              	.LVL117:
 1330              	.L47:
 796:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             stb_cnt++;
 1331              		.loc 1 796 13 is_stmt 1
GAS LISTING /tmp/ccyhPrST.s 			page 43


 1332              	.LBB109:
 1333              	.LBB108:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1334              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1335              		.loc 1 607 18 is_stmt 0
 1336 0112 1C42     		lw	a5,0(a2)
 1337              	.LVL118:
 1338              	.LBE108:
 1339              	.LBE109:
 797:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1340              		.loc 1 797 13 is_stmt 1
 795:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 1341              		.loc 1 795 14
 1342 0114 F58F     		and	a5,a5,a3
 1343              	.LVL119:
 1344 0116 E5DF     		beq	a5,zero,.L82
 1345              	.LVL120:
 1346              	.L58:
 801:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             reval = SUCCESS;
 1347              		.loc 1 801 9
 1348              	.LBB110:
 1349              	.LBB111:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1350              		.loc 1 607 5
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1351              		.loc 1 607 18 is_stmt 0
 1352 0118 B7170240 		li	a5,1073876992
 1353 011c 8843     		lw	a0,0(a5)
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         return SET;
 1354              		.loc 1 607 14
 1355 011e 6D81     		srli	a0,a0,27
 1356 0120 0589     		andi	a0,a0,1
 1357 0122 8280     		ret
 1358              	.LBE111:
 1359              	.LBE110:
 1360              		.cfi_endproc
 1361              	.LFE33:
 1363              		.section	.text.rcu_osci_on,"ax",@progbits
 1364              		.align	1
 1365              		.globl	rcu_osci_on
 1367              	rcu_osci_on:
 1368              	.LFB52:
 1369              		.cfi_startproc
 1370 0000 13576500 		srli	a4,a0,6
 1371 0004 B7170240 		li	a5,1073876992
 1372 0008 3E97     		add	a4,a4,a5
 1373 000a 1443     		lw	a3,0(a4)
 1374 000c 8547     		li	a5,1
 1375 000e 3395A700 		sll	a0,a5,a0
 1376 0012 558D     		or	a0,a0,a3
 1377 0014 08C3     		sw	a0,0(a4)
 1378 0016 8280     		ret
 1379              		.cfi_endproc
 1380              	.LFE52:
 1382              		.section	.text.rcu_osci_off,"ax",@progbits
 1383              		.align	1
GAS LISTING /tmp/ccyhPrST.s 			page 44


 1384              		.globl	rcu_osci_off
 1386              	rcu_osci_off:
 1387              	.LFB60:
 1388              		.cfi_startproc
 1389 0000 B7170240 		li	a5,1073876992
 1390 0004 13576500 		srli	a4,a0,6
 1391 0008 3E97     		add	a4,a4,a5
 1392 000a 1443     		lw	a3,0(a4)
 1393 000c 8547     		li	a5,1
 1394 000e B397A700 		sll	a5,a5,a0
 1395 0012 93C7F7FF 		not	a5,a5
 1396 0016 F58F     		and	a5,a5,a3
 1397 0018 1CC3     		sw	a5,0(a4)
 1398 001a 8280     		ret
 1399              		.cfi_endproc
 1400              	.LFE60:
 1402              		.section	.text.rcu_osci_bypass_mode_enable,"ax",@progbits
 1403              		.align	1
 1404              		.globl	rcu_osci_bypass_mode_enable
 1406              	rcu_osci_bypass_mode_enable:
 1407              	.LFB36:
 825:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 826:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 827:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      turn on the oscillator
 828:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 829:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 830:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 831:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 832:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 833:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 834:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 835:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1
 836:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2
 837:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 838:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 839:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 840:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
 841:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 842:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 843:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 844:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 845:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 846:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      turn off the oscillator
 847:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 848:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 849:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 850:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 851:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 852:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 853:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 854:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1
 855:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2
 856:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 857:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 858:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 859:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
 860:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
GAS LISTING /tmp/ccyhPrST.s 			page 45


 861:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 862:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 863:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 864:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 865:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 866:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 867:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 868:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 869:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 870:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 871:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 872:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 873:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
 874:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 1408              		.loc 1 874 1 is_stmt 1
 1409              		.cfi_startproc
 1410              	.LVL121:
 875:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 1411              		.loc 1 875 5
 876:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 877:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(osci){
 1412              		.loc 1 877 5
 1413 0000 C147     		li	a5,16
 1414 0002 6300F502 		beq	a0,a5,.L86
 1415 0006 13050580 		addi	a0,a0,-2048
 1416              	.LVL122:
 1417 000a 19E9     		bne	a0,zero,.L89
 878:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* enable HXTAL to bypass mode */
 879:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_HXTAL:
 880:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         reg = RCU_CTL;
 881:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 882:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 883:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 884:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* enable LXTAL to bypass mode */
 885:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_LXTAL:
 886:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         reg = RCU_BDCTL;
 1418              		.loc 1 886 9
 1419              		.loc 1 886 13 is_stmt 0
 1420 000c B7170240 		li	a5,1073876992
 1421 0010 9853     		lw	a4,32(a5)
 1422              	.LVL123:
 887:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1423              		.loc 1 887 9 is_stmt 1
 1424              		.loc 1 887 19 is_stmt 0
 1425 0012 9453     		lw	a3,32(a5)
 888:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1426              		.loc 1 888 26
 1427 0014 13674700 		ori	a4,a4,4
 1428              	.LVL124:
 887:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1429              		.loc 1 887 19
 1430 0018 F99A     		andi	a3,a3,-2
 1431 001a 94D3     		sw	a3,32(a5)
 1432              		.loc 1 888 9 is_stmt 1
 1433              		.loc 1 888 19 is_stmt 0
 1434 001c 98D3     		sw	a4,32(a5)
 889:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
GAS LISTING /tmp/ccyhPrST.s 			page 46


 1435              		.loc 1 889 9 is_stmt 1
 890:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_IRC8M:
 891:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_IRC40K:
 892:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL_CK:
 893:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL1_CK:
 894:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL2_CK:
 895:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 896:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     default:
 897:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 898:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 899:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1436              		.loc 1 899 1 is_stmt 0
 1437 001e 8280     		ret
 1438              	.L89:
 1439 0020 8280     		ret
 1440              	.LVL125:
 1441              	.L86:
 880:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1442              		.loc 1 880 9 is_stmt 1
 880:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1443              		.loc 1 880 13 is_stmt 0
 1444 0022 B7170240 		li	a5,1073876992
 1445 0026 9843     		lw	a4,0(a5)
 1446              	.LVL126:
 881:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1447              		.loc 1 881 9 is_stmt 1
 881:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 1448              		.loc 1 881 17 is_stmt 0
 1449 0028 9443     		lw	a3,0(a5)
 1450 002a 4176     		li	a2,-65536
 1451 002c 7D16     		addi	a2,a2,-1
 1452 002e F18E     		and	a3,a3,a2
 1453 0030 94C3     		sw	a3,0(a5)
 882:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1454              		.loc 1 882 9 is_stmt 1
 882:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1455              		.loc 1 882 24 is_stmt 0
 1456 0032 B7060400 		li	a3,262144
 1457 0036 558F     		or	a4,a4,a3
 1458              	.LVL127:
 882:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1459              		.loc 1 882 17
 1460 0038 98C3     		sw	a4,0(a5)
 883:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* enable LXTAL to bypass mode */
 1461              		.loc 1 883 9 is_stmt 1
 1462 003a 8280     		ret
 1463              		.cfi_endproc
 1464              	.LFE36:
 1466              		.section	.text.rcu_osci_bypass_mode_disable,"ax",@progbits
 1467              		.align	1
 1468              		.globl	rcu_osci_bypass_mode_disable
 1470              	rcu_osci_bypass_mode_disable:
 1471              	.LFB37:
 900:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 901:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 902:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 903:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
GAS LISTING /tmp/ccyhPrST.s 			page 47


 904:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 905:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 906:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 907:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 908:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 909:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 910:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
 911:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 1472              		.loc 1 911 1
 1473              		.cfi_startproc
 1474              	.LVL128:
 912:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 1475              		.loc 1 912 5
 913:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 914:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(osci){
 1476              		.loc 1 914 5
 1477 0000 C147     		li	a5,16
 1478 0002 630FF500 		beq	a0,a5,.L91
 1479 0006 13050580 		addi	a0,a0,-2048
 1480              	.LVL129:
 1481 000a 11E9     		bne	a0,zero,.L94
 915:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* disable HXTAL to bypass mode */
 916:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_HXTAL:
 917:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         reg = RCU_CTL;
 918:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 919:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 920:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 921:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* disable LXTAL to bypass mode */
 922:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_LXTAL:
 923:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         reg = RCU_BDCTL;
 1482              		.loc 1 923 9
 1483              		.loc 1 923 13 is_stmt 0
 1484 000c B7170240 		li	a5,1073876992
 1485 0010 9853     		lw	a4,32(a5)
 1486              	.LVL130:
 924:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1487              		.loc 1 924 9 is_stmt 1
 1488              		.loc 1 924 19 is_stmt 0
 1489 0012 9453     		lw	a3,32(a5)
 925:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 1490              		.loc 1 925 26
 1491 0014 6D9B     		andi	a4,a4,-5
 1492              	.LVL131:
 924:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1493              		.loc 1 924 19
 1494 0016 F99A     		andi	a3,a3,-2
 1495 0018 94D3     		sw	a3,32(a5)
 1496              		.loc 1 925 9 is_stmt 1
 1497              		.loc 1 925 19 is_stmt 0
 1498 001a 98D3     		sw	a4,32(a5)
 926:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1499              		.loc 1 926 9 is_stmt 1
 927:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_IRC8M:
 928:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_IRC40K:
 929:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL_CK:
 930:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL1_CK:
 931:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case RCU_PLL2_CK:
GAS LISTING /tmp/ccyhPrST.s 			page 48


 932:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 933:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     default:
 934:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 935:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
 936:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1500              		.loc 1 936 1 is_stmt 0
 1501 001c 8280     		ret
 1502              	.L94:
 1503 001e 8280     		ret
 1504              	.LVL132:
 1505              	.L91:
 917:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1506              		.loc 1 917 9 is_stmt 1
 917:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 1507              		.loc 1 917 13 is_stmt 0
 1508 0020 B7170240 		li	a5,1073876992
 1509 0024 9843     		lw	a4,0(a5)
 1510              	.LVL133:
 918:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 1511              		.loc 1 918 9 is_stmt 1
 918:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 1512              		.loc 1 918 17 is_stmt 0
 1513 0026 9443     		lw	a3,0(a5)
 1514 0028 4176     		li	a2,-65536
 1515 002a 7D16     		addi	a2,a2,-1
 1516 002c F18E     		and	a3,a3,a2
 1517 002e 94C3     		sw	a3,0(a5)
 919:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1518              		.loc 1 919 9 is_stmt 1
 919:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1519              		.loc 1 919 24 is_stmt 0
 1520 0030 B706FCFF 		li	a3,-262144
 1521 0034 FD16     		addi	a3,a3,-1
 1522 0036 758F     		and	a4,a4,a3
 1523              	.LVL134:
 919:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1524              		.loc 1 919 17
 1525 0038 98C3     		sw	a4,0(a5)
 920:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* disable LXTAL to bypass mode */
 1526              		.loc 1 920 9 is_stmt 1
 1527 003a 8280     		ret
 1528              		.cfi_endproc
 1529              	.LFE37:
 1531              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",@progbits
 1532              		.align	1
 1533              		.globl	rcu_hxtal_clock_monitor_enable
 1535              	rcu_hxtal_clock_monitor_enable:
 1536              	.LFB38:
 937:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 938:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 939:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      enable the HXTAL clock monitor
 940:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  none
 941:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 942:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 943:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 944:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 945:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
GAS LISTING /tmp/ccyhPrST.s 			page 49


 946:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 1537              		.loc 1 946 1
 1538              		.cfi_startproc
 947:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
 1539              		.loc 1 947 5
 1540              		.loc 1 947 13 is_stmt 0
 1541 0000 37170240 		li	a4,1073876992
 1542 0004 1C43     		lw	a5,0(a4)
 1543 0006 B7060800 		li	a3,524288
 1544 000a D58F     		or	a5,a5,a3
 1545 000c 1CC3     		sw	a5,0(a4)
 948:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1546              		.loc 1 948 1
 1547 000e 8280     		ret
 1548              		.cfi_endproc
 1549              	.LFE38:
 1551              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",@progbits
 1552              		.align	1
 1553              		.globl	rcu_hxtal_clock_monitor_disable
 1555              	rcu_hxtal_clock_monitor_disable:
 1556              	.LFB39:
 949:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 950:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 951:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      disable the HXTAL clock monitor
 952:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  none
 953:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 954:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 955:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 956:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
 957:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 1557              		.loc 1 957 1 is_stmt 1
 1558              		.cfi_startproc
 958:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
 1559              		.loc 1 958 5
 1560              		.loc 1 958 13 is_stmt 0
 1561 0000 B7160240 		li	a3,1073876992
 1562 0004 9C42     		lw	a5,0(a3)
 1563 0006 3707F8FF 		li	a4,-524288
 1564 000a 7D17     		addi	a4,a4,-1
 1565 000c F98F     		and	a5,a5,a4
 1566 000e 9CC2     		sw	a5,0(a3)
 959:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1567              		.loc 1 959 1
 1568 0010 8280     		ret
 1569              		.cfi_endproc
 1570              	.LFE39:
 1572              		.section	.text.rcu_irc8m_adjust_value_set,"ax",@progbits
 1573              		.align	1
 1574              		.globl	rcu_irc8m_adjust_value_set
 1576              	rcu_irc8m_adjust_value_set:
 1577              	.LFB40:
 960:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 961:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 962:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      set the IRC8M adjust value
 963:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  irc8m_adjval: IRC8M adjust value, must be between 0 and 0x1F
 964:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 965:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
GAS LISTING /tmp/ccyhPrST.s 			page 50


 966:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 967:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_irc8m_adjust_value_set(uint32_t irc8m_adjval)
 968:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 1578              		.loc 1 968 1 is_stmt 1
 1579              		.cfi_startproc
 1580              	.LVL135:
 969:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t reg;
 1581              		.loc 1 969 5
 970:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 971:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg = RCU_CTL;
 1582              		.loc 1 971 5
 1583              		.loc 1 971 9 is_stmt 0
 1584 0000 37170240 		li	a4,1073876992
 1585 0004 1C43     		lw	a5,0(a4)
 1586              	.LVL136:
 972:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* reset the IRC8MADJ bits and set according to irc8m_adjval */
 973:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     reg &= ~RCU_CTL_IRC8MADJ;
 1587              		.loc 1 973 5 is_stmt 1
 974:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL = (reg | ((irc8m_adjval & 0x1FU) << 3));
 1588              		.loc 1 974 5
 1589              		.loc 1 974 46 is_stmt 0
 1590 0006 0E05     		slli	a0,a0,3
 1591              	.LVL137:
 1592 0008 1375F50F 		andi	a0,a0,255
 973:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_CTL = (reg | ((irc8m_adjval & 0x1FU) << 3));
 1593              		.loc 1 973 9
 1594 000c 93F777F0 		andi	a5,a5,-249
 1595              	.LVL138:
 1596              		.loc 1 974 20
 1597 0010 5D8D     		or	a0,a0,a5
 1598              		.loc 1 974 13
 1599 0012 08C3     		sw	a0,0(a4)
 975:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1600              		.loc 1 975 1
 1601 0014 8280     		ret
 1602              		.cfi_endproc
 1603              	.LFE40:
 1605              		.section	.text.rcu_deepsleep_voltage_set,"ax",@progbits
 1606              		.align	1
 1607              		.globl	rcu_deepsleep_voltage_set
 1609              	rcu_deepsleep_voltage_set:
 1610              	.LFB41:
 976:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 977:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 978:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      deep-sleep mode voltage select
 979:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
 980:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 981:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_2: the core voltage is 1.2V
 982:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_1: the core voltage is 1.1V
 983:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_0: the core voltage is 1.0V
 984:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_9: the core voltage is 0.9V
 985:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
 986:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     none
 987:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
 988:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
 989:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {    
 1611              		.loc 1 989 1 is_stmt 1
GAS LISTING /tmp/ccyhPrST.s 			page 51


 1612              		.cfi_startproc
 1613              	.LVL139:
 990:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 1614              		.loc 1 990 5
 1615              		.loc 1 990 11 is_stmt 0
 1616 0000 0D89     		andi	a0,a0,3
 1617              	.LVL140:
 991:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     RCU_DSV = dsvol;
 1618              		.loc 1 991 5 is_stmt 1
 1619              		.loc 1 991 13 is_stmt 0
 1620 0002 B7170240 		li	a5,1073876992
 1621 0006 C8DB     		sw	a0,52(a5)
 992:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1622              		.loc 1 992 1
 1623 0008 8280     		ret
 1624              		.cfi_endproc
 1625              	.LFE41:
 1627              		.section	.text.rcu_clock_freq_get,"ax",@progbits
 1628              		.align	1
 1629              		.globl	rcu_clock_freq_get
 1631              	rcu_clock_freq_get:
 1632              	.LFB42:
 993:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 994:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** /*!
 995:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \brief      get the system clock, bus and peripheral clock frequency
 996:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[in]  clock: the clock frequency which to get
 997:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 only one parameter can be selected which is shown as below:
 998:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        CK_SYS: system clock frequency
 999:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1000:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1001:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1002:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \param[out] none
1003:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2
1004:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** */
1005:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1006:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** {
 1633              		.loc 1 1006 1 is_stmt 1
 1634              		.cfi_startproc
 1635              	.LVL141:
1007:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t sws, ck_freq = 0U;
 1636              		.loc 1 1007 5
1008:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 1637              		.loc 1 1008 5
1009:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t pllsel, predv0sel, pllmf,ck_src, idx, clk_exp;
 1638              		.loc 1 1009 5
1010:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t predv0, predv1, pll1mf;
 1639              		.loc 1 1010 5
1011:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1012:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1013:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 1640              		.loc 1 1013 5
 1641              		.loc 1 1013 13 is_stmt 0
 1642 0000 B7070000 		lui	a5,%hi(.LANCHOR0)
 1643 0004 93870700 		addi	a5,a5,%lo(.LANCHOR0)
 1644 0008 8C43     		lw	a1,0(a5)
 1645 000a D043     		lw	a2,4(a5)
 1646 000c 9447     		lw	a3,8(a5)
GAS LISTING /tmp/ccyhPrST.s 			page 52


 1647 000e D847     		lw	a4,12(a5)
1014:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1648              		.loc 1 1014 13
 1649 0010 B7070304 		li	a5,67305472
1006:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t sws, ck_freq = 0U;
 1650              		.loc 1 1006 1
 1651 0014 0111     		addi	sp,sp,-32
 1652              	.LCFI0:
 1653              		.cfi_def_cfa_offset 32
 1654              		.loc 1 1014 13
 1655 0016 93871720 		addi	a5,a5,513
1013:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1656              		.loc 1 1013 13
 1657 001a 2EC8     		sw	a1,16(sp)
 1658 001c 32CA     		sw	a2,20(sp)
 1659 001e 36CC     		sw	a3,24(sp)
 1660              		.loc 1 1014 13
 1661 0020 3EC2     		sw	a5,4(sp)
1015:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1662              		.loc 1 1015 13
 1663 0022 3EC6     		sw	a5,12(sp)
1013:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1664              		.loc 1 1013 13
 1665 0024 3ACE     		sw	a4,28(sp)
1014:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1666              		.loc 1 1014 5 is_stmt 1
 1667              		.loc 1 1015 5
1016:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1017:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 1668              		.loc 1 1017 5
1014:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1669              		.loc 1 1014 13 is_stmt 0
 1670 0026 02C0     		sw	zero,0(sp)
1015:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 1671              		.loc 1 1015 13
 1672 0028 02C4     		sw	zero,8(sp)
 1673              		.loc 1 1017 11
 1674 002a B7160240 		li	a3,1073876992
 1675 002e D842     		lw	a4,4(a3)
 1676              	.LVL142:
1018:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(sws){
 1677              		.loc 1 1018 5 is_stmt 1
1019:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* IRC8M is selected as CK_SYS */
1020:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case SEL_IRC8M:
1021:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         cksys_freq = IRC8M_VALUE;
 1678              		.loc 1 1021 20 is_stmt 0
 1679 0030 B7157A00 		li	a1,7999488
1018:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(sws){
 1680              		.loc 1 1018 5
 1681 0034 0946     		li	a2,2
1017:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(sws){
 1682              		.loc 1 1017 11
 1683 0036 0983     		srli	a4,a4,2
 1684              	.LVL143:
1017:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(sws){
 1685              		.loc 1 1017 9
 1686 0038 0D8B     		andi	a4,a4,3
GAS LISTING /tmp/ccyhPrST.s 			page 53


 1687              	.LVL144:
1006:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t sws, ck_freq = 0U;
 1688              		.loc 1 1006 1
 1689 003a AA87     		mv	a5,a0
 1690              		.loc 1 1021 20
 1691 003c 93850520 		addi	a1,a1,512
1018:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* IRC8M is selected as CK_SYS */
 1692              		.loc 1 1018 5
 1693 0040 630DC704 		beq	a4,a2,.L116
 1694              	.LVL145:
 1695              	.L100:
1022:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1023:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* HXTAL is selected as CK_SYS */
1024:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case SEL_HXTAL:
1025:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         cksys_freq = HXTAL_VALUE;
1026:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1027:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* PLL is selected as CK_SYS */
1028:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case SEL_PLL:
1029:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* PLL clock source selection, HXTAL or IRC8M/2 */
1030:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         pllsel = (RCU_CFG0 & RCU_CFG0_PLLSEL);
1031:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1032:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(RCU_PLLSRC_HXTAL == pllsel) {
1033:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* PLL clock source is HXTAL */
1034:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             ck_src = HXTAL_VALUE;
1035:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1036:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             predv0sel = (RCU_CFG1 & RCU_CFG1_PREDV0SEL);
1037:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* source clock use PLL1 */
1038:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             if(RCU_PREDV0SRC_CKPLL1 == predv0sel){
1039:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 predv1 = (uint32_t)((RCU_CFG1 & RCU_CFG1_PREDV1) >> 4) + 1U;
1040:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
1041:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 if(17U == pll1mf){
1042:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                     pll1mf = 20U;
1043:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 }
1044:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 ck_src = (ck_src / predv1) * pll1mf;
1045:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             }
1046:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U;
1047:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             ck_src /= predv0;
1048:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }else{
1049:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* PLL clock source is IRC8M/2 */
1050:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             ck_src = IRC8M_VALUE/2U;
1051:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
1052:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1053:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         /* PLL multiplication factor */
1054:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
1055:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
1056:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
1057:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
1058:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(pllmf < 15U){
1059:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf += 2U;
1060:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }else{
1061:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf += 1U;
1062:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
1063:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1064:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         cksys_freq = ck_src * pllmf;
1065:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1066:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if(15U == pllmf){
1067:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* PLL source clock multiply by 6.5 */
GAS LISTING /tmp/ccyhPrST.s 			page 54


1068:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             cksys_freq = ck_src * 6U + ck_src / 2U;
1069:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
1070:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1071:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1072:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* IRC8M is selected as CK_SYS */
1073:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     default:
1074:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         cksys_freq = IRC8M_VALUE;
1075:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1076:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
1077:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
1078:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* calculate AHB clock frequency */
1079:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 1696              		.loc 1 1079 5 is_stmt 1
 1697              		.loc 1 1079 11 is_stmt 0
 1698 0044 37170240 		li	a4,1073876992
 1699 0048 5043     		lw	a2,4(a4)
 1700              	.LVL146:
1080:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = ahb_exp[idx];
 1701              		.loc 1 1080 5 is_stmt 1
1081:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1702              		.loc 1 1081 5
1082:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
1083:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* calculate APB1 clock frequency */
1084:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     idx = GET_BITS(RCU_CFG0, 8, 10);
 1703              		.loc 1 1084 11 is_stmt 0
 1704 004a 5443     		lw	a3,4(a4)
1085:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = apb1_exp[idx];
1086:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
1087:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
1088:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* calculate APB2 clock frequency */
1089:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     idx = GET_BITS(RCU_CFG0, 11, 13);
 1705              		.loc 1 1089 11
 1706 004c 5843     		lw	a4,4(a4)
1079:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = ahb_exp[idx];
 1707              		.loc 1 1079 11
 1708 004e 1182     		srli	a2,a2,4
 1709              	.LVL147:
1080:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1710              		.loc 1 1080 22
 1711 0050 0810     		addi	a0,sp,32
 1712              	.LVL148:
1079:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = ahb_exp[idx];
 1713              		.loc 1 1079 9
 1714 0052 3D8A     		andi	a2,a2,15
 1715              	.LVL149:
1080:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1716              		.loc 1 1080 22
 1717 0054 2A96     		add	a2,a0,a2
 1718              	.LVL150:
1080:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1719              		.loc 1 1080 13
 1720 0056 034506FF 		lbu	a0,-16(a2)
1084:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = apb1_exp[idx];
 1721              		.loc 1 1084 11
 1722 005a A182     		srli	a3,a3,8
 1723              		.loc 1 1089 11
 1724 005c 2D83     		srli	a4,a4,11
GAS LISTING /tmp/ccyhPrST.s 			page 55


1085:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 1725              		.loc 1 1085 23
 1726 005e 1010     		addi	a2,sp,32
1084:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = apb1_exp[idx];
 1727              		.loc 1 1084 9
 1728 0060 9D8A     		andi	a3,a3,7
 1729              		.loc 1 1089 9
 1730 0062 1D8B     		andi	a4,a4,7
1085:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 1731              		.loc 1 1085 23
 1732 0064 B296     		add	a3,a2,a3
1090:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = apb2_exp[idx];
 1733              		.loc 1 1090 23
 1734 0066 3297     		add	a4,a2,a4
1091:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
1092:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
1093:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     /* return the clocks frequency */
1094:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     switch(clock){
 1735              		.loc 1 1094 5
 1736 0068 0946     		li	a2,2
1085:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 1737              		.loc 1 1085 23
 1738 006a 83C606FE 		lbu	a3,-32(a3)
1090:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = apb2_exp[idx];
 1739              		.loc 1 1090 23
 1740 006e 034787FE 		lbu	a4,-24(a4)
1081:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 1741              		.loc 1 1081 14
 1742 0072 33D5A500 		srl	a0,a1,a0
 1743              	.LVL151:
1084:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = apb1_exp[idx];
 1744              		.loc 1 1084 5 is_stmt 1
1085:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 1745              		.loc 1 1085 5
1086:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 1746              		.loc 1 1086 5
1089:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     clk_exp = apb2_exp[idx];
 1747              		.loc 1 1089 5
1090:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 1748              		.loc 1 1090 5
1091:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 1749              		.loc 1 1091 5
 1750              		.loc 1 1094 5
 1751 0076 638DC708 		beq	a5,a2,.L107
 1752 007a 6366F600 		bgtu	a5,a2,.L108
 1753 007e 91E3     		bne	a5,zero,.L99
 1754 0080 2E85     		mv	a0,a1
 1755              	.LVL152:
 1756              	.L99:
1095:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case CK_SYS:
1096:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         ck_freq = cksys_freq;
1097:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1098:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case CK_AHB:
1099:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         ck_freq = ahb_freq;
1100:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1101:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case CK_APB1:
1102:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         ck_freq = apb1_freq;
GAS LISTING /tmp/ccyhPrST.s 			page 56


1103:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1104:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case CK_APB2:
1105:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         ck_freq = apb2_freq;
1106:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1107:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     default:
1108:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
1109:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     }
1110:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     return ck_freq;
1111:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** }
 1757              		.loc 1 1111 1 is_stmt 0
 1758 0082 0561     		addi	sp,sp,32
 1759              	.LCFI1:
 1760              		.cfi_remember_state
 1761              		.cfi_def_cfa_offset 0
 1762 0084 8280     		jr	ra
 1763              	.LVL153:
 1764              	.L108:
 1765              	.LCFI2:
 1766              		.cfi_restore_state
1007:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 1767              		.loc 1 1007 19
 1768 0086 F517     		addi	a5,a5,-3
 1769              	.LVL154:
 1770 0088 93B71700 		seqz	a5,a5
 1771              	.LVL155:
1091:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 1772              		.loc 1 1091 15
 1773 008c 3355E500 		srl	a0,a0,a4
 1774              	.LVL156:
1007:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
 1775              		.loc 1 1007 19
 1776 0090 B307F040 		neg	a5,a5
 1777 0094 7D8D     		and	a0,a0,a5
 1778              		.loc 1 1111 1
 1779 0096 0561     		addi	sp,sp,32
 1780              	.LCFI3:
 1781              		.cfi_remember_state
 1782              		.cfi_def_cfa_offset 0
 1783 0098 8280     		jr	ra
 1784              	.LVL157:
 1785              	.L116:
 1786              	.LCFI4:
 1787              		.cfi_restore_state
1030:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 1788              		.loc 1 1030 9 is_stmt 1
1030:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 1789              		.loc 1 1030 19 is_stmt 0
 1790 009a D842     		lw	a4,4(a3)
 1791              	.LVL158:
1032:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* PLL clock source is HXTAL */
 1792              		.loc 1 1032 9 is_stmt 1
1030:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 1793              		.loc 1 1030 16 is_stmt 0
 1794 009c 4166     		li	a2,65536
 1795 009e 718F     		and	a4,a4,a2
 1796              	.LVL159:
1032:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* PLL clock source is HXTAL */
GAS LISTING /tmp/ccyhPrST.s 			page 57


 1797              		.loc 1 1032 11
 1798 00a0 3DCB     		beq	a4,zero,.L112
1034:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 1799              		.loc 1 1034 13 is_stmt 1
 1800              	.LVL160:
1036:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* source clock use PLL1 */
 1801              		.loc 1 1036 13
1036:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* source clock use PLL1 */
 1802              		.loc 1 1036 26 is_stmt 0
 1803 00a2 D856     		lw	a4,44(a3)
 1804              	.LVL161:
1038:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 predv1 = (uint32_t)((RCU_CFG1 & RCU_CFG1_PREDV1) >> 4) + 1U;
 1805              		.loc 1 1038 13 is_stmt 1
1036:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* source clock use PLL1 */
 1806              		.loc 1 1036 23 is_stmt 0
 1807 00a4 798E     		and	a2,a4,a2
 1808              	.LVL162:
1038:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 predv1 = (uint32_t)((RCU_CFG1 & RCU_CFG1_PREDV1) >> 4) + 1U;
 1809              		.loc 1 1038 15
 1810 00a6 1DC6     		beq	a2,zero,.L102
1039:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 1811              		.loc 1 1039 17 is_stmt 1
1039:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 1812              		.loc 1 1039 38 is_stmt 0
 1813 00a8 D856     		lw	a4,44(a3)
1040:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 if(17U == pll1mf){
 1814              		.loc 1 1040 38
 1815 00aa CC56     		lw	a1,44(a3)
1041:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                     pll1mf = 20U;
 1816              		.loc 1 1041 19
 1817 00ac 4546     		li	a2,17
 1818              	.LVL163:
1039:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 1819              		.loc 1 1039 26
 1820 00ae 93564700 		srli	a3,a4,4
1040:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 if(17U == pll1mf){
 1821              		.loc 1 1040 26
 1822 00b2 A181     		srli	a1,a1,8
 1823 00b4 BD89     		andi	a1,a1,15
1039:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 1824              		.loc 1 1039 26
 1825 00b6 BD8A     		andi	a3,a3,15
1040:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 if(17U == pll1mf){
 1826              		.loc 1 1040 24
 1827 00b8 13872500 		addi	a4,a1,2
1039:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 1828              		.loc 1 1039 24
 1829 00bc 8506     		addi	a3,a3,1
 1830              	.LVL164:
1040:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 if(17U == pll1mf){
 1831              		.loc 1 1040 17 is_stmt 1
1041:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                     pll1mf = 20U;
 1832              		.loc 1 1041 17
1041:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                     pll1mf = 20U;
 1833              		.loc 1 1041 19 is_stmt 0
 1834 00be 6313C700 		bne	a4,a2,.L103
1042:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****                 }
GAS LISTING /tmp/ccyhPrST.s 			page 58


 1835              		.loc 1 1042 28
 1836 00c2 5147     		li	a4,20
 1837              	.LVL165:
 1838              	.L103:
1044:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             }
 1839              		.loc 1 1044 17 is_stmt 1
1044:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             }
 1840              		.loc 1 1044 34 is_stmt 0
 1841 00c4 B7157A00 		li	a1,7999488
 1842 00c8 93850520 		addi	a1,a1,512
 1843 00cc B3D5D502 		divu	a1,a1,a3
1044:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             }
 1844              		.loc 1 1044 24
 1845 00d0 B385E502 		mul	a1,a1,a4
 1846              	.LVL166:
 1847              	.L102:
1046:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             ck_src /= predv0;
 1848              		.loc 1 1046 13 is_stmt 1
1046:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             ck_src /= predv0;
 1849              		.loc 1 1046 23 is_stmt 0
 1850 00d4 37170240 		li	a4,1073876992
 1851 00d8 5857     		lw	a4,44(a4)
 1852              	.LVL167:
1047:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }else{
 1853              		.loc 1 1047 13 is_stmt 1
1054:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1854              		.loc 1 1054 17 is_stmt 0
 1855 00da B7160240 		li	a3,1073876992
1055:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1856              		.loc 1 1055 22
 1857 00de 37060020 		li	a2,536870912
1046:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             ck_src /= predv0;
 1858              		.loc 1 1046 32
 1859 00e2 3D8B     		andi	a4,a4,15
 1860              	.LVL168:
1046:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             ck_src /= predv0;
 1861              		.loc 1 1046 20
 1862 00e4 0507     		addi	a4,a4,1
 1863              	.LVL169:
1047:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }else{
 1864              		.loc 1 1047 20
 1865 00e6 B3D5E502 		divu	a1,a1,a4
 1866              	.LVL170:
1054:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1867              		.loc 1 1054 9 is_stmt 1
1054:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1868              		.loc 1 1054 17 is_stmt 0
 1869 00ea D842     		lw	a4,4(a3)
 1870              	.LVL171:
1055:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1871              		.loc 1 1055 13
 1872 00ec D442     		lw	a3,4(a3)
1054:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1873              		.loc 1 1054 17
 1874 00ee 4983     		srli	a4,a4,18
1055:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1875              		.loc 1 1055 22
GAS LISTING /tmp/ccyhPrST.s 			page 59


 1876 00f0 F18E     		and	a3,a3,a2
1054:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1877              		.loc 1 1054 15
 1878 00f2 3D8B     		andi	a4,a4,15
 1879              	.LVL172:
1055:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1880              		.loc 1 1055 9 is_stmt 1
1055:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1881              		.loc 1 1055 11 is_stmt 0
 1882 00f4 9DEE     		bne	a3,zero,.L117
 1883              	.L104:
1058:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf += 2U;
 1884              		.loc 1 1058 9 is_stmt 1
1058:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf += 2U;
 1885              		.loc 1 1058 11 is_stmt 0
 1886 00f6 BD46     		li	a3,15
 1887 00f8 630FD702 		beq	a4,a3,.L105
1059:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }else{
 1888              		.loc 1 1059 13 is_stmt 1
1059:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }else{
 1889              		.loc 1 1059 19 is_stmt 0
 1890 00fc 0907     		addi	a4,a4,2
 1891              	.LVL173:
1064:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 1892              		.loc 1 1064 9 is_stmt 1
1066:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* PLL source clock multiply by 6.5 */
 1893              		.loc 1 1066 9
1066:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* PLL source clock multiply by 6.5 */
 1894              		.loc 1 1066 11 is_stmt 0
 1895 00fe 631DD702 		bne	a4,a3,.L115
1068:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1896              		.loc 1 1068 13 is_stmt 1
1068:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1897              		.loc 1 1068 33 is_stmt 0
 1898 0102 13971500 		slli	a4,a1,1
 1899              	.LVL174:
 1900 0106 2E97     		add	a4,a4,a1
 1901 0108 0607     		slli	a4,a4,1
1068:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1902              		.loc 1 1068 47
 1903 010a 8581     		srli	a1,a1,1
 1904              	.LVL175:
1068:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1905              		.loc 1 1068 24
 1906 010c BA95     		add	a1,a4,a1
 1907              	.LVL176:
 1908 010e 1DBF     		j	.L100
 1909              	.LVL177:
 1910              	.L107:
1086:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     
 1911              		.loc 1 1086 15
 1912 0110 3355D500 		srl	a0,a0,a3
 1913              	.LVL178:
1102:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         break;
 1914              		.loc 1 1102 9 is_stmt 1
1103:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****     case CK_APB2:
 1915              		.loc 1 1103 9
GAS LISTING /tmp/ccyhPrST.s 			page 60


 1916 0114 BDB7     		j	.L99
 1917              	.LVL179:
 1918              	.L112:
1054:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1919              		.loc 1 1054 17 is_stmt 0
 1920 0116 B7160240 		li	a3,1073876992
 1921 011a D842     		lw	a4,4(a3)
 1922              	.LVL180:
1055:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1923              		.loc 1 1055 13
 1924 011c D442     		lw	a3,4(a3)
1055:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1925              		.loc 1 1055 22
 1926 011e 37060020 		li	a2,536870912
1050:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1927              		.loc 1 1050 20
 1928 0122 B7153D00 		li	a1,4001792
1054:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1929              		.loc 1 1054 17
 1930 0126 4983     		srli	a4,a4,18
1055:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1931              		.loc 1 1055 22
 1932 0128 F18E     		and	a3,a3,a2
1050:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1933              		.loc 1 1050 20
 1934 012a 93850590 		addi	a1,a1,-1792
 1935              	.LVL181:
1054:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1936              		.loc 1 1054 9 is_stmt 1
1054:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 1937              		.loc 1 1054 15 is_stmt 0
 1938 012e 3D8B     		andi	a4,a4,15
 1939              	.LVL182:
1055:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1940              		.loc 1 1055 9 is_stmt 1
1055:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf |= 0x10U;
 1941              		.loc 1 1055 11 is_stmt 0
 1942 0130 F9D2     		beq	a3,zero,.L104
 1943              	.L117:
1056:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1944              		.loc 1 1056 13 is_stmt 1
1056:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1945              		.loc 1 1056 19 is_stmt 0
 1946 0132 13670701 		ori	a4,a4,16
 1947              	.LVL183:
1058:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             pllmf += 2U;
 1948              		.loc 1 1058 9 is_stmt 1
 1949              	.L105:
1061:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1950              		.loc 1 1061 13
1064:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 1951              		.loc 1 1064 9
1061:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****         }
 1952              		.loc 1 1061 19 is_stmt 0
 1953 0136 0507     		addi	a4,a4,1
 1954              	.LVL184:
 1955              	.L115:
GAS LISTING /tmp/ccyhPrST.s 			page 61


1064:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c **** 
 1956              		.loc 1 1064 20
 1957 0138 B305B702 		mul	a1,a4,a1
 1958              	.LVL185:
1066:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_rcu.c ****             /* PLL source clock multiply by 6.5 */
 1959              		.loc 1 1066 9 is_stmt 1
 1960 013c 21B7     		j	.L100
 1961              		.cfi_endproc
 1962              	.LFE42:
 1964              		.section	.rodata
 1965              		.align	2
 1966              		.set	.LANCHOR0,. + 0
 1967              	.LC0:
 1968 0000 00       		.string	""
 1969 0001 00       		.string	""
 1970 0002 00       		.string	""
 1971 0003 00       		.string	""
 1972 0004 00       		.string	""
 1973 0005 00       		.string	""
 1974 0006 00       		.string	""
 1975 0007 00       		.string	""
 1976 0008 01020304 		.ascii	"\001\002\003\004\006\007\b\t"
 1976      06070809 
 1977              		.text
 1978              	.Letext0:
 1979              		.file 2 "/home/johnson/Documents/mpb-toolchain/build/riscv32-mapleboard-elf/include/machine/_defau
 1980              		.file 3 "/home/johnson/Documents/mpb-toolchain/build/riscv32-mapleboard-elf/include/sys/_stdint.h"
 1981              		.file 4 "../Firmware/GD32VF103_standard_peripheral/gd32vf103.h"
 1982              		.file 5 "../Firmware/GD32VF103_standard_peripheral/Include/gd32vf103_rcu.h"
GAS LISTING /tmp/ccyhPrST.s 			page 62


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32vf103_rcu.c
     /tmp/ccyhPrST.s:13     .text.rcu_deinit:0000000000000000 rcu_deinit
     /tmp/ccyhPrST.s:17     .text.rcu_deinit:0000000000000000 .L0 
     /tmp/ccyhPrST.s:18     .text.rcu_deinit:0000000000000000 .L0 
     /tmp/ccyhPrST.s:19     .text.rcu_deinit:0000000000000000 .L0 
     /tmp/ccyhPrST.s:20     .text.rcu_deinit:0000000000000000 .L0 
     /tmp/ccyhPrST.s:28     .text.rcu_deinit:000000000000000a .L0 
     /tmp/ccyhPrST.s:34     .text.rcu_deinit:000000000000000e .L0 
     /tmp/ccyhPrST.s:40     .text.rcu_deinit:0000000000000014 .L0 
     /tmp/ccyhPrST.s:41     .text.rcu_deinit:0000000000000014 .L0 
     /tmp/ccyhPrST.s:42     .text.rcu_deinit:0000000000000014 .L0 
     /tmp/ccyhPrST.s:43     .text.rcu_deinit:0000000000000014 .L0 
     /tmp/ccyhPrST.s:44     .text.rcu_deinit:0000000000000014 .L0 
     /tmp/ccyhPrST.s:45     .text.rcu_deinit:0000000000000014 .L0 
     /tmp/ccyhPrST.s:49     .text.rcu_deinit:0000000000000016 .L0 
     /tmp/ccyhPrST.s:55     .text.rcu_deinit:0000000000000018 .L0 
     /tmp/ccyhPrST.s:56     .text.rcu_deinit:0000000000000018 .L0 
     /tmp/ccyhPrST.s:57     .text.rcu_deinit:0000000000000018 .L0 
     /tmp/ccyhPrST.s:62     .text.rcu_deinit:000000000000001a .L0 
     /tmp/ccyhPrST.s:63     .text.rcu_deinit:000000000000001a .L0 
     /tmp/ccyhPrST.s:64     .text.rcu_deinit:000000000000001a .L0 
     /tmp/ccyhPrST.s:67     .text.rcu_deinit:000000000000001c .L0 
     /tmp/ccyhPrST.s:75     .text.rcu_deinit:0000000000000020 .L0 
     /tmp/ccyhPrST.s:76     .text.rcu_deinit:0000000000000020 .L0 
     /tmp/ccyhPrST.s:77     .text.rcu_deinit:0000000000000020 .L0 
     /tmp/ccyhPrST.s:85     .text.rcu_deinit:0000000000000026 .L0 
     /tmp/ccyhPrST.s:86     .text.rcu_deinit:0000000000000026 .L0 
     /tmp/ccyhPrST.s:87     .text.rcu_deinit:0000000000000026 .L0 
     /tmp/ccyhPrST.s:93     .text.rcu_deinit:0000000000000032 .L0 
     /tmp/ccyhPrST.s:94     .text.rcu_deinit:0000000000000032 .L0 
     /tmp/ccyhPrST.s:100    .text.rcu_deinit:000000000000003e .L0 
     /tmp/ccyhPrST.s:101    .text.rcu_deinit:000000000000003e .L0 
     /tmp/ccyhPrST.s:107    .text.rcu_deinit:000000000000004a .L0 
     /tmp/ccyhPrST.s:108    .text.rcu_deinit:000000000000004a .L0 
     /tmp/ccyhPrST.s:114    .text.rcu_deinit:0000000000000056 .L0 
     /tmp/ccyhPrST.s:115    .text.rcu_deinit:0000000000000056 .L0 
     /tmp/ccyhPrST.s:118    .text.rcu_deinit:000000000000005c .L0 
     /tmp/ccyhPrST.s:119    .text.rcu_deinit:000000000000005c .L0 
     /tmp/ccyhPrST.s:124    .text.rcu_deinit:0000000000000066 .L0 
     /tmp/ccyhPrST.s:125    .text.rcu_deinit:0000000000000068 .L0 
     /tmp/ccyhPrST.s:132    .text.rcu_periph_clock_enable:0000000000000000 rcu_periph_clock_enable
     /tmp/ccyhPrST.s:135    .text.rcu_periph_clock_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:137    .text.rcu_periph_clock_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:138    .text.rcu_periph_clock_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:139    .text.rcu_periph_clock_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:144    .text.rcu_periph_clock_enable:000000000000000c .L0 
     /tmp/ccyhPrST.s:148    .text.rcu_periph_clock_enable:0000000000000012 .L0 
     /tmp/ccyhPrST.s:151    .text.rcu_periph_clock_enable:0000000000000016 .L0 
     /tmp/ccyhPrST.s:152    .text.rcu_periph_clock_enable:0000000000000018 .L0 
     /tmp/ccyhPrST.s:159    .text.rcu_periph_clock_disable:0000000000000000 rcu_periph_clock_disable
     /tmp/ccyhPrST.s:162    .text.rcu_periph_clock_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:164    .text.rcu_periph_clock_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:165    .text.rcu_periph_clock_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:166    .text.rcu_periph_clock_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:171    .text.rcu_periph_clock_disable:000000000000000c .L0 
     /tmp/ccyhPrST.s:174    .text.rcu_periph_clock_disable:0000000000000012 .L0 
GAS LISTING /tmp/ccyhPrST.s 			page 63


     /tmp/ccyhPrST.s:176    .text.rcu_periph_clock_disable:0000000000000016 .L0 
     /tmp/ccyhPrST.s:179    .text.rcu_periph_clock_disable:000000000000001a .L0 
     /tmp/ccyhPrST.s:180    .text.rcu_periph_clock_disable:000000000000001c .L0 
     /tmp/ccyhPrST.s:187    .text.rcu_periph_clock_sleep_enable:0000000000000000 rcu_periph_clock_sleep_enable
     /tmp/ccyhPrST.s:189    .text.rcu_periph_clock_sleep_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:199    .text.rcu_periph_clock_sleep_enable:0000000000000018 .L0 
     /tmp/ccyhPrST.s:206    .text.rcu_periph_clock_sleep_disable:0000000000000000 rcu_periph_clock_sleep_disable
     /tmp/ccyhPrST.s:208    .text.rcu_periph_clock_sleep_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:219    .text.rcu_periph_clock_sleep_disable:000000000000001c .L0 
     /tmp/ccyhPrST.s:226    .text.rcu_periph_reset_enable:0000000000000000 rcu_periph_reset_enable
     /tmp/ccyhPrST.s:228    .text.rcu_periph_reset_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:238    .text.rcu_periph_reset_enable:0000000000000018 .L0 
     /tmp/ccyhPrST.s:245    .text.rcu_periph_reset_disable:0000000000000000 rcu_periph_reset_disable
     /tmp/ccyhPrST.s:247    .text.rcu_periph_reset_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:258    .text.rcu_periph_reset_disable:000000000000001c .L0 
     /tmp/ccyhPrST.s:265    .text.rcu_bkp_reset_enable:0000000000000000 rcu_bkp_reset_enable
     /tmp/ccyhPrST.s:268    .text.rcu_bkp_reset_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:269    .text.rcu_bkp_reset_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:270    .text.rcu_bkp_reset_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:271    .text.rcu_bkp_reset_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:277    .text.rcu_bkp_reset_enable:000000000000000c .L0 
     /tmp/ccyhPrST.s:278    .text.rcu_bkp_reset_enable:000000000000000e .L0 
     /tmp/ccyhPrST.s:285    .text.rcu_bkp_reset_disable:0000000000000000 rcu_bkp_reset_disable
     /tmp/ccyhPrST.s:288    .text.rcu_bkp_reset_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:289    .text.rcu_bkp_reset_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:290    .text.rcu_bkp_reset_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:291    .text.rcu_bkp_reset_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:298    .text.rcu_bkp_reset_disable:000000000000000e .L0 
     /tmp/ccyhPrST.s:299    .text.rcu_bkp_reset_disable:0000000000000010 .L0 
     /tmp/ccyhPrST.s:306    .text.rcu_system_clock_source_config:0000000000000000 rcu_system_clock_source_config
     /tmp/ccyhPrST.s:309    .text.rcu_system_clock_source_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:311    .text.rcu_system_clock_source_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:312    .text.rcu_system_clock_source_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:313    .text.rcu_system_clock_source_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:314    .text.rcu_system_clock_source_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:318    .text.rcu_system_clock_source_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:319    .text.rcu_system_clock_source_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:320    .text.rcu_system_clock_source_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:323    .text.rcu_system_clock_source_config:0000000000000008 .L0 
     /tmp/ccyhPrST.s:326    .text.rcu_system_clock_source_config:000000000000000a .L0 
     /tmp/ccyhPrST.s:328    .text.rcu_system_clock_source_config:000000000000000c .L0 
     /tmp/ccyhPrST.s:329    .text.rcu_system_clock_source_config:000000000000000e .L0 
     /tmp/ccyhPrST.s:336    .text.rcu_system_clock_source_get:0000000000000000 rcu_system_clock_source_get
     /tmp/ccyhPrST.s:339    .text.rcu_system_clock_source_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:340    .text.rcu_system_clock_source_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:341    .text.rcu_system_clock_source_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:342    .text.rcu_system_clock_source_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:345    .text.rcu_system_clock_source_get:0000000000000006 .L0 
     /tmp/ccyhPrST.s:347    .text.rcu_system_clock_source_get:000000000000000a .L0 
     /tmp/ccyhPrST.s:354    .text.rcu_ahb_clock_config:0000000000000000 rcu_ahb_clock_config
     /tmp/ccyhPrST.s:357    .text.rcu_ahb_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:359    .text.rcu_ahb_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:360    .text.rcu_ahb_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:361    .text.rcu_ahb_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:362    .text.rcu_ahb_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:366    .text.rcu_ahb_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:367    .text.rcu_ahb_clock_config:0000000000000006 .L0 
GAS LISTING /tmp/ccyhPrST.s 			page 64


     /tmp/ccyhPrST.s:368    .text.rcu_ahb_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:371    .text.rcu_ahb_clock_config:000000000000000a .L0 
     /tmp/ccyhPrST.s:374    .text.rcu_ahb_clock_config:000000000000000c .L0 
     /tmp/ccyhPrST.s:376    .text.rcu_ahb_clock_config:000000000000000e .L0 
     /tmp/ccyhPrST.s:377    .text.rcu_ahb_clock_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:384    .text.rcu_apb1_clock_config:0000000000000000 rcu_apb1_clock_config
     /tmp/ccyhPrST.s:387    .text.rcu_apb1_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:389    .text.rcu_apb1_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:390    .text.rcu_apb1_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:391    .text.rcu_apb1_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:392    .text.rcu_apb1_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:396    .text.rcu_apb1_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:397    .text.rcu_apb1_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:398    .text.rcu_apb1_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:401    .text.rcu_apb1_clock_config:000000000000000a .L0 
     /tmp/ccyhPrST.s:404    .text.rcu_apb1_clock_config:000000000000000c .L0 
     /tmp/ccyhPrST.s:406    .text.rcu_apb1_clock_config:000000000000000e .L0 
     /tmp/ccyhPrST.s:407    .text.rcu_apb1_clock_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:414    .text.rcu_apb2_clock_config:0000000000000000 rcu_apb2_clock_config
     /tmp/ccyhPrST.s:417    .text.rcu_apb2_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:419    .text.rcu_apb2_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:420    .text.rcu_apb2_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:421    .text.rcu_apb2_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:422    .text.rcu_apb2_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:426    .text.rcu_apb2_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:427    .text.rcu_apb2_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:428    .text.rcu_apb2_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:433    .text.rcu_apb2_clock_config:000000000000000e .L0 
     /tmp/ccyhPrST.s:435    .text.rcu_apb2_clock_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:437    .text.rcu_apb2_clock_config:0000000000000012 .L0 
     /tmp/ccyhPrST.s:438    .text.rcu_apb2_clock_config:0000000000000014 .L0 
     /tmp/ccyhPrST.s:445    .text.rcu_ckout0_config:0000000000000000 rcu_ckout0_config
     /tmp/ccyhPrST.s:448    .text.rcu_ckout0_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:450    .text.rcu_ckout0_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:451    .text.rcu_ckout0_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:452    .text.rcu_ckout0_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:453    .text.rcu_ckout0_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:457    .text.rcu_ckout0_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:458    .text.rcu_ckout0_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:459    .text.rcu_ckout0_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:464    .text.rcu_ckout0_config:000000000000000e .L0 
     /tmp/ccyhPrST.s:466    .text.rcu_ckout0_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:468    .text.rcu_ckout0_config:0000000000000012 .L0 
     /tmp/ccyhPrST.s:469    .text.rcu_ckout0_config:0000000000000014 .L0 
     /tmp/ccyhPrST.s:476    .text.rcu_pll_config:0000000000000000 rcu_pll_config
     /tmp/ccyhPrST.s:479    .text.rcu_pll_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:481    .text.rcu_pll_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:482    .text.rcu_pll_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:483    .text.rcu_pll_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:484    .text.rcu_pll_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:488    .text.rcu_pll_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:489    .text.rcu_pll_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:490    .text.rcu_pll_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:496    .text.rcu_pll_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:499    .text.rcu_pll_config:0000000000000012 .L0 
     /tmp/ccyhPrST.s:500    .text.rcu_pll_config:0000000000000012 .L0 
     /tmp/ccyhPrST.s:502    .text.rcu_pll_config:0000000000000014 .L0 
GAS LISTING /tmp/ccyhPrST.s 			page 65


     /tmp/ccyhPrST.s:503    .text.rcu_pll_config:0000000000000016 .L0 
     /tmp/ccyhPrST.s:510    .text.rcu_predv0_config:0000000000000000 rcu_predv0_config
     /tmp/ccyhPrST.s:513    .text.rcu_predv0_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:515    .text.rcu_predv0_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:516    .text.rcu_predv0_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:517    .text.rcu_predv0_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:518    .text.rcu_predv0_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:522    .text.rcu_predv0_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:523    .text.rcu_predv0_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:524    .text.rcu_predv0_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:530    .text.rcu_predv0_config:000000000000000e .L0 
     /tmp/ccyhPrST.s:533    .text.rcu_predv0_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:534    .text.rcu_predv0_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:536    .text.rcu_predv0_config:0000000000000012 .L0 
     /tmp/ccyhPrST.s:537    .text.rcu_predv0_config:0000000000000014 .L0 
     /tmp/ccyhPrST.s:544    .text.rcu_predv1_config:0000000000000000 rcu_predv1_config
     /tmp/ccyhPrST.s:547    .text.rcu_predv1_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:549    .text.rcu_predv1_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:550    .text.rcu_predv1_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:551    .text.rcu_predv1_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:552    .text.rcu_predv1_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:556    .text.rcu_predv1_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:557    .text.rcu_predv1_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:560    .text.rcu_predv1_config:000000000000000a .L0 
     /tmp/ccyhPrST.s:561    .text.rcu_predv1_config:000000000000000a .L0 
     /tmp/ccyhPrST.s:564    .text.rcu_predv1_config:000000000000000c .L0 
     /tmp/ccyhPrST.s:565    .text.rcu_predv1_config:000000000000000c .L0 
     /tmp/ccyhPrST.s:567    .text.rcu_predv1_config:000000000000000e .L0 
     /tmp/ccyhPrST.s:568    .text.rcu_predv1_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:575    .text.rcu_pll1_config:0000000000000000 rcu_pll1_config
     /tmp/ccyhPrST.s:578    .text.rcu_pll1_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:580    .text.rcu_pll1_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:581    .text.rcu_pll1_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:582    .text.rcu_pll1_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:589    .text.rcu_pll1_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:590    .text.rcu_pll1_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:594    .text.rcu_pll1_config:0000000000000016 .L0 
     /tmp/ccyhPrST.s:595    .text.rcu_pll1_config:0000000000000018 .L0 
     /tmp/ccyhPrST.s:602    .text.rcu_pll2_config:0000000000000000 rcu_pll2_config
     /tmp/ccyhPrST.s:605    .text.rcu_pll2_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:607    .text.rcu_pll2_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:608    .text.rcu_pll2_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:609    .text.rcu_pll2_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:616    .text.rcu_pll2_config:000000000000000e .L0 
     /tmp/ccyhPrST.s:617    .text.rcu_pll2_config:000000000000000e .L0 
     /tmp/ccyhPrST.s:621    .text.rcu_pll2_config:0000000000000014 .L0 
     /tmp/ccyhPrST.s:622    .text.rcu_pll2_config:0000000000000016 .L0 
     /tmp/ccyhPrST.s:629    .text.rcu_adc_clock_config:0000000000000000 rcu_adc_clock_config
     /tmp/ccyhPrST.s:632    .text.rcu_adc_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:634    .text.rcu_adc_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:635    .text.rcu_adc_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:636    .text.rcu_adc_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:637    .text.rcu_adc_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:641    .text.rcu_adc_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:642    .text.rcu_adc_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:645    .text.rcu_adc_clock_config:000000000000000c .L0 
     /tmp/ccyhPrST.s:647    .text.rcu_adc_clock_config:000000000000000e .L0 
GAS LISTING /tmp/ccyhPrST.s 			page 66


     /tmp/ccyhPrST.s:650    .text.rcu_adc_clock_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:655    .text.rcu_adc_clock_config:000000000000001e .L0 
     /tmp/ccyhPrST.s:656    .text.rcu_adc_clock_config:000000000000001e .L0 
     /tmp/ccyhPrST.s:659    .text.rcu_adc_clock_config:0000000000000020 .L0 
     /tmp/ccyhPrST.s:663    .text.rcu_adc_clock_config:0000000000000022 .L0 
     /tmp/ccyhPrST.s:664    .text.rcu_adc_clock_config:0000000000000022 .L0 
     /tmp/ccyhPrST.s:665    .text.rcu_adc_clock_config:0000000000000022 .L0 
     /tmp/ccyhPrST.s:668    .text.rcu_adc_clock_config:0000000000000028 .L0 
     /tmp/ccyhPrST.s:672    .text.rcu_adc_clock_config:000000000000002a .L0 
     /tmp/ccyhPrST.s:677    .text.rcu_adc_clock_config:0000000000000030 .L0 
     /tmp/ccyhPrST.s:678    .text.rcu_adc_clock_config:0000000000000030 .L0 
     /tmp/ccyhPrST.s:679    .text.rcu_adc_clock_config:0000000000000030 .L0 
     /tmp/ccyhPrST.s:684    .text.rcu_adc_clock_config:0000000000000036 .L0 
     /tmp/ccyhPrST.s:690    .text.rcu_adc_clock_config:000000000000003e .L0 
     /tmp/ccyhPrST.s:691    .text.rcu_adc_clock_config:000000000000003e .L0 
     /tmp/ccyhPrST.s:692    .text.rcu_adc_clock_config:000000000000003e .L0 
     /tmp/ccyhPrST.s:695    .text.rcu_adc_clock_config:0000000000000044 .L0 
     /tmp/ccyhPrST.s:696    .text.rcu_adc_clock_config:0000000000000046 .L0 
     /tmp/ccyhPrST.s:703    .text.rcu_usb_clock_config:0000000000000000 rcu_usb_clock_config
     /tmp/ccyhPrST.s:706    .text.rcu_usb_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:708    .text.rcu_usb_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:709    .text.rcu_usb_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:710    .text.rcu_usb_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:711    .text.rcu_usb_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:715    .text.rcu_usb_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:716    .text.rcu_usb_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:717    .text.rcu_usb_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:722    .text.rcu_usb_clock_config:000000000000000e .L0 
     /tmp/ccyhPrST.s:724    .text.rcu_usb_clock_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:726    .text.rcu_usb_clock_config:0000000000000012 .L0 
     /tmp/ccyhPrST.s:727    .text.rcu_usb_clock_config:0000000000000014 .L0 
     /tmp/ccyhPrST.s:734    .text.rcu_rtc_clock_config:0000000000000000 rcu_rtc_clock_config
     /tmp/ccyhPrST.s:737    .text.rcu_rtc_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:739    .text.rcu_rtc_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:740    .text.rcu_rtc_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:741    .text.rcu_rtc_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:742    .text.rcu_rtc_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:746    .text.rcu_rtc_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:747    .text.rcu_rtc_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:748    .text.rcu_rtc_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:751    .text.rcu_rtc_clock_config:000000000000000a .L0 
     /tmp/ccyhPrST.s:754    .text.rcu_rtc_clock_config:000000000000000c .L0 
     /tmp/ccyhPrST.s:756    .text.rcu_rtc_clock_config:000000000000000e .L0 
     /tmp/ccyhPrST.s:757    .text.rcu_rtc_clock_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:764    .text.rcu_i2s1_clock_config:0000000000000000 rcu_i2s1_clock_config
     /tmp/ccyhPrST.s:767    .text.rcu_i2s1_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:769    .text.rcu_i2s1_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:770    .text.rcu_i2s1_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:771    .text.rcu_i2s1_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:772    .text.rcu_i2s1_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:776    .text.rcu_i2s1_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:777    .text.rcu_i2s1_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:778    .text.rcu_i2s1_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:783    .text.rcu_i2s1_clock_config:000000000000000c .L0 
     /tmp/ccyhPrST.s:785    .text.rcu_i2s1_clock_config:000000000000000e .L0 
     /tmp/ccyhPrST.s:787    .text.rcu_i2s1_clock_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:788    .text.rcu_i2s1_clock_config:0000000000000012 .L0 
GAS LISTING /tmp/ccyhPrST.s 			page 67


     /tmp/ccyhPrST.s:795    .text.rcu_i2s2_clock_config:0000000000000000 rcu_i2s2_clock_config
     /tmp/ccyhPrST.s:798    .text.rcu_i2s2_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:800    .text.rcu_i2s2_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:801    .text.rcu_i2s2_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:802    .text.rcu_i2s2_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:803    .text.rcu_i2s2_clock_config:0000000000000000 .L0 
     /tmp/ccyhPrST.s:807    .text.rcu_i2s2_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:808    .text.rcu_i2s2_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:809    .text.rcu_i2s2_clock_config:0000000000000006 .L0 
     /tmp/ccyhPrST.s:814    .text.rcu_i2s2_clock_config:000000000000000e .L0 
     /tmp/ccyhPrST.s:816    .text.rcu_i2s2_clock_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:818    .text.rcu_i2s2_clock_config:0000000000000012 .L0 
     /tmp/ccyhPrST.s:819    .text.rcu_i2s2_clock_config:0000000000000014 .L0 
     /tmp/ccyhPrST.s:826    .text.rcu_flag_get:0000000000000000 rcu_flag_get
     /tmp/ccyhPrST.s:829    .text.rcu_flag_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:831    .text.rcu_flag_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:832    .text.rcu_flag_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:833    .text.rcu_flag_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:838    .text.rcu_flag_get:000000000000000c .L0 
     /tmp/ccyhPrST.s:841    .text.rcu_flag_get:0000000000000010 .L0 
     /tmp/ccyhPrST.s:843    .text.rcu_flag_get:0000000000000014 .L0 
     /tmp/ccyhPrST.s:850    .text.rcu_all_reset_flag_clear:0000000000000000 rcu_all_reset_flag_clear
     /tmp/ccyhPrST.s:853    .text.rcu_all_reset_flag_clear:0000000000000000 .L0 
     /tmp/ccyhPrST.s:854    .text.rcu_all_reset_flag_clear:0000000000000000 .L0 
     /tmp/ccyhPrST.s:855    .text.rcu_all_reset_flag_clear:0000000000000000 .L0 
     /tmp/ccyhPrST.s:856    .text.rcu_all_reset_flag_clear:0000000000000000 .L0 
     /tmp/ccyhPrST.s:862    .text.rcu_all_reset_flag_clear:000000000000000e .L0 
     /tmp/ccyhPrST.s:863    .text.rcu_all_reset_flag_clear:0000000000000010 .L0 
     /tmp/ccyhPrST.s:870    .text.rcu_interrupt_flag_get:0000000000000000 rcu_interrupt_flag_get
     /tmp/ccyhPrST.s:872    .text.rcu_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:880    .text.rcu_interrupt_flag_get:0000000000000014 .L0 
     /tmp/ccyhPrST.s:887    .text.rcu_interrupt_flag_clear:0000000000000000 rcu_interrupt_flag_clear
     /tmp/ccyhPrST.s:889    .text.rcu_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccyhPrST.s:899    .text.rcu_interrupt_flag_clear:0000000000000018 .L0 
     /tmp/ccyhPrST.s:906    .text.rcu_interrupt_enable:0000000000000000 rcu_interrupt_enable
     /tmp/ccyhPrST.s:908    .text.rcu_interrupt_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:918    .text.rcu_interrupt_enable:0000000000000018 .L0 
     /tmp/ccyhPrST.s:925    .text.rcu_interrupt_disable:0000000000000000 rcu_interrupt_disable
     /tmp/ccyhPrST.s:927    .text.rcu_interrupt_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:938    .text.rcu_interrupt_disable:000000000000001c .L0 
     /tmp/ccyhPrST.s:945    .text.rcu_osci_stab_wait:0000000000000000 rcu_osci_stab_wait
     /tmp/ccyhPrST.s:948    .text.rcu_osci_stab_wait:0000000000000000 .L0 
     /tmp/ccyhPrST.s:950    .text.rcu_osci_stab_wait:0000000000000000 .L0 
     /tmp/ccyhPrST.s:951    .text.rcu_osci_stab_wait:0000000000000000 .L0 
     /tmp/ccyhPrST.s:952    .text.rcu_osci_stab_wait:0000000000000000 .L0 
     /tmp/ccyhPrST.s:953    .text.rcu_osci_stab_wait:0000000000000000 .L0 
     /tmp/ccyhPrST.s:954    .text.rcu_osci_stab_wait:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1000   .text.rcu_osci_stab_wait:0000000000000018 .L0 
     /tmp/ccyhPrST.s:1001   .text.rcu_osci_stab_wait:0000000000000018 .L0 
     /tmp/ccyhPrST.s:1005   .text.rcu_osci_stab_wait:000000000000001a .L0 
     /tmp/ccyhPrST.s:1014   .text.rcu_osci_stab_wait:000000000000002c .L0 
     /tmp/ccyhPrST.s:1018   .text.rcu_osci_stab_wait:0000000000000030 .L0 
     /tmp/ccyhPrST.s:1023   .text.rcu_osci_stab_wait:0000000000000036 .L0 
     /tmp/ccyhPrST.s:1031   .text.rcu_osci_stab_wait:000000000000003a .L0 
     /tmp/ccyhPrST.s:1032   .text.rcu_osci_stab_wait:000000000000003a .L0 
     /tmp/ccyhPrST.s:1033   .text.rcu_osci_stab_wait:000000000000003a .L0 
     /tmp/ccyhPrST.s:1038   .text.rcu_osci_stab_wait:000000000000003c .L0 
GAS LISTING /tmp/ccyhPrST.s 			page 68


     /tmp/ccyhPrST.s:1039   .text.rcu_osci_stab_wait:000000000000003c .L0 
     /tmp/ccyhPrST.s:1047   .text.rcu_osci_stab_wait:0000000000000040 .L0 
     /tmp/ccyhPrST.s:1048   .text.rcu_osci_stab_wait:0000000000000040 .L0 
     /tmp/ccyhPrST.s:1049   .text.rcu_osci_stab_wait:0000000000000040 .L0 
     /tmp/ccyhPrST.s:1053   .text.rcu_osci_stab_wait:0000000000000046 .L0 
     /tmp/ccyhPrST.s:1061   .text.rcu_osci_stab_wait:000000000000004c .L0 
     /tmp/ccyhPrST.s:1066   .text.rcu_osci_stab_wait:0000000000000052 .L0 
     /tmp/ccyhPrST.s:1073   .text.rcu_osci_stab_wait:0000000000000058 .L0 
     /tmp/ccyhPrST.s:1081   .text.rcu_osci_stab_wait:000000000000005c .L0 
     /tmp/ccyhPrST.s:1082   .text.rcu_osci_stab_wait:000000000000005c .L0 
     /tmp/ccyhPrST.s:1083   .text.rcu_osci_stab_wait:000000000000005c .L0 
     /tmp/ccyhPrST.s:1088   .text.rcu_osci_stab_wait:000000000000005e .L0 
     /tmp/ccyhPrST.s:1089   .text.rcu_osci_stab_wait:000000000000005e .L0 
     /tmp/ccyhPrST.s:1097   .text.rcu_osci_stab_wait:0000000000000062 .L0 
     /tmp/ccyhPrST.s:1098   .text.rcu_osci_stab_wait:0000000000000062 .L0 
     /tmp/ccyhPrST.s:1099   .text.rcu_osci_stab_wait:0000000000000062 .L0 
     /tmp/ccyhPrST.s:1103   .text.rcu_osci_stab_wait:0000000000000068 .L0 
     /tmp/ccyhPrST.s:1111   .text.rcu_osci_stab_wait:000000000000006e .L0 
     /tmp/ccyhPrST.s:1116   .text.rcu_osci_stab_wait:0000000000000074 .L0 
     /tmp/ccyhPrST.s:1120   .text.rcu_osci_stab_wait:0000000000000078 .L0 
     /tmp/ccyhPrST.s:1125   .text.rcu_osci_stab_wait:000000000000007e .L0 
     /tmp/ccyhPrST.s:1133   .text.rcu_osci_stab_wait:0000000000000082 .L0 
     /tmp/ccyhPrST.s:1134   .text.rcu_osci_stab_wait:0000000000000082 .L0 
     /tmp/ccyhPrST.s:1135   .text.rcu_osci_stab_wait:0000000000000082 .L0 
     /tmp/ccyhPrST.s:1140   .text.rcu_osci_stab_wait:0000000000000084 .L0 
     /tmp/ccyhPrST.s:1141   .text.rcu_osci_stab_wait:0000000000000084 .L0 
     /tmp/ccyhPrST.s:1149   .text.rcu_osci_stab_wait:0000000000000088 .L0 
     /tmp/ccyhPrST.s:1150   .text.rcu_osci_stab_wait:0000000000000088 .L0 
     /tmp/ccyhPrST.s:1151   .text.rcu_osci_stab_wait:0000000000000088 .L0 
     /tmp/ccyhPrST.s:1154   .text.rcu_osci_stab_wait:000000000000008e .L0 
     /tmp/ccyhPrST.s:1162   .text.rcu_osci_stab_wait:0000000000000094 .L0 
     /tmp/ccyhPrST.s:1166   .text.rcu_osci_stab_wait:0000000000000098 .L0 
     /tmp/ccyhPrST.s:1173   .text.rcu_osci_stab_wait:000000000000009e .L0 
     /tmp/ccyhPrST.s:1181   .text.rcu_osci_stab_wait:00000000000000a2 .L0 
     /tmp/ccyhPrST.s:1182   .text.rcu_osci_stab_wait:00000000000000a2 .L0 
     /tmp/ccyhPrST.s:1183   .text.rcu_osci_stab_wait:00000000000000a2 .L0 
     /tmp/ccyhPrST.s:1188   .text.rcu_osci_stab_wait:00000000000000a4 .L0 
     /tmp/ccyhPrST.s:1189   .text.rcu_osci_stab_wait:00000000000000a4 .L0 
     /tmp/ccyhPrST.s:1197   .text.rcu_osci_stab_wait:00000000000000a8 .L0 
     /tmp/ccyhPrST.s:1198   .text.rcu_osci_stab_wait:00000000000000a8 .L0 
     /tmp/ccyhPrST.s:1199   .text.rcu_osci_stab_wait:00000000000000a8 .L0 
     /tmp/ccyhPrST.s:1202   .text.rcu_osci_stab_wait:00000000000000ae .L0 
     /tmp/ccyhPrST.s:1210   .text.rcu_osci_stab_wait:00000000000000b4 .L0 
     /tmp/ccyhPrST.s:1215   .text.rcu_osci_stab_wait:00000000000000b8 .L0 
     /tmp/ccyhPrST.s:1219   .text.rcu_osci_stab_wait:00000000000000bc .L0 
     /tmp/ccyhPrST.s:1224   .text.rcu_osci_stab_wait:00000000000000c2 .L0 
     /tmp/ccyhPrST.s:1232   .text.rcu_osci_stab_wait:00000000000000c6 .L0 
     /tmp/ccyhPrST.s:1233   .text.rcu_osci_stab_wait:00000000000000c6 .L0 
     /tmp/ccyhPrST.s:1234   .text.rcu_osci_stab_wait:00000000000000c6 .L0 
     /tmp/ccyhPrST.s:1239   .text.rcu_osci_stab_wait:00000000000000c8 .L0 
     /tmp/ccyhPrST.s:1240   .text.rcu_osci_stab_wait:00000000000000c8 .L0 
     /tmp/ccyhPrST.s:1248   .text.rcu_osci_stab_wait:00000000000000cc .L0 
     /tmp/ccyhPrST.s:1249   .text.rcu_osci_stab_wait:00000000000000cc .L0 
     /tmp/ccyhPrST.s:1250   .text.rcu_osci_stab_wait:00000000000000cc .L0 
     /tmp/ccyhPrST.s:1253   .text.rcu_osci_stab_wait:00000000000000d2 .L0 
     /tmp/ccyhPrST.s:1261   .text.rcu_osci_stab_wait:00000000000000d8 .L0 
     /tmp/ccyhPrST.s:1266   .text.rcu_osci_stab_wait:00000000000000de .L0 
GAS LISTING /tmp/ccyhPrST.s 			page 69


     /tmp/ccyhPrST.s:1270   .text.rcu_osci_stab_wait:00000000000000e2 .L0 
     /tmp/ccyhPrST.s:1275   .text.rcu_osci_stab_wait:00000000000000e8 .L0 
     /tmp/ccyhPrST.s:1283   .text.rcu_osci_stab_wait:00000000000000ec .L0 
     /tmp/ccyhPrST.s:1284   .text.rcu_osci_stab_wait:00000000000000ec .L0 
     /tmp/ccyhPrST.s:1285   .text.rcu_osci_stab_wait:00000000000000ec .L0 
     /tmp/ccyhPrST.s:1290   .text.rcu_osci_stab_wait:00000000000000ee .L0 
     /tmp/ccyhPrST.s:1291   .text.rcu_osci_stab_wait:00000000000000ee .L0 
     /tmp/ccyhPrST.s:1299   .text.rcu_osci_stab_wait:00000000000000f2 .L0 
     /tmp/ccyhPrST.s:1300   .text.rcu_osci_stab_wait:00000000000000f2 .L0 
     /tmp/ccyhPrST.s:1301   .text.rcu_osci_stab_wait:00000000000000f2 .L0 
     /tmp/ccyhPrST.s:1304   .text.rcu_osci_stab_wait:00000000000000f8 .L0 
     /tmp/ccyhPrST.s:1312   .text.rcu_osci_stab_wait:00000000000000fe .L0 
     /tmp/ccyhPrST.s:1317   .text.rcu_osci_stab_wait:0000000000000104 .L0 
     /tmp/ccyhPrST.s:1321   .text.rcu_osci_stab_wait:0000000000000108 .L0 
     /tmp/ccyhPrST.s:1326   .text.rcu_osci_stab_wait:000000000000010e .L0 
     /tmp/ccyhPrST.s:1334   .text.rcu_osci_stab_wait:0000000000000112 .L0 
     /tmp/ccyhPrST.s:1335   .text.rcu_osci_stab_wait:0000000000000112 .L0 
     /tmp/ccyhPrST.s:1336   .text.rcu_osci_stab_wait:0000000000000112 .L0 
     /tmp/ccyhPrST.s:1341   .text.rcu_osci_stab_wait:0000000000000114 .L0 
     /tmp/ccyhPrST.s:1342   .text.rcu_osci_stab_wait:0000000000000114 .L0 
     /tmp/ccyhPrST.s:1350   .text.rcu_osci_stab_wait:0000000000000118 .L0 
     /tmp/ccyhPrST.s:1351   .text.rcu_osci_stab_wait:0000000000000118 .L0 
     /tmp/ccyhPrST.s:1352   .text.rcu_osci_stab_wait:0000000000000118 .L0 
     /tmp/ccyhPrST.s:1355   .text.rcu_osci_stab_wait:000000000000011e .L0 
     /tmp/ccyhPrST.s:1360   .text.rcu_osci_stab_wait:0000000000000124 .L0 
     /tmp/ccyhPrST.s:1367   .text.rcu_osci_on:0000000000000000 rcu_osci_on
     /tmp/ccyhPrST.s:1369   .text.rcu_osci_on:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1379   .text.rcu_osci_on:0000000000000018 .L0 
     /tmp/ccyhPrST.s:1386   .text.rcu_osci_off:0000000000000000 rcu_osci_off
     /tmp/ccyhPrST.s:1388   .text.rcu_osci_off:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1399   .text.rcu_osci_off:000000000000001c .L0 
     /tmp/ccyhPrST.s:1406   .text.rcu_osci_bypass_mode_enable:0000000000000000 rcu_osci_bypass_mode_enable
     /tmp/ccyhPrST.s:1409   .text.rcu_osci_bypass_mode_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1411   .text.rcu_osci_bypass_mode_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1412   .text.rcu_osci_bypass_mode_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1413   .text.rcu_osci_bypass_mode_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1419   .text.rcu_osci_bypass_mode_enable:000000000000000c .L0 
     /tmp/ccyhPrST.s:1420   .text.rcu_osci_bypass_mode_enable:000000000000000c .L0 
     /tmp/ccyhPrST.s:1424   .text.rcu_osci_bypass_mode_enable:0000000000000012 .L0 
     /tmp/ccyhPrST.s:1425   .text.rcu_osci_bypass_mode_enable:0000000000000012 .L0 
     /tmp/ccyhPrST.s:1427   .text.rcu_osci_bypass_mode_enable:0000000000000014 .L0 
     /tmp/ccyhPrST.s:1430   .text.rcu_osci_bypass_mode_enable:0000000000000018 .L0 
     /tmp/ccyhPrST.s:1433   .text.rcu_osci_bypass_mode_enable:000000000000001c .L0 
     /tmp/ccyhPrST.s:1434   .text.rcu_osci_bypass_mode_enable:000000000000001c .L0 
     /tmp/ccyhPrST.s:1436   .text.rcu_osci_bypass_mode_enable:000000000000001e .L0 
     /tmp/ccyhPrST.s:1437   .text.rcu_osci_bypass_mode_enable:000000000000001e .L0 
     /tmp/ccyhPrST.s:1443   .text.rcu_osci_bypass_mode_enable:0000000000000022 .L0 
     /tmp/ccyhPrST.s:1444   .text.rcu_osci_bypass_mode_enable:0000000000000022 .L0 
     /tmp/ccyhPrST.s:1448   .text.rcu_osci_bypass_mode_enable:0000000000000028 .L0 
     /tmp/ccyhPrST.s:1449   .text.rcu_osci_bypass_mode_enable:0000000000000028 .L0 
     /tmp/ccyhPrST.s:1455   .text.rcu_osci_bypass_mode_enable:0000000000000032 .L0 
     /tmp/ccyhPrST.s:1456   .text.rcu_osci_bypass_mode_enable:0000000000000032 .L0 
     /tmp/ccyhPrST.s:1460   .text.rcu_osci_bypass_mode_enable:0000000000000038 .L0 
     /tmp/ccyhPrST.s:1462   .text.rcu_osci_bypass_mode_enable:000000000000003a .L0 
     /tmp/ccyhPrST.s:1463   .text.rcu_osci_bypass_mode_enable:000000000000003c .L0 
     /tmp/ccyhPrST.s:1470   .text.rcu_osci_bypass_mode_disable:0000000000000000 rcu_osci_bypass_mode_disable
     /tmp/ccyhPrST.s:1473   .text.rcu_osci_bypass_mode_disable:0000000000000000 .L0 
GAS LISTING /tmp/ccyhPrST.s 			page 70


     /tmp/ccyhPrST.s:1475   .text.rcu_osci_bypass_mode_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1476   .text.rcu_osci_bypass_mode_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1477   .text.rcu_osci_bypass_mode_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1483   .text.rcu_osci_bypass_mode_disable:000000000000000c .L0 
     /tmp/ccyhPrST.s:1484   .text.rcu_osci_bypass_mode_disable:000000000000000c .L0 
     /tmp/ccyhPrST.s:1488   .text.rcu_osci_bypass_mode_disable:0000000000000012 .L0 
     /tmp/ccyhPrST.s:1489   .text.rcu_osci_bypass_mode_disable:0000000000000012 .L0 
     /tmp/ccyhPrST.s:1491   .text.rcu_osci_bypass_mode_disable:0000000000000014 .L0 
     /tmp/ccyhPrST.s:1494   .text.rcu_osci_bypass_mode_disable:0000000000000016 .L0 
     /tmp/ccyhPrST.s:1497   .text.rcu_osci_bypass_mode_disable:000000000000001a .L0 
     /tmp/ccyhPrST.s:1498   .text.rcu_osci_bypass_mode_disable:000000000000001a .L0 
     /tmp/ccyhPrST.s:1500   .text.rcu_osci_bypass_mode_disable:000000000000001c .L0 
     /tmp/ccyhPrST.s:1501   .text.rcu_osci_bypass_mode_disable:000000000000001c .L0 
     /tmp/ccyhPrST.s:1507   .text.rcu_osci_bypass_mode_disable:0000000000000020 .L0 
     /tmp/ccyhPrST.s:1508   .text.rcu_osci_bypass_mode_disable:0000000000000020 .L0 
     /tmp/ccyhPrST.s:1512   .text.rcu_osci_bypass_mode_disable:0000000000000026 .L0 
     /tmp/ccyhPrST.s:1513   .text.rcu_osci_bypass_mode_disable:0000000000000026 .L0 
     /tmp/ccyhPrST.s:1519   .text.rcu_osci_bypass_mode_disable:0000000000000030 .L0 
     /tmp/ccyhPrST.s:1520   .text.rcu_osci_bypass_mode_disable:0000000000000030 .L0 
     /tmp/ccyhPrST.s:1525   .text.rcu_osci_bypass_mode_disable:0000000000000038 .L0 
     /tmp/ccyhPrST.s:1527   .text.rcu_osci_bypass_mode_disable:000000000000003a .L0 
     /tmp/ccyhPrST.s:1528   .text.rcu_osci_bypass_mode_disable:000000000000003c .L0 
     /tmp/ccyhPrST.s:1535   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 rcu_hxtal_clock_monitor_enable
     /tmp/ccyhPrST.s:1538   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1539   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1540   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1541   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1547   .text.rcu_hxtal_clock_monitor_enable:000000000000000e .L0 
     /tmp/ccyhPrST.s:1548   .text.rcu_hxtal_clock_monitor_enable:0000000000000010 .L0 
     /tmp/ccyhPrST.s:1555   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 rcu_hxtal_clock_monitor_disable
     /tmp/ccyhPrST.s:1558   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1559   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1560   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1561   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1568   .text.rcu_hxtal_clock_monitor_disable:0000000000000010 .L0 
     /tmp/ccyhPrST.s:1569   .text.rcu_hxtal_clock_monitor_disable:0000000000000012 .L0 
     /tmp/ccyhPrST.s:1576   .text.rcu_irc8m_adjust_value_set:0000000000000000 rcu_irc8m_adjust_value_set
     /tmp/ccyhPrST.s:1579   .text.rcu_irc8m_adjust_value_set:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1581   .text.rcu_irc8m_adjust_value_set:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1582   .text.rcu_irc8m_adjust_value_set:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1583   .text.rcu_irc8m_adjust_value_set:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1584   .text.rcu_irc8m_adjust_value_set:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1588   .text.rcu_irc8m_adjust_value_set:0000000000000006 .L0 
     /tmp/ccyhPrST.s:1589   .text.rcu_irc8m_adjust_value_set:0000000000000006 .L0 
     /tmp/ccyhPrST.s:1590   .text.rcu_irc8m_adjust_value_set:0000000000000006 .L0 
     /tmp/ccyhPrST.s:1594   .text.rcu_irc8m_adjust_value_set:000000000000000c .L0 
     /tmp/ccyhPrST.s:1597   .text.rcu_irc8m_adjust_value_set:0000000000000010 .L0 
     /tmp/ccyhPrST.s:1599   .text.rcu_irc8m_adjust_value_set:0000000000000012 .L0 
     /tmp/ccyhPrST.s:1601   .text.rcu_irc8m_adjust_value_set:0000000000000014 .L0 
     /tmp/ccyhPrST.s:1602   .text.rcu_irc8m_adjust_value_set:0000000000000016 .L0 
     /tmp/ccyhPrST.s:1609   .text.rcu_deepsleep_voltage_set:0000000000000000 rcu_deepsleep_voltage_set
     /tmp/ccyhPrST.s:1612   .text.rcu_deepsleep_voltage_set:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1614   .text.rcu_deepsleep_voltage_set:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1615   .text.rcu_deepsleep_voltage_set:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1616   .text.rcu_deepsleep_voltage_set:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1619   .text.rcu_deepsleep_voltage_set:0000000000000002 .L0 
     /tmp/ccyhPrST.s:1620   .text.rcu_deepsleep_voltage_set:0000000000000002 .L0 
GAS LISTING /tmp/ccyhPrST.s 			page 71


     /tmp/ccyhPrST.s:1623   .text.rcu_deepsleep_voltage_set:0000000000000008 .L0 
     /tmp/ccyhPrST.s:1624   .text.rcu_deepsleep_voltage_set:000000000000000a .L0 
     /tmp/ccyhPrST.s:1631   .text.rcu_clock_freq_get:0000000000000000 rcu_clock_freq_get
     /tmp/ccyhPrST.s:1634   .text.rcu_clock_freq_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1636   .text.rcu_clock_freq_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1637   .text.rcu_clock_freq_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1638   .text.rcu_clock_freq_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1639   .text.rcu_clock_freq_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1640   .text.rcu_clock_freq_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1641   .text.rcu_clock_freq_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1642   .text.rcu_clock_freq_get:0000000000000000 .L0 
     /tmp/ccyhPrST.s:1649   .text.rcu_clock_freq_get:0000000000000010 .L0 
     /tmp/ccyhPrST.s:1651   .text.rcu_clock_freq_get:0000000000000014 .L0 
     /tmp/ccyhPrST.s:1653   .text.rcu_clock_freq_get:0000000000000016 .L0 
     /tmp/ccyhPrST.s:1655   .text.rcu_clock_freq_get:0000000000000016 .L0 
     /tmp/ccyhPrST.s:1657   .text.rcu_clock_freq_get:000000000000001a .L0 
     /tmp/ccyhPrST.s:1661   .text.rcu_clock_freq_get:0000000000000020 .L0 
     /tmp/ccyhPrST.s:1663   .text.rcu_clock_freq_get:0000000000000022 .L0 
     /tmp/ccyhPrST.s:1665   .text.rcu_clock_freq_get:0000000000000024 .L0 
     /tmp/ccyhPrST.s:1667   .text.rcu_clock_freq_get:0000000000000026 .L0 
     /tmp/ccyhPrST.s:1668   .text.rcu_clock_freq_get:0000000000000026 .L0 
     /tmp/ccyhPrST.s:1669   .text.rcu_clock_freq_get:0000000000000026 .L0 
     /tmp/ccyhPrST.s:1670   .text.rcu_clock_freq_get:0000000000000026 .L0 
     /tmp/ccyhPrST.s:1672   .text.rcu_clock_freq_get:0000000000000028 .L0 
     /tmp/ccyhPrST.s:1674   .text.rcu_clock_freq_get:000000000000002a .L0 
     /tmp/ccyhPrST.s:1678   .text.rcu_clock_freq_get:0000000000000030 .L0 
     /tmp/ccyhPrST.s:1679   .text.rcu_clock_freq_get:0000000000000030 .L0 
     /tmp/ccyhPrST.s:1681   .text.rcu_clock_freq_get:0000000000000034 .L0 
     /tmp/ccyhPrST.s:1683   .text.rcu_clock_freq_get:0000000000000036 .L0 
     /tmp/ccyhPrST.s:1686   .text.rcu_clock_freq_get:0000000000000038 .L0 
     /tmp/ccyhPrST.s:1689   .text.rcu_clock_freq_get:000000000000003a .L0 
     /tmp/ccyhPrST.s:1691   .text.rcu_clock_freq_get:000000000000003c .L0 
     /tmp/ccyhPrST.s:1693   .text.rcu_clock_freq_get:0000000000000040 .L0 
     /tmp/ccyhPrST.s:1697   .text.rcu_clock_freq_get:0000000000000044 .L0 
     /tmp/ccyhPrST.s:1698   .text.rcu_clock_freq_get:0000000000000044 .L0 
     /tmp/ccyhPrST.s:1702   .text.rcu_clock_freq_get:000000000000004a .L0 
     /tmp/ccyhPrST.s:1703   .text.rcu_clock_freq_get:000000000000004a .L0 
     /tmp/ccyhPrST.s:1704   .text.rcu_clock_freq_get:000000000000004a .L0 
     /tmp/ccyhPrST.s:1706   .text.rcu_clock_freq_get:000000000000004c .L0 
     /tmp/ccyhPrST.s:1708   .text.rcu_clock_freq_get:000000000000004e .L0 
     /tmp/ccyhPrST.s:1711   .text.rcu_clock_freq_get:0000000000000050 .L0 
     /tmp/ccyhPrST.s:1714   .text.rcu_clock_freq_get:0000000000000052 .L0 
     /tmp/ccyhPrST.s:1717   .text.rcu_clock_freq_get:0000000000000054 .L0 
     /tmp/ccyhPrST.s:1720   .text.rcu_clock_freq_get:0000000000000056 .L0 
     /tmp/ccyhPrST.s:1722   .text.rcu_clock_freq_get:000000000000005a .L0 
     /tmp/ccyhPrST.s:1724   .text.rcu_clock_freq_get:000000000000005c .L0 
     /tmp/ccyhPrST.s:1726   .text.rcu_clock_freq_get:000000000000005e .L0 
     /tmp/ccyhPrST.s:1728   .text.rcu_clock_freq_get:0000000000000060 .L0 
     /tmp/ccyhPrST.s:1730   .text.rcu_clock_freq_get:0000000000000062 .L0 
     /tmp/ccyhPrST.s:1732   .text.rcu_clock_freq_get:0000000000000064 .L0 
     /tmp/ccyhPrST.s:1734   .text.rcu_clock_freq_get:0000000000000066 .L0 
     /tmp/ccyhPrST.s:1736   .text.rcu_clock_freq_get:0000000000000068 .L0 
     /tmp/ccyhPrST.s:1738   .text.rcu_clock_freq_get:000000000000006a .L0 
     /tmp/ccyhPrST.s:1740   .text.rcu_clock_freq_get:000000000000006e .L0 
     /tmp/ccyhPrST.s:1742   .text.rcu_clock_freq_get:0000000000000072 .L0 
     /tmp/ccyhPrST.s:1745   .text.rcu_clock_freq_get:0000000000000076 .L0 
     /tmp/ccyhPrST.s:1746   .text.rcu_clock_freq_get:0000000000000076 .L0 
GAS LISTING /tmp/ccyhPrST.s 			page 72


     /tmp/ccyhPrST.s:1747   .text.rcu_clock_freq_get:0000000000000076 .L0 
     /tmp/ccyhPrST.s:1748   .text.rcu_clock_freq_get:0000000000000076 .L0 
     /tmp/ccyhPrST.s:1749   .text.rcu_clock_freq_get:0000000000000076 .L0 
     /tmp/ccyhPrST.s:1750   .text.rcu_clock_freq_get:0000000000000076 .L0 
     /tmp/ccyhPrST.s:1751   .text.rcu_clock_freq_get:0000000000000076 .L0 
     /tmp/ccyhPrST.s:1758   .text.rcu_clock_freq_get:0000000000000082 .L0 
     /tmp/ccyhPrST.s:1760   .text.rcu_clock_freq_get:0000000000000084 .L0 
     /tmp/ccyhPrST.s:1761   .text.rcu_clock_freq_get:0000000000000084 .L0 
     /tmp/ccyhPrST.s:1766   .text.rcu_clock_freq_get:0000000000000086 .L0 
     /tmp/ccyhPrST.s:1768   .text.rcu_clock_freq_get:0000000000000086 .L0 
     /tmp/ccyhPrST.s:1773   .text.rcu_clock_freq_get:000000000000008c .L0 
     /tmp/ccyhPrST.s:1776   .text.rcu_clock_freq_get:0000000000000090 .L0 
     /tmp/ccyhPrST.s:1779   .text.rcu_clock_freq_get:0000000000000096 .L0 
     /tmp/ccyhPrST.s:1781   .text.rcu_clock_freq_get:0000000000000098 .L0 
     /tmp/ccyhPrST.s:1782   .text.rcu_clock_freq_get:0000000000000098 .L0 
     /tmp/ccyhPrST.s:1787   .text.rcu_clock_freq_get:000000000000009a .L0 
     /tmp/ccyhPrST.s:1789   .text.rcu_clock_freq_get:000000000000009a .L0 
     /tmp/ccyhPrST.s:1790   .text.rcu_clock_freq_get:000000000000009a .L0 
     /tmp/ccyhPrST.s:1793   .text.rcu_clock_freq_get:000000000000009c .L0 
     /tmp/ccyhPrST.s:1794   .text.rcu_clock_freq_get:000000000000009c .L0 
     /tmp/ccyhPrST.s:1798   .text.rcu_clock_freq_get:00000000000000a0 .L0 
     /tmp/ccyhPrST.s:1801   .text.rcu_clock_freq_get:00000000000000a2 .L0 
     /tmp/ccyhPrST.s:1802   .text.rcu_clock_freq_get:00000000000000a2 .L0 
     /tmp/ccyhPrST.s:1803   .text.rcu_clock_freq_get:00000000000000a2 .L0 
     /tmp/ccyhPrST.s:1806   .text.rcu_clock_freq_get:00000000000000a4 .L0 
     /tmp/ccyhPrST.s:1807   .text.rcu_clock_freq_get:00000000000000a4 .L0 
     /tmp/ccyhPrST.s:1810   .text.rcu_clock_freq_get:00000000000000a6 .L0 
     /tmp/ccyhPrST.s:1812   .text.rcu_clock_freq_get:00000000000000a8 .L0 
     /tmp/ccyhPrST.s:1813   .text.rcu_clock_freq_get:00000000000000a8 .L0 
     /tmp/ccyhPrST.s:1815   .text.rcu_clock_freq_get:00000000000000aa .L0 
     /tmp/ccyhPrST.s:1817   .text.rcu_clock_freq_get:00000000000000ac .L0 
     /tmp/ccyhPrST.s:1820   .text.rcu_clock_freq_get:00000000000000ae .L0 
     /tmp/ccyhPrST.s:1822   .text.rcu_clock_freq_get:00000000000000b2 .L0 
     /tmp/ccyhPrST.s:1825   .text.rcu_clock_freq_get:00000000000000b6 .L0 
     /tmp/ccyhPrST.s:1827   .text.rcu_clock_freq_get:00000000000000b8 .L0 
     /tmp/ccyhPrST.s:1829   .text.rcu_clock_freq_get:00000000000000bc .L0 
     /tmp/ccyhPrST.s:1832   .text.rcu_clock_freq_get:00000000000000be .L0 
     /tmp/ccyhPrST.s:1833   .text.rcu_clock_freq_get:00000000000000be .L0 
     /tmp/ccyhPrST.s:1834   .text.rcu_clock_freq_get:00000000000000be .L0 
     /tmp/ccyhPrST.s:1836   .text.rcu_clock_freq_get:00000000000000c2 .L0 
     /tmp/ccyhPrST.s:1840   .text.rcu_clock_freq_get:00000000000000c4 .L0 
     /tmp/ccyhPrST.s:1841   .text.rcu_clock_freq_get:00000000000000c4 .L0 
     /tmp/ccyhPrST.s:1845   .text.rcu_clock_freq_get:00000000000000d0 .L0 
     /tmp/ccyhPrST.s:1849   .text.rcu_clock_freq_get:00000000000000d4 .L0 
     /tmp/ccyhPrST.s:1850   .text.rcu_clock_freq_get:00000000000000d4 .L0 
     /tmp/ccyhPrST.s:1854   .text.rcu_clock_freq_get:00000000000000da .L0 
     /tmp/ccyhPrST.s:1855   .text.rcu_clock_freq_get:00000000000000da .L0 
     /tmp/ccyhPrST.s:1857   .text.rcu_clock_freq_get:00000000000000de .L0 
     /tmp/ccyhPrST.s:1859   .text.rcu_clock_freq_get:00000000000000e2 .L0 
     /tmp/ccyhPrST.s:1862   .text.rcu_clock_freq_get:00000000000000e4 .L0 
     /tmp/ccyhPrST.s:1865   .text.rcu_clock_freq_get:00000000000000e6 .L0 
     /tmp/ccyhPrST.s:1868   .text.rcu_clock_freq_get:00000000000000ea .L0 
     /tmp/ccyhPrST.s:1869   .text.rcu_clock_freq_get:00000000000000ea .L0 
     /tmp/ccyhPrST.s:1872   .text.rcu_clock_freq_get:00000000000000ec .L0 
     /tmp/ccyhPrST.s:1874   .text.rcu_clock_freq_get:00000000000000ee .L0 
     /tmp/ccyhPrST.s:1876   .text.rcu_clock_freq_get:00000000000000f0 .L0 
     /tmp/ccyhPrST.s:1878   .text.rcu_clock_freq_get:00000000000000f2 .L0 
GAS LISTING /tmp/ccyhPrST.s 			page 73


     /tmp/ccyhPrST.s:1881   .text.rcu_clock_freq_get:00000000000000f4 .L0 
     /tmp/ccyhPrST.s:1882   .text.rcu_clock_freq_get:00000000000000f4 .L0 
     /tmp/ccyhPrST.s:1885   .text.rcu_clock_freq_get:00000000000000f6 .L0 
     /tmp/ccyhPrST.s:1886   .text.rcu_clock_freq_get:00000000000000f6 .L0 
     /tmp/ccyhPrST.s:1889   .text.rcu_clock_freq_get:00000000000000fc .L0 
     /tmp/ccyhPrST.s:1890   .text.rcu_clock_freq_get:00000000000000fc .L0 
     /tmp/ccyhPrST.s:1893   .text.rcu_clock_freq_get:00000000000000fe .L0 
     /tmp/ccyhPrST.s:1894   .text.rcu_clock_freq_get:00000000000000fe .L0 
     /tmp/ccyhPrST.s:1895   .text.rcu_clock_freq_get:00000000000000fe .L0 
     /tmp/ccyhPrST.s:1897   .text.rcu_clock_freq_get:0000000000000102 .L0 
     /tmp/ccyhPrST.s:1898   .text.rcu_clock_freq_get:0000000000000102 .L0 
     /tmp/ccyhPrST.s:1903   .text.rcu_clock_freq_get:000000000000010a .L0 
     /tmp/ccyhPrST.s:1906   .text.rcu_clock_freq_get:000000000000010c .L0 
     /tmp/ccyhPrST.s:1912   .text.rcu_clock_freq_get:0000000000000110 .L0 
     /tmp/ccyhPrST.s:1915   .text.rcu_clock_freq_get:0000000000000114 .L0 
     /tmp/ccyhPrST.s:1916   .text.rcu_clock_freq_get:0000000000000114 .L0 
     /tmp/ccyhPrST.s:1920   .text.rcu_clock_freq_get:0000000000000116 .L0 
     /tmp/ccyhPrST.s:1924   .text.rcu_clock_freq_get:000000000000011c .L0 
     /tmp/ccyhPrST.s:1926   .text.rcu_clock_freq_get:000000000000011e .L0 
     /tmp/ccyhPrST.s:1928   .text.rcu_clock_freq_get:0000000000000122 .L0 
     /tmp/ccyhPrST.s:1930   .text.rcu_clock_freq_get:0000000000000126 .L0 
     /tmp/ccyhPrST.s:1932   .text.rcu_clock_freq_get:0000000000000128 .L0 
     /tmp/ccyhPrST.s:1934   .text.rcu_clock_freq_get:000000000000012a .L0 
     /tmp/ccyhPrST.s:1937   .text.rcu_clock_freq_get:000000000000012e .L0 
     /tmp/ccyhPrST.s:1938   .text.rcu_clock_freq_get:000000000000012e .L0 
     /tmp/ccyhPrST.s:1941   .text.rcu_clock_freq_get:0000000000000130 .L0 
     /tmp/ccyhPrST.s:1942   .text.rcu_clock_freq_get:0000000000000130 .L0 
     /tmp/ccyhPrST.s:1945   .text.rcu_clock_freq_get:0000000000000132 .L0 
     /tmp/ccyhPrST.s:1946   .text.rcu_clock_freq_get:0000000000000132 .L0 
     /tmp/ccyhPrST.s:1950   .text.rcu_clock_freq_get:0000000000000136 .L0 
     /tmp/ccyhPrST.s:1951   .text.rcu_clock_freq_get:0000000000000136 .L0 
     /tmp/ccyhPrST.s:1952   .text.rcu_clock_freq_get:0000000000000136 .L0 
     /tmp/ccyhPrST.s:1953   .text.rcu_clock_freq_get:0000000000000136 .L0 
     /tmp/ccyhPrST.s:1957   .text.rcu_clock_freq_get:0000000000000138 .L0 
     /tmp/ccyhPrST.s:1960   .text.rcu_clock_freq_get:000000000000013c .L0 
     /tmp/ccyhPrST.s:1961   .text.rcu_clock_freq_get:000000000000013e .L0 
     /tmp/ccyhPrST.s:1966   .rodata:0000000000000000 .LANCHOR0
     /tmp/ccyhPrST.s:128    .text.rcu_deinit:0000000000000068 .L0 
     /tmp/ccyhPrST.s:155    .text.rcu_periph_clock_enable:0000000000000018 .L0 
     /tmp/ccyhPrST.s:183    .text.rcu_periph_clock_disable:000000000000001c .L0 
     /tmp/ccyhPrST.s:281    .text.rcu_bkp_reset_enable:000000000000000e .L0 
     /tmp/ccyhPrST.s:302    .text.rcu_bkp_reset_disable:0000000000000010 .L0 
     /tmp/ccyhPrST.s:332    .text.rcu_system_clock_source_config:000000000000000e .L0 
     /tmp/ccyhPrST.s:350    .text.rcu_system_clock_source_get:000000000000000a .L0 
     /tmp/ccyhPrST.s:380    .text.rcu_ahb_clock_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:410    .text.rcu_apb1_clock_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:441    .text.rcu_apb2_clock_config:0000000000000014 .L0 
     /tmp/ccyhPrST.s:472    .text.rcu_ckout0_config:0000000000000014 .L0 
     /tmp/ccyhPrST.s:506    .text.rcu_pll_config:0000000000000016 .L0 
     /tmp/ccyhPrST.s:540    .text.rcu_predv0_config:0000000000000014 .L0 
     /tmp/ccyhPrST.s:571    .text.rcu_predv1_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:598    .text.rcu_pll1_config:0000000000000018 .L0 
     /tmp/ccyhPrST.s:625    .text.rcu_pll2_config:0000000000000016 .L0 
     /tmp/ccyhPrST.s:699    .text.rcu_adc_clock_config:0000000000000046 .L0 
     /tmp/ccyhPrST.s:730    .text.rcu_usb_clock_config:0000000000000014 .L0 
     /tmp/ccyhPrST.s:760    .text.rcu_rtc_clock_config:0000000000000010 .L0 
     /tmp/ccyhPrST.s:791    .text.rcu_i2s1_clock_config:0000000000000012 .L0 
GAS LISTING /tmp/ccyhPrST.s 			page 74


     /tmp/ccyhPrST.s:822    .text.rcu_i2s2_clock_config:0000000000000014 .L0 
     /tmp/ccyhPrST.s:846    .text.rcu_flag_get:0000000000000014 .L0 
     /tmp/ccyhPrST.s:866    .text.rcu_all_reset_flag_clear:0000000000000010 .L0 
     /tmp/ccyhPrST.s:1363   .text.rcu_osci_stab_wait:0000000000000124 .L0 
     /tmp/ccyhPrST.s:1466   .text.rcu_osci_bypass_mode_enable:000000000000003c .L0 
     /tmp/ccyhPrST.s:1531   .text.rcu_osci_bypass_mode_disable:000000000000003c .L0 
     /tmp/ccyhPrST.s:1551   .text.rcu_hxtal_clock_monitor_enable:0000000000000010 .L0 
     /tmp/ccyhPrST.s:1572   .text.rcu_hxtal_clock_monitor_disable:0000000000000012 .L0 
     /tmp/ccyhPrST.s:1605   .text.rcu_irc8m_adjust_value_set:0000000000000016 .L0 
     /tmp/ccyhPrST.s:1627   .text.rcu_deepsleep_voltage_set:000000000000000a .L0 
     /tmp/ccyhPrST.s:1964   .text.rcu_clock_freq_get:000000000000013e .L0 
                     .debug_frame:0000000000000000 .L0 
     /tmp/ccyhPrST.s:51     .text.rcu_deinit:0000000000000018 .L3
     /tmp/ccyhPrST.s:70     .text.rcu_deinit:0000000000000020 .L2
     /tmp/ccyhPrST.s:47     .text.rcu_deinit:0000000000000016 .L6
     /tmp/ccyhPrST.s:674    .text.rcu_adc_clock_config:0000000000000030 .L27
     /tmp/ccyhPrST.s:670    .text.rcu_adc_clock_config:000000000000002a .L28
     /tmp/ccyhPrST.s:662    .text.rcu_adc_clock_config:0000000000000022 .L29
     /tmp/ccyhPrST.s:966    .rodata.rcu_osci_stab_wait:0000000000000000 .L46
     /tmp/ccyhPrST.s:1003   .text.rcu_osci_stab_wait:000000000000001a .L43
     /tmp/ccyhPrST.s:1057   .text.rcu_osci_stab_wait:000000000000004c .L66
     /tmp/ccyhPrST.s:1027   .text.rcu_osci_stab_wait:000000000000003a .L52
     /tmp/ccyhPrST.s:997    .text.rcu_osci_stab_wait:0000000000000016 .L60
     /tmp/ccyhPrST.s:1043   .text.rcu_osci_stab_wait:0000000000000040 .L56
     /tmp/ccyhPrST.s:1021   .text.rcu_osci_stab_wait:0000000000000036 .L76
     /tmp/ccyhPrST.s:1077   .text.rcu_osci_stab_wait:000000000000005c .L51
     /tmp/ccyhPrST.s:1093   .text.rcu_osci_stab_wait:0000000000000062 .L54
     /tmp/ccyhPrST.s:1069   .text.rcu_osci_stab_wait:0000000000000058 .L77
     /tmp/ccyhPrST.s:1129   .text.rcu_osci_stab_wait:0000000000000082 .L45
     /tmp/ccyhPrST.s:1145   .text.rcu_osci_stab_wait:0000000000000088 .L59
     /tmp/ccyhPrST.s:1123   .text.rcu_osci_stab_wait:000000000000007e .L78
     /tmp/ccyhPrST.s:1177   .text.rcu_osci_stab_wait:00000000000000a2 .L50
     /tmp/ccyhPrST.s:1193   .text.rcu_osci_stab_wait:00000000000000a8 .L55
     /tmp/ccyhPrST.s:1169   .text.rcu_osci_stab_wait:000000000000009e .L79
     /tmp/ccyhPrST.s:1228   .text.rcu_osci_stab_wait:00000000000000c6 .L49
     /tmp/ccyhPrST.s:1244   .text.rcu_osci_stab_wait:00000000000000cc .L53
     /tmp/ccyhPrST.s:1222   .text.rcu_osci_stab_wait:00000000000000c2 .L80
     /tmp/ccyhPrST.s:1279   .text.rcu_osci_stab_wait:00000000000000ec .L48
     /tmp/ccyhPrST.s:1295   .text.rcu_osci_stab_wait:00000000000000f2 .L57
     /tmp/ccyhPrST.s:1273   .text.rcu_osci_stab_wait:00000000000000e8 .L81
     /tmp/ccyhPrST.s:1330   .text.rcu_osci_stab_wait:0000000000000112 .L47
     /tmp/ccyhPrST.s:1346   .text.rcu_osci_stab_wait:0000000000000118 .L58
     /tmp/ccyhPrST.s:1324   .text.rcu_osci_stab_wait:000000000000010e .L82
     /tmp/ccyhPrST.s:1158   .text.rcu_osci_stab_wait:0000000000000094 .L61
     /tmp/ccyhPrST.s:1206   .text.rcu_osci_stab_wait:00000000000000b4 .L62
     /tmp/ccyhPrST.s:1257   .text.rcu_osci_stab_wait:00000000000000d8 .L63
     /tmp/ccyhPrST.s:1308   .text.rcu_osci_stab_wait:00000000000000fe .L64
     /tmp/ccyhPrST.s:1107   .text.rcu_osci_stab_wait:000000000000006e .L65
     /tmp/ccyhPrST.s:1441   .text.rcu_osci_bypass_mode_enable:0000000000000022 .L86
     /tmp/ccyhPrST.s:1438   .text.rcu_osci_bypass_mode_enable:0000000000000020 .L89
     /tmp/ccyhPrST.s:1505   .text.rcu_osci_bypass_mode_disable:0000000000000020 .L91
     /tmp/ccyhPrST.s:1502   .text.rcu_osci_bypass_mode_disable:000000000000001e .L94
     /tmp/ccyhPrST.s:1785   .text.rcu_clock_freq_get:000000000000009a .L116
     /tmp/ccyhPrST.s:1910   .text.rcu_clock_freq_get:0000000000000110 .L107
     /tmp/ccyhPrST.s:1764   .text.rcu_clock_freq_get:0000000000000086 .L108
     /tmp/ccyhPrST.s:1756   .text.rcu_clock_freq_get:0000000000000082 .L99
     /tmp/ccyhPrST.s:1918   .text.rcu_clock_freq_get:0000000000000116 .L112
GAS LISTING /tmp/ccyhPrST.s 			page 75


     /tmp/ccyhPrST.s:1847   .text.rcu_clock_freq_get:00000000000000d4 .L102
     /tmp/ccyhPrST.s:1838   .text.rcu_clock_freq_get:00000000000000c4 .L103
     /tmp/ccyhPrST.s:1943   .text.rcu_clock_freq_get:0000000000000132 .L117
     /tmp/ccyhPrST.s:1949   .text.rcu_clock_freq_get:0000000000000136 .L105
     /tmp/ccyhPrST.s:1955   .text.rcu_clock_freq_get:0000000000000138 .L115
     /tmp/ccyhPrST.s:1695   .text.rcu_clock_freq_get:0000000000000044 .L100
     /tmp/ccyhPrST.s:1883   .text.rcu_clock_freq_get:00000000000000f6 .L104
     /tmp/ccyhPrST.s:3944   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/ccyhPrST.s:6714   .debug_str:0000000000000d0a .LASF231
     /tmp/ccyhPrST.s:6652   .debug_str:0000000000000ae7 .LASF232
     /tmp/ccyhPrST.s:6528   .debug_str:00000000000007d6 .LASF233
     /tmp/ccyhPrST.s:6134   .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/ccyhPrST.s:6254   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/ccyhPrST.s:6284   .debug_str:00000000000000d7 .LASF0
     /tmp/ccyhPrST.s:6684   .debug_str:0000000000000bf1 .LASF1
     /tmp/ccyhPrST.s:6608   .debug_str:00000000000009c7 .LASF4
     /tmp/ccyhPrST.s:6646   .debug_str:0000000000000ac6 .LASF2
     /tmp/ccyhPrST.s:6576   .debug_str:0000000000000918 .LASF3
     /tmp/ccyhPrST.s:6370   .debug_str:000000000000038d .LASF5
     /tmp/ccyhPrST.s:6690   .debug_str:0000000000000c21 .LASF6
     /tmp/ccyhPrST.s:6580   .debug_str:000000000000092c .LASF7
     /tmp/ccyhPrST.s:6650   .debug_str:0000000000000adc .LASF8
     /tmp/ccyhPrST.s:6628   .debug_str:0000000000000a4a .LASF9
     /tmp/ccyhPrST.s:6494   .debug_str:00000000000006e9 .LASF10
     /tmp/ccyhPrST.s:6364   .debug_str:0000000000000345 .LASF11
     /tmp/ccyhPrST.s:6466   .debug_str:0000000000000643 .LASF12
     /tmp/ccyhPrST.s:6554   .debug_str:00000000000008aa .LASF13
     /tmp/ccyhPrST.s:6340   .debug_str:0000000000000280 .LASF14
     /tmp/ccyhPrST.s:6586   .debug_str:0000000000000949 .LASF15
     /tmp/ccyhPrST.s:6308   .debug_str:00000000000001a0 .LASF16
     /tmp/ccyhPrST.s:6256   .debug_str:0000000000000000 .LASF17
     /tmp/ccyhPrST.s:6434   .debug_str:0000000000000549 .LASF18
     /tmp/ccyhPrST.s:6426   .debug_str:00000000000004fc .LASF19
     /tmp/ccyhPrST.s:6552   .debug_str:000000000000089e .LASF20
     /tmp/ccyhPrST.s:6272   .debug_str:0000000000000093 .LASF21
     /tmp/ccyhPrST.s:6274   .debug_str:000000000000009c .LASF22
     /tmp/ccyhPrST.s:6722   .debug_str:0000000000000dd4 .LASF23
     /tmp/ccyhPrST.s:6634   .debug_str:0000000000000a7c .LASF24
     /tmp/ccyhPrST.s:6674   .debug_str:0000000000000ba2 .LASF25
     /tmp/ccyhPrST.s:6476   .debug_str:0000000000000685 .LASF26
     /tmp/ccyhPrST.s:6478   .debug_str:0000000000000690 .LASF27
     /tmp/ccyhPrST.s:6480   .debug_str:000000000000069b .LASF28
     /tmp/ccyhPrST.s:6482   .debug_str:00000000000006a6 .LASF29
     /tmp/ccyhPrST.s:6484   .debug_str:00000000000006b1 .LASF30
     /tmp/ccyhPrST.s:6486   .debug_str:00000000000006bc .LASF31
     /tmp/ccyhPrST.s:6418   .debug_str:00000000000004bf .LASF32
     /tmp/ccyhPrST.s:6452   .debug_str:00000000000005d4 .LASF33
     /tmp/ccyhPrST.s:6454   .debug_str:00000000000005dd .LASF34
     /tmp/ccyhPrST.s:6668   .debug_str:0000000000000b80 .LASF35
     /tmp/ccyhPrST.s:6670   .debug_str:0000000000000b8b .LASF36
     /tmp/ccyhPrST.s:6604   .debug_str:00000000000009b3 .LASF37
     /tmp/ccyhPrST.s:6606   .debug_str:00000000000009bd .LASF38
     /tmp/ccyhPrST.s:6414   .debug_str:00000000000004ad .LASF39
     /tmp/ccyhPrST.s:6416   .debug_str:00000000000004b6 .LASF40
     /tmp/ccyhPrST.s:6530   .debug_str:0000000000000808 .LASF41
     /tmp/ccyhPrST.s:6532   .debug_str:0000000000000811 .LASF42
     /tmp/ccyhPrST.s:6302   .debug_str:0000000000000173 .LASF43
GAS LISTING /tmp/ccyhPrST.s 			page 76


     /tmp/ccyhPrST.s:6648   .debug_str:0000000000000ad4 .LASF44
     /tmp/ccyhPrST.s:6372   .debug_str:0000000000000398 .LASF45
     /tmp/ccyhPrST.s:6280   .debug_str:00000000000000be .LASF46
     /tmp/ccyhPrST.s:6636   .debug_str:0000000000000a85 .LASF47
     /tmp/ccyhPrST.s:6498   .debug_str:0000000000000708 .LASF48
     /tmp/ccyhPrST.s:6500   .debug_str:0000000000000712 .LASF49
     /tmp/ccyhPrST.s:6502   .debug_str:000000000000071c .LASF50
     /tmp/ccyhPrST.s:6504   .debug_str:0000000000000726 .LASF51
     /tmp/ccyhPrST.s:6506   .debug_str:0000000000000730 .LASF52
     /tmp/ccyhPrST.s:6664   .debug_str:0000000000000b6e .LASF53
     /tmp/ccyhPrST.s:6666   .debug_str:0000000000000b77 .LASF54
     /tmp/ccyhPrST.s:6474   .debug_str:000000000000067a .LASF55
     /tmp/ccyhPrST.s:6450   .debug_str:00000000000005cb .LASF56
     /tmp/ccyhPrST.s:6560   .debug_str:00000000000008c9 .LASF57
     /tmp/ccyhPrST.s:6720   .debug_str:0000000000000dc4 .LASF58
     /tmp/ccyhPrST.s:6264   .debug_str:0000000000000055 .LASF59
     /tmp/ccyhPrST.s:6548   .debug_str:0000000000000885 .LASF60
     /tmp/ccyhPrST.s:6704   .debug_str:0000000000000ca7 .LASF61
     /tmp/ccyhPrST.s:6468   .debug_str:000000000000064b .LASF62
     /tmp/ccyhPrST.s:6400   .debug_str:0000000000000444 .LASF63
     /tmp/ccyhPrST.s:6680   .debug_str:0000000000000bd4 .LASF64
     /tmp/ccyhPrST.s:6488   .debug_str:00000000000006c7 .LASF65
     /tmp/ccyhPrST.s:6276   .debug_str:00000000000000a5 .LASF66
     /tmp/ccyhPrST.s:6558   .debug_str:00000000000008bb .LASF67
     /tmp/ccyhPrST.s:6350   .debug_str:00000000000002df .LASF68
     /tmp/ccyhPrST.s:6658   .debug_str:0000000000000b48 .LASF69
     /tmp/ccyhPrST.s:6292   .debug_str:000000000000011a .LASF70
     /tmp/ccyhPrST.s:6572   .debug_str:0000000000000905 .LASF71
     /tmp/ccyhPrST.s:6626   .debug_str:0000000000000a3c .LASF72
     /tmp/ccyhPrST.s:6412   .debug_str:000000000000049f .LASF73
     /tmp/ccyhPrST.s:6614   .debug_str:00000000000009ee .LASF74
     /tmp/ccyhPrST.s:6402   .debug_str:0000000000000452 .LASF75
     /tmp/ccyhPrST.s:6656   .debug_str:0000000000000b3c .LASF76
     /tmp/ccyhPrST.s:6458   .debug_str:00000000000005fc .LASF77
     /tmp/ccyhPrST.s:6584   .debug_str:000000000000093d .LASF78
     /tmp/ccyhPrST.s:6490   .debug_str:00000000000006d5 .LASF79
     /tmp/ccyhPrST.s:6694   .debug_str:0000000000000c45 .LASF80
     /tmp/ccyhPrST.s:6630   .debug_str:0000000000000a5c .LASF81
     /tmp/ccyhPrST.s:6278   .debug_str:00000000000000b3 .LASF82
     /tmp/ccyhPrST.s:6578   .debug_str:0000000000000922 .LASF83
     /tmp/ccyhPrST.s:6470   .debug_str:0000000000000658 .LASF84
     /tmp/ccyhPrST.s:6266   .debug_str:0000000000000062 .LASF85
     /tmp/ccyhPrST.s:6550   .debug_str:0000000000000891 .LASF86
     /tmp/ccyhPrST.s:6338   .debug_str:0000000000000273 .LASF87
     /tmp/ccyhPrST.s:6624   .debug_str:0000000000000a2f .LASF88
     /tmp/ccyhPrST.s:6390   .debug_str:0000000000000402 .LASF89
     /tmp/ccyhPrST.s:6672   .debug_str:0000000000000b96 .LASF90
     /tmp/ccyhPrST.s:6610   .debug_str:00000000000009d1 .LASF91
     /tmp/ccyhPrST.s:6508   .debug_str:000000000000073a .LASF92
     /tmp/ccyhPrST.s:6346   .debug_str:00000000000002b6 .LASF93
     /tmp/ccyhPrST.s:6344   .debug_str:00000000000002a0 .LASF94
     /tmp/ccyhPrST.s:6602   .debug_str:00000000000009a1 .LASF95
     /tmp/ccyhPrST.s:6366   .debug_str:000000000000035c .LASF96
     /tmp/ccyhPrST.s:6660   .debug_str:0000000000000b55 .LASF97
     /tmp/ccyhPrST.s:6496   .debug_str:00000000000006f7 .LASF98
     /tmp/ccyhPrST.s:6282   .debug_str:00000000000000c6 .LASF99
     /tmp/ccyhPrST.s:6616   .debug_str:00000000000009fb .LASF100
GAS LISTING /tmp/ccyhPrST.s 			page 77


     /tmp/ccyhPrST.s:6286   .debug_str:00000000000000e4 .LASF101
     /tmp/ccyhPrST.s:6612   .debug_str:00000000000009df .LASF102
     /tmp/ccyhPrST.s:6640   .debug_str:0000000000000aa7 .LASF103
     /tmp/ccyhPrST.s:6682   .debug_str:0000000000000be2 .LASF104
     /tmp/ccyhPrST.s:6304   .debug_str:000000000000017c .LASF105
     /tmp/ccyhPrST.s:6544   .debug_str:000000000000086c .LASF106
     /tmp/ccyhPrST.s:6386   .debug_str:00000000000003ed .LASF107
     /tmp/ccyhPrST.s:6318   .debug_str:00000000000001e4 .LASF108
     /tmp/ccyhPrST.s:6542   .debug_str:0000000000000855 .LASF109
     /tmp/ccyhPrST.s:6456   .debug_str:00000000000005e6 .LASF110
     /tmp/ccyhPrST.s:6436   .debug_str:0000000000000551 .LASF111
     /tmp/ccyhPrST.s:6700   .debug_str:0000000000000c7c .LASF112
     /tmp/ccyhPrST.s:6654   .debug_str:0000000000000b28 .LASF113
     /tmp/ccyhPrST.s:6420   .debug_str:00000000000004c9 .LASF114
     /tmp/ccyhPrST.s:6702   .debug_str:0000000000000c92 .LASF115
     /tmp/ccyhPrST.s:6706   .debug_str:0000000000000cbd .LASF116
     /tmp/ccyhPrST.s:6598   .debug_str:0000000000000980 .LASF117
     /tmp/ccyhPrST.s:6638   .debug_str:0000000000000a8c .LASF118
     /tmp/ccyhPrST.s:6460   .debug_str:0000000000000608 .LASF119
     /tmp/ccyhPrST.s:6362   .debug_str:000000000000032b .LASF120
     /tmp/ccyhPrST.s:6260   .debug_str:000000000000001b .LASF121
     /tmp/ccyhPrST.s:6422   .debug_str:00000000000004de .LASF122
     /tmp/ccyhPrST.s:6516   .debug_str:000000000000077d .LASF123
     /tmp/ccyhPrST.s:6678   .debug_str:0000000000000bbb .LASF124
     /tmp/ccyhPrST.s:6472   .debug_str:0000000000000665 .LASF125
     /tmp/ccyhPrST.s:6696   .debug_str:0000000000000c51 .LASF126
     /tmp/ccyhPrST.s:6446   .debug_str:00000000000005ac .LASF127
     /tmp/ccyhPrST.s:6444   .debug_str:000000000000059b .LASF128
     /tmp/ccyhPrST.s:6432   .debug_str:0000000000000538 .LASF129
     /tmp/ccyhPrST.s:6692   .debug_str:0000000000000c34 .LASF130
     /tmp/ccyhPrST.s:6676   .debug_str:0000000000000bac .LASF131
     /tmp/ccyhPrST.s:6564   .debug_str:00000000000008da .LASF132
     /tmp/ccyhPrST.s:6360   .debug_str:000000000000031b .LASF133
     /tmp/ccyhPrST.s:6396   .debug_str:0000000000000430 .LASF134
     /tmp/ccyhPrST.s:6354   .debug_str:00000000000002f6 .LASF135
     /tmp/ccyhPrST.s:6644   .debug_str:0000000000000abc .LASF136
     /tmp/ccyhPrST.s:6288   .debug_str:00000000000000f7 .LASF137
     /tmp/ccyhPrST.s:6686   .debug_str:0000000000000bfd .LASF138
     /tmp/ccyhPrST.s:6618   .debug_str:0000000000000a0d .LASF139
     /tmp/ccyhPrST.s:6726   .debug_str:0000000000000df2 .LASF140
     /tmp/ccyhPrST.s:6538   .debug_str:0000000000000837 .LASF141
     /tmp/ccyhPrST.s:6698   .debug_str:0000000000000c69 .LASF142
     /tmp/ccyhPrST.s:6534   .debug_str:000000000000081a .LASF143
     /tmp/ccyhPrST.s:6378   .debug_str:00000000000003ce .LASF144
     /tmp/ccyhPrST.s:6590   .debug_str:0000000000000958 .LASF145
     /tmp/ccyhPrST.s:6592   .debug_str:0000000000000960 .LASF146
     /tmp/ccyhPrST.s:6716   .debug_str:0000000000000da3 .LASF147
     /tmp/ccyhPrST.s:6462   .debug_str:0000000000000622 .LASF234
     /tmp/ccyhPrST.s:1632   .text.rcu_clock_freq_get:0000000000000000 .LFB42
     /tmp/ccyhPrST.s:1962   .text.rcu_clock_freq_get:000000000000013e .LFE42
     /tmp/ccyhPrST.s:4696   .debug_loc:0000000000000000 .LLST45
     /tmp/ccyhPrST.s:6424   .debug_str:00000000000004f6 .LASF164
     /tmp/ccyhPrST.s:4729   .debug_loc:0000000000000050 .LLST46
     /tmp/ccyhPrST.s:4765   .debug_loc:00000000000000aa .LLST47
     /tmp/ccyhPrST.s:6312   .debug_str:00000000000001b6 .LASF148
     /tmp/ccyhPrST.s:4786   .debug_loc:00000000000000d9 .LLST48
     /tmp/ccyhPrST.s:6708   .debug_str:0000000000000cce .LASF149
GAS LISTING /tmp/ccyhPrST.s 			page 78


     /tmp/ccyhPrST.s:4804   .debug_loc:0000000000000105 .LLST49
     /tmp/ccyhPrST.s:6596   .debug_str:0000000000000977 .LASF150
     /tmp/ccyhPrST.s:4828   .debug_loc:000000000000013e .LLST50
     /tmp/ccyhPrST.s:6526   .debug_str:00000000000007cc .LASF151
     /tmp/ccyhPrST.s:4843   .debug_loc:0000000000000167 .LLST51
     /tmp/ccyhPrST.s:6298   .debug_str:000000000000014a .LASF152
     /tmp/ccyhPrST.s:4882   .debug_loc:00000000000001a8 .LLST52
     /tmp/ccyhPrST.s:6398   .debug_str:000000000000043d .LASF153
     /tmp/ccyhPrST.s:4921   .debug_loc:00000000000001e9 .LLST53
     /tmp/ccyhPrST.s:6384   .debug_str:00000000000003e3 .LASF154
     /tmp/ccyhPrST.s:4942   .debug_loc:0000000000000218 .LLST54
     /tmp/ccyhPrST.s:6388   .debug_str:00000000000003fc .LASF155
     /tmp/ccyhPrST.s:4959   .debug_loc:000000000000023c .LLST55
     /tmp/ccyhPrST.s:6320   .debug_str:00000000000001f2 .LASF156
     /tmp/ccyhPrST.s:4980   .debug_loc:0000000000000272 .LLST56
     /tmp/ccyhPrST.s:4997   .debug_loc:00000000000002a0 .LLST57
     /tmp/ccyhPrST.s:6556   .debug_str:00000000000008b3 .LASF157
     /tmp/ccyhPrST.s:5014   .debug_loc:00000000000002c4 .LLST58
     /tmp/ccyhPrST.s:6380   .debug_str:00000000000003d5 .LASF158
     /tmp/ccyhPrST.s:5071   .debug_loc:000000000000031e .LLST59
     /tmp/ccyhPrST.s:6382   .debug_str:00000000000003dc .LASF159
     /tmp/ccyhPrST.s:5088   .debug_loc:0000000000000342 .LLST60
     /tmp/ccyhPrST.s:6574   .debug_str:0000000000000911 .LASF160
     /tmp/ccyhPrST.s:5095   .debug_loc:0000000000000355 .LLST61
     /tmp/ccyhPrST.s:6582   .debug_str:0000000000000935 .LASF161
     /tmp/ccyhPrST.s:6358   .debug_str:0000000000000312 .LASF162
     /tmp/ccyhPrST.s:6662   .debug_str:0000000000000b65 .LASF163
     /tmp/ccyhPrST.s:6512   .debug_str:000000000000075b .LASF166
     /tmp/ccyhPrST.s:1610   .text.rcu_deepsleep_voltage_set:0000000000000000 .LFB41
     /tmp/ccyhPrST.s:1625   .text.rcu_deepsleep_voltage_set:000000000000000a .LFE41
     /tmp/ccyhPrST.s:6562   .debug_str:00000000000008d4 .LASF165
     /tmp/ccyhPrST.s:5102   .debug_loc:0000000000000368 .LLST44
     /tmp/ccyhPrST.s:6348   .debug_str:00000000000002c4 .LASF167
     /tmp/ccyhPrST.s:1577   .text.rcu_irc8m_adjust_value_set:0000000000000000 .LFB40
     /tmp/ccyhPrST.s:1603   .text.rcu_irc8m_adjust_value_set:0000000000000016 .LFE40
     /tmp/ccyhPrST.s:6570   .debug_str:00000000000008f8 .LASF168
     /tmp/ccyhPrST.s:5113   .debug_loc:0000000000000386 .LLST42
     /tmp/ccyhPrST.s:5127   .debug_loc:00000000000003a7 .LLST43
     /tmp/ccyhPrST.s:6262   .debug_str:0000000000000035 .LASF169
     /tmp/ccyhPrST.s:1556   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 .LFB39
     /tmp/ccyhPrST.s:1570   .text.rcu_hxtal_clock_monitor_disable:0000000000000012 .LFE39
     /tmp/ccyhPrST.s:6294   .debug_str:0000000000000126 .LASF170
     /tmp/ccyhPrST.s:1536   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 .LFB38
     /tmp/ccyhPrST.s:1549   .text.rcu_hxtal_clock_monitor_enable:0000000000000010 .LFE38
     /tmp/ccyhPrST.s:6430   .debug_str:000000000000051b .LASF171
     /tmp/ccyhPrST.s:1471   .text.rcu_osci_bypass_mode_disable:0000000000000000 .LFB37
     /tmp/ccyhPrST.s:1529   .text.rcu_osci_bypass_mode_disable:000000000000003c .LFE37
     /tmp/ccyhPrST.s:6642   .debug_str:0000000000000ab7 .LASF172
     /tmp/ccyhPrST.s:5143   .debug_loc:00000000000003cb .LLST40
     /tmp/ccyhPrST.s:5160   .debug_loc:00000000000003f7 .LLST41
     /tmp/ccyhPrST.s:6270   .debug_str:0000000000000077 .LASF173
     /tmp/ccyhPrST.s:1407   .text.rcu_osci_bypass_mode_enable:0000000000000000 .LFB36
     /tmp/ccyhPrST.s:1464   .text.rcu_osci_bypass_mode_enable:000000000000003c .LFE36
     /tmp/ccyhPrST.s:5171   .debug_loc:0000000000000415 .LLST38
     /tmp/ccyhPrST.s:5188   .debug_loc:0000000000000441 .LLST39
     /tmp/ccyhPrST.s:6448   .debug_str:00000000000005be .LASF174
     /tmp/ccyhPrST.s:6392   .debug_str:000000000000040e .LASF175
GAS LISTING /tmp/ccyhPrST.s 			page 79


     /tmp/ccyhPrST.s:6326   .debug_str:0000000000000211 .LASF186
     /tmp/ccyhPrST.s:6322   .debug_str:00000000000001f9 .LASF176
     /tmp/ccyhPrST.s:6566   .debug_str:00000000000008ea .LASF177
     /tmp/ccyhPrST.s:6328   .debug_str:0000000000000224 .LASF178
     /tmp/ccyhPrST.s:6536   .debug_str:0000000000000821 .LASF179
     /tmp/ccyhPrST.s:6588   .debug_str:000000000000094f .LASF180
     /tmp/ccyhPrST.s:6522   .debug_str:00000000000007ac .LASF181
     /tmp/ccyhPrST.s:6290   .debug_str:0000000000000101 .LASF182
     /tmp/ccyhPrST.s:6594   .debug_str:0000000000000968 .LASF183
     /tmp/ccyhPrST.s:6342   .debug_str:0000000000000289 .LASF227
     /tmp/ccyhPrST.s:6352   .debug_str:00000000000002ed .LASF184
     /tmp/ccyhPrST.s:6710   .debug_str:0000000000000cd9 .LASF185
     /tmp/ccyhPrST.s:851    .text.rcu_all_reset_flag_clear:0000000000000000 .LFB28
     /tmp/ccyhPrST.s:864    .text.rcu_all_reset_flag_clear:0000000000000010 .LFE28
     /tmp/ccyhPrST.s:6718   .debug_str:0000000000000db7 .LASF187
     /tmp/ccyhPrST.s:6440   .debug_str:0000000000000585 .LASF188
     /tmp/ccyhPrST.s:6374   .debug_str:00000000000003a0 .LASF189
     /tmp/ccyhPrST.s:796    .text.rcu_i2s2_clock_config:0000000000000000 .LFB26
     /tmp/ccyhPrST.s:820    .text.rcu_i2s2_clock_config:0000000000000014 .LFE26
     /tmp/ccyhPrST.s:6314   .debug_str:00000000000001be .LASF190
     /tmp/ccyhPrST.s:5199   .debug_loc:000000000000045f .LLST20
     /tmp/ccyhPrST.s:6394   .debug_str:000000000000041a .LASF191
     /tmp/ccyhPrST.s:765    .text.rcu_i2s1_clock_config:0000000000000000 .LFB25
     /tmp/ccyhPrST.s:789    .text.rcu_i2s1_clock_config:0000000000000012 .LFE25
     /tmp/ccyhPrST.s:5211   .debug_loc:0000000000000479 .LLST19
     /tmp/ccyhPrST.s:6428   .debug_str:0000000000000506 .LASF192
     /tmp/ccyhPrST.s:735    .text.rcu_rtc_clock_config:0000000000000000 .LFB24
     /tmp/ccyhPrST.s:758    .text.rcu_rtc_clock_config:0000000000000010 .LFE24
     /tmp/ccyhPrST.s:6442   .debug_str:000000000000058a .LASF193
     /tmp/ccyhPrST.s:5223   .debug_loc:0000000000000493 .LLST18
     /tmp/ccyhPrST.s:6510   .debug_str:0000000000000746 .LASF194
     /tmp/ccyhPrST.s:704    .text.rcu_usb_clock_config:0000000000000000 .LFB23
     /tmp/ccyhPrST.s:728    .text.rcu_usb_clock_config:0000000000000014 .LFE23
     /tmp/ccyhPrST.s:6268   .debug_str:000000000000006f .LASF195
     /tmp/ccyhPrST.s:5239   .debug_loc:00000000000004b7 .LLST17
     /tmp/ccyhPrST.s:6316   .debug_str:00000000000001cf .LASF196
     /tmp/ccyhPrST.s:630    .text.rcu_adc_clock_config:0000000000000000 .LFB22
     /tmp/ccyhPrST.s:697    .text.rcu_adc_clock_config:0000000000000046 .LFE22
     /tmp/ccyhPrST.s:6514   .debug_str:0000000000000775 .LASF197
     /tmp/ccyhPrST.s:5251   .debug_loc:00000000000004d2 .LLST15
     /tmp/ccyhPrST.s:6296   .debug_str:0000000000000145 .LASF198
     /tmp/ccyhPrST.s:5288   .debug_loc:000000000000051f .LLST16
     /tmp/ccyhPrST.s:6324   .debug_str:0000000000000201 .LASF199
     /tmp/ccyhPrST.s:603    .text.rcu_pll2_config:0000000000000000 .LFB21
     /tmp/ccyhPrST.s:623    .text.rcu_pll2_config:0000000000000016 .LFE21
     /tmp/ccyhPrST.s:6492   .debug_str:00000000000006e1 .LASF200
     /tmp/ccyhPrST.s:6622   .debug_str:0000000000000a1f .LASF201
     /tmp/ccyhPrST.s:576    .text.rcu_pll1_config:0000000000000000 .LFB20
     /tmp/ccyhPrST.s:596    .text.rcu_pll1_config:0000000000000018 .LFE20
     /tmp/ccyhPrST.s:6540   .debug_str:0000000000000843 .LASF202
     /tmp/ccyhPrST.s:545    .text.rcu_predv1_config:0000000000000000 .LFB19
     /tmp/ccyhPrST.s:569    .text.rcu_predv1_config:0000000000000010 .LFE19
     /tmp/ccyhPrST.s:6518   .debug_str:0000000000000796 .LASF203
     /tmp/ccyhPrST.s:5299   .debug_loc:000000000000053d .LLST14
     /tmp/ccyhPrST.s:6356   .debug_str:0000000000000300 .LASF204
     /tmp/ccyhPrST.s:511    .text.rcu_predv0_config:0000000000000000 .LFB18
     /tmp/ccyhPrST.s:538    .text.rcu_predv0_config:0000000000000014 .LFE18
GAS LISTING /tmp/ccyhPrST.s 			page 80


     /tmp/ccyhPrST.s:6464   .debug_str:0000000000000635 .LASF205
     /tmp/ccyhPrST.s:6310   .debug_str:00000000000001ab .LASF206
     /tmp/ccyhPrST.s:5311   .debug_loc:000000000000055c .LLST13
     /tmp/ccyhPrST.s:6600   .debug_str:0000000000000992 .LASF207
     /tmp/ccyhPrST.s:477    .text.rcu_pll_config:0000000000000000 .LFB17
     /tmp/ccyhPrST.s:504    .text.rcu_pll_config:0000000000000016 .LFE17
     /tmp/ccyhPrST.s:6568   .debug_str:00000000000008f0 .LASF208
     /tmp/ccyhPrST.s:5332   .debug_loc:000000000000058d .LLST12
     /tmp/ccyhPrST.s:6306   .debug_str:000000000000018e .LASF209
     /tmp/ccyhPrST.s:446    .text.rcu_ckout0_config:0000000000000000 .LFB16
     /tmp/ccyhPrST.s:470    .text.rcu_ckout0_config:0000000000000014 .LFE16
     /tmp/ccyhPrST.s:6520   .debug_str:00000000000007a1 .LASF210
     /tmp/ccyhPrST.s:5353   .debug_loc:00000000000005c0 .LLST11
     /tmp/ccyhPrST.s:6404   .debug_str:000000000000045f .LASF211
     /tmp/ccyhPrST.s:415    .text.rcu_apb2_clock_config:0000000000000000 .LFB15
     /tmp/ccyhPrST.s:439    .text.rcu_apb2_clock_config:0000000000000014 .LFE15
     /tmp/ccyhPrST.s:6336   .debug_str:000000000000026b .LASF212
     /tmp/ccyhPrST.s:5365   .debug_loc:00000000000005dc .LLST10
     /tmp/ccyhPrST.s:6406   .debug_str:0000000000000475 .LASF213
     /tmp/ccyhPrST.s:385    .text.rcu_apb1_clock_config:0000000000000000 .LFB14
     /tmp/ccyhPrST.s:408    .text.rcu_apb1_clock_config:0000000000000010 .LFE14
     /tmp/ccyhPrST.s:6334   .debug_str:0000000000000263 .LASF214
     /tmp/ccyhPrST.s:5377   .debug_loc:00000000000005f5 .LLST9
     /tmp/ccyhPrST.s:6258   .debug_str:0000000000000006 .LASF215
     /tmp/ccyhPrST.s:355    .text.rcu_ahb_clock_config:0000000000000000 .LFB13
     /tmp/ccyhPrST.s:378    .text.rcu_ahb_clock_config:0000000000000010 .LFE13
     /tmp/ccyhPrST.s:6408   .debug_str:000000000000048b .LASF216
     /tmp/ccyhPrST.s:5393   .debug_loc:0000000000000619 .LLST8
     /tmp/ccyhPrST.s:6332   .debug_str:0000000000000247 .LASF235
     /tmp/ccyhPrST.s:337    .text.rcu_system_clock_source_get:0000000000000000 .LFB12
     /tmp/ccyhPrST.s:348    .text.rcu_system_clock_source_get:000000000000000a .LFE12
     /tmp/ccyhPrST.s:6368   .debug_str:000000000000036e .LASF217
     /tmp/ccyhPrST.s:307    .text.rcu_system_clock_source_config:0000000000000000 .LFB11
     /tmp/ccyhPrST.s:330    .text.rcu_system_clock_source_config:000000000000000e .LFE11
     /tmp/ccyhPrST.s:6620   .debug_str:0000000000000a18 .LASF218
     /tmp/ccyhPrST.s:5409   .debug_loc:000000000000063d .LLST7
     /tmp/ccyhPrST.s:6724   .debug_str:0000000000000ddc .LASF219
     /tmp/ccyhPrST.s:286    .text.rcu_bkp_reset_disable:0000000000000000 .LFB10
     /tmp/ccyhPrST.s:300    .text.rcu_bkp_reset_disable:0000000000000010 .LFE10
     /tmp/ccyhPrST.s:6632   .debug_str:0000000000000a67 .LASF220
     /tmp/ccyhPrST.s:266    .text.rcu_bkp_reset_enable:0000000000000000 .LFB9
     /tmp/ccyhPrST.s:279    .text.rcu_bkp_reset_enable:000000000000000e .LFE9
     /tmp/ccyhPrST.s:6330   .debug_str:000000000000022e .LASF221
     /tmp/ccyhPrST.s:6410   .debug_str:0000000000000492 .LASF222
     /tmp/ccyhPrST.s:6376   .debug_str:00000000000003b6 .LASF223
     /tmp/ccyhPrST.s:6300   .debug_str:0000000000000154 .LASF224
     /tmp/ccyhPrST.s:6546   .debug_str:000000000000087e .LASF225
     /tmp/ccyhPrST.s:6438   .debug_str:0000000000000567 .LASF226
     /tmp/ccyhPrST.s:6688   .debug_str:0000000000000c08 .LASF228
     /tmp/ccyhPrST.s:6712   .debug_str:0000000000000cf2 .LASF229
     /tmp/ccyhPrST.s:6524   .debug_str:00000000000007c1 .LASF230
     /tmp/ccyhPrST.s:14     .text.rcu_deinit:0000000000000000 .LFB2
     /tmp/ccyhPrST.s:126    .text.rcu_deinit:0000000000000068 .LFE2
     /tmp/ccyhPrST.s:23     .text.rcu_deinit:000000000000000a .LBB60
     /tmp/ccyhPrST.s:5425   .debug_loc:0000000000000660 .LLST0
     /tmp/ccyhPrST.s:5433   .debug_loc:0000000000000674 .LLST1
     /tmp/ccyhPrST.s:5468   .debug_loc:00000000000006bb .LLST3
GAS LISTING /tmp/ccyhPrST.s 			page 81


     /tmp/ccyhPrST.s:25     .text.rcu_deinit:000000000000000a .LBB62
     /tmp/ccyhPrST.s:5491   .debug_loc:00000000000006ec .LLST4
     /tmp/ccyhPrST.s:73     .text.rcu_deinit:0000000000000020 .LBB66
     /tmp/ccyhPrST.s:81     .text.rcu_deinit:0000000000000026 .LBE66
     /tmp/ccyhPrST.s:5499   .debug_loc:0000000000000700 .LLST5
     /tmp/ccyhPrST.s:133    .text.rcu_periph_clock_enable:0000000000000000 .LFB3
     /tmp/ccyhPrST.s:153    .text.rcu_periph_clock_enable:0000000000000018 .LFE3
     /tmp/ccyhPrST.s:5507   .debug_loc:0000000000000714 .LLST6
     /tmp/ccyhPrST.s:160    .text.rcu_periph_clock_disable:0000000000000000 .LFB4
     /tmp/ccyhPrST.s:181    .text.rcu_periph_clock_disable:000000000000001c .LFE4
     /tmp/ccyhPrST.s:827    .text.rcu_flag_get:0000000000000000 .LFB27
     /tmp/ccyhPrST.s:844    .text.rcu_flag_get:0000000000000014 .LFE27
     /tmp/ccyhPrST.s:5521   .debug_loc:0000000000000735 .LLST21
     /tmp/ccyhPrST.s:946    .text.rcu_osci_stab_wait:0000000000000000 .LFB33
     /tmp/ccyhPrST.s:1361   .text.rcu_osci_stab_wait:0000000000000124 .LFE33
     /tmp/ccyhPrST.s:5535   .debug_loc:0000000000000756 .LLST22
     /tmp/ccyhPrST.s:5571   .debug_loc:00000000000007a9 .LLST23
     /tmp/ccyhPrST.s:5810   .debug_loc:0000000000000974 .LLST24
     /tmp/ccyhPrST.s:1011   .text.rcu_osci_stab_wait:000000000000002c .LBB70
     /tmp/ccyhPrST.s:5953   .debug_loc:0000000000000a9b .LLST25
     /tmp/ccyhPrST.s:1045   .text.rcu_osci_stab_wait:0000000000000040 .LBB74
     /tmp/ccyhPrST.s:1059   .text.rcu_osci_stab_wait:000000000000004c .LBE74
     /tmp/ccyhPrST.s:5962   .debug_loc:0000000000000ab1 .LLST26
     /tmp/ccyhPrST.s:1063   .text.rcu_osci_stab_wait:0000000000000052 .LBB76
     /tmp/ccyhPrST.s:5971   .debug_loc:0000000000000ac7 .LLST27
     /tmp/ccyhPrST.s:1095   .text.rcu_osci_stab_wait:0000000000000062 .LBB80
     /tmp/ccyhPrST.s:1109   .text.rcu_osci_stab_wait:000000000000006e .LBE80
     /tmp/ccyhPrST.s:5980   .debug_loc:0000000000000add .LLST28
     /tmp/ccyhPrST.s:1113   .text.rcu_osci_stab_wait:0000000000000074 .LBB82
     /tmp/ccyhPrST.s:5989   .debug_loc:0000000000000af3 .LLST29
     /tmp/ccyhPrST.s:1147   .text.rcu_osci_stab_wait:0000000000000088 .LBB86
     /tmp/ccyhPrST.s:1160   .text.rcu_osci_stab_wait:0000000000000094 .LBE86
     /tmp/ccyhPrST.s:5997   .debug_loc:0000000000000b07 .LLST30
     /tmp/ccyhPrST.s:1163   .text.rcu_osci_stab_wait:0000000000000098 .LBB88
     /tmp/ccyhPrST.s:6005   .debug_loc:0000000000000b1b .LLST31
     /tmp/ccyhPrST.s:1195   .text.rcu_osci_stab_wait:00000000000000a8 .LBB92
     /tmp/ccyhPrST.s:1208   .text.rcu_osci_stab_wait:00000000000000b4 .LBE92
     /tmp/ccyhPrST.s:6013   .debug_loc:0000000000000b2f .LLST32
     /tmp/ccyhPrST.s:1212   .text.rcu_osci_stab_wait:00000000000000b8 .LBB94
     /tmp/ccyhPrST.s:6021   .debug_loc:0000000000000b43 .LLST33
     /tmp/ccyhPrST.s:1246   .text.rcu_osci_stab_wait:00000000000000cc .LBB98
     /tmp/ccyhPrST.s:1259   .text.rcu_osci_stab_wait:00000000000000d8 .LBE98
     /tmp/ccyhPrST.s:6029   .debug_loc:0000000000000b57 .LLST34
     /tmp/ccyhPrST.s:1263   .text.rcu_osci_stab_wait:00000000000000de .LBB100
     /tmp/ccyhPrST.s:6037   .debug_loc:0000000000000b6b .LLST35
     /tmp/ccyhPrST.s:1297   .text.rcu_osci_stab_wait:00000000000000f2 .LBB104
     /tmp/ccyhPrST.s:1310   .text.rcu_osci_stab_wait:00000000000000fe .LBE104
     /tmp/ccyhPrST.s:6045   .debug_loc:0000000000000b7f .LLST36
     /tmp/ccyhPrST.s:1314   .text.rcu_osci_stab_wait:0000000000000104 .LBB106
     /tmp/ccyhPrST.s:6053   .debug_loc:0000000000000b93 .LLST37
     /tmp/ccyhPrST.s:1348   .text.rcu_osci_stab_wait:0000000000000118 .LBB110
     /tmp/ccyhPrST.s:1359   .text.rcu_osci_stab_wait:0000000000000124 .LBE110
     /tmp/ccyhPrST.s:1652   .text.rcu_clock_freq_get:0000000000000016 .LCFI0
     /tmp/ccyhPrST.s:1759   .text.rcu_clock_freq_get:0000000000000084 .LCFI1
     /tmp/ccyhPrST.s:1765   .text.rcu_clock_freq_get:0000000000000086 .LCFI2
     /tmp/ccyhPrST.s:1780   .text.rcu_clock_freq_get:0000000000000098 .LCFI3
     /tmp/ccyhPrST.s:1786   .text.rcu_clock_freq_get:000000000000009a .LCFI4
GAS LISTING /tmp/ccyhPrST.s 			page 82


     /tmp/ccyhPrST.s:1635   .text.rcu_clock_freq_get:0000000000000000 .LVL141
     /tmp/ccyhPrST.s:1712   .text.rcu_clock_freq_get:0000000000000052 .LVL148
     /tmp/ccyhPrST.s:1769   .text.rcu_clock_freq_get:0000000000000088 .LVL154
     /tmp/ccyhPrST.s:1771   .text.rcu_clock_freq_get:000000000000008c .LVL155
     /tmp/ccyhPrST.s:1784   .text.rcu_clock_freq_get:000000000000009a .LVL157
     /tmp/ccyhPrST.s:1909   .text.rcu_clock_freq_get:0000000000000110 .LVL177
     /tmp/ccyhPrST.s:1917   .text.rcu_clock_freq_get:0000000000000116 .LVL179
     /tmp/ccyhPrST.s:1676   .text.rcu_clock_freq_get:0000000000000030 .LVL142
     /tmp/ccyhPrST.s:1684   .text.rcu_clock_freq_get:0000000000000038 .LVL143
     /tmp/ccyhPrST.s:1687   .text.rcu_clock_freq_get:000000000000003a .LVL144
     /tmp/ccyhPrST.s:1694   .text.rcu_clock_freq_get:0000000000000044 .LVL145
     /tmp/ccyhPrST.s:1791   .text.rcu_clock_freq_get:000000000000009c .LVL158
     /tmp/ccyhPrST.s:1755   .text.rcu_clock_freq_get:0000000000000082 .LVL152
     /tmp/ccyhPrST.s:1763   .text.rcu_clock_freq_get:0000000000000086 .LVL153
     /tmp/ccyhPrST.s:1913   .text.rcu_clock_freq_get:0000000000000114 .LVL178
     /tmp/ccyhPrST.s:1891   .text.rcu_clock_freq_get:00000000000000fe .LVL173
     /tmp/ccyhPrST.s:1899   .text.rcu_clock_freq_get:0000000000000106 .LVL174
     /tmp/ccyhPrST.s:1907   .text.rcu_clock_freq_get:000000000000010e .LVL176
     /tmp/ccyhPrST.s:1958   .text.rcu_clock_freq_get:000000000000013c .LVL185
     /tmp/ccyhPrST.s:1743   .text.rcu_clock_freq_get:0000000000000076 .LVL151
     /tmp/ccyhPrST.s:1774   .text.rcu_clock_freq_get:0000000000000090 .LVL156
     /tmp/ccyhPrST.s:1796   .text.rcu_clock_freq_get:00000000000000a0 .LVL159
     /tmp/ccyhPrST.s:1804   .text.rcu_clock_freq_get:00000000000000a4 .LVL161
     /tmp/ccyhPrST.s:1922   .text.rcu_clock_freq_get:000000000000011c .LVL180
     /tmp/ccyhPrST.s:1808   .text.rcu_clock_freq_get:00000000000000a6 .LVL162
     /tmp/ccyhPrST.s:1818   .text.rcu_clock_freq_get:00000000000000ae .LVL163
     /tmp/ccyhPrST.s:1879   .text.rcu_clock_freq_get:00000000000000f4 .LVL172
     /tmp/ccyhPrST.s:1939   .text.rcu_clock_freq_get:0000000000000130 .LVL182
     /tmp/ccyhPrST.s:1947   .text.rcu_clock_freq_get:0000000000000136 .LVL183
     /tmp/ccyhPrST.s:1954   .text.rcu_clock_freq_get:0000000000000138 .LVL184
     /tmp/ccyhPrST.s:1800   .text.rcu_clock_freq_get:00000000000000a2 .LVL160
     /tmp/ccyhPrST.s:1846   .text.rcu_clock_freq_get:00000000000000d4 .LVL166
     /tmp/ccyhPrST.s:1904   .text.rcu_clock_freq_get:000000000000010c .LVL175
     /tmp/ccyhPrST.s:1935   .text.rcu_clock_freq_get:000000000000012e .LVL181
     /tmp/ccyhPrST.s:1700   .text.rcu_clock_freq_get:000000000000004a .LVL146
     /tmp/ccyhPrST.s:1709   .text.rcu_clock_freq_get:0000000000000050 .LVL147
     /tmp/ccyhPrST.s:1715   .text.rcu_clock_freq_get:0000000000000054 .LVL149
     /tmp/ccyhPrST.s:1718   .text.rcu_clock_freq_get:0000000000000056 .LVL150
     /tmp/ccyhPrST.s:1852   .text.rcu_clock_freq_get:00000000000000da .LVL167
     /tmp/ccyhPrST.s:1860   .text.rcu_clock_freq_get:00000000000000e4 .LVL168
     /tmp/ccyhPrST.s:1863   .text.rcu_clock_freq_get:00000000000000e6 .LVL169
     /tmp/ccyhPrST.s:1870   .text.rcu_clock_freq_get:00000000000000ec .LVL171
     /tmp/ccyhPrST.s:1830   .text.rcu_clock_freq_get:00000000000000be .LVL164
     /tmp/ccyhPrST.s:1613   .text.rcu_deepsleep_voltage_set:0000000000000000 .LVL139
     /tmp/ccyhPrST.s:1617   .text.rcu_deepsleep_voltage_set:0000000000000002 .LVL140
     /tmp/ccyhPrST.s:1580   .text.rcu_irc8m_adjust_value_set:0000000000000000 .LVL135
     /tmp/ccyhPrST.s:1591   .text.rcu_irc8m_adjust_value_set:0000000000000008 .LVL137
     /tmp/ccyhPrST.s:1586   .text.rcu_irc8m_adjust_value_set:0000000000000006 .LVL136
     /tmp/ccyhPrST.s:1595   .text.rcu_irc8m_adjust_value_set:0000000000000010 .LVL138
     /tmp/ccyhPrST.s:1474   .text.rcu_osci_bypass_mode_disable:0000000000000000 .LVL128
     /tmp/ccyhPrST.s:1480   .text.rcu_osci_bypass_mode_disable:000000000000000a .LVL129
     /tmp/ccyhPrST.s:1504   .text.rcu_osci_bypass_mode_disable:0000000000000020 .LVL132
     /tmp/ccyhPrST.s:1486   .text.rcu_osci_bypass_mode_disable:0000000000000012 .LVL130
     /tmp/ccyhPrST.s:1492   .text.rcu_osci_bypass_mode_disable:0000000000000016 .LVL131
     /tmp/ccyhPrST.s:1510   .text.rcu_osci_bypass_mode_disable:0000000000000026 .LVL133
     /tmp/ccyhPrST.s:1523   .text.rcu_osci_bypass_mode_disable:0000000000000038 .LVL134
     /tmp/ccyhPrST.s:1410   .text.rcu_osci_bypass_mode_enable:0000000000000000 .LVL121
GAS LISTING /tmp/ccyhPrST.s 			page 83


     /tmp/ccyhPrST.s:1416   .text.rcu_osci_bypass_mode_enable:000000000000000a .LVL122
     /tmp/ccyhPrST.s:1440   .text.rcu_osci_bypass_mode_enable:0000000000000022 .LVL125
     /tmp/ccyhPrST.s:1422   .text.rcu_osci_bypass_mode_enable:0000000000000012 .LVL123
     /tmp/ccyhPrST.s:1428   .text.rcu_osci_bypass_mode_enable:0000000000000018 .LVL124
     /tmp/ccyhPrST.s:1446   .text.rcu_osci_bypass_mode_enable:0000000000000028 .LVL126
     /tmp/ccyhPrST.s:1458   .text.rcu_osci_bypass_mode_enable:0000000000000038 .LVL127
     /tmp/ccyhPrST.s:805    .text.rcu_i2s2_clock_config:0000000000000006 .LVL64
     /tmp/ccyhPrST.s:812    .text.rcu_i2s2_clock_config:000000000000000e .LVL65
     /tmp/ccyhPrST.s:774    .text.rcu_i2s1_clock_config:0000000000000006 .LVL61
     /tmp/ccyhPrST.s:781    .text.rcu_i2s1_clock_config:000000000000000c .LVL62
     /tmp/ccyhPrST.s:744    .text.rcu_rtc_clock_config:0000000000000006 .LVL57
     /tmp/ccyhPrST.s:749    .text.rcu_rtc_clock_config:000000000000000a .LVL58
     /tmp/ccyhPrST.s:752    .text.rcu_rtc_clock_config:000000000000000c .LVL59
     /tmp/ccyhPrST.s:713    .text.rcu_usb_clock_config:0000000000000006 .LVL54
     /tmp/ccyhPrST.s:720    .text.rcu_usb_clock_config:000000000000000e .LVL55
     /tmp/ccyhPrST.s:633    .text.rcu_adc_clock_config:0000000000000000 .LVL43
     /tmp/ccyhPrST.s:657    .text.rcu_adc_clock_config:0000000000000020 .LVL46
     /tmp/ccyhPrST.s:669    .text.rcu_adc_clock_config:000000000000002a .LVL48
     /tmp/ccyhPrST.s:676    .text.rcu_adc_clock_config:0000000000000030 .LVL49
     /tmp/ccyhPrST.s:681    .text.rcu_adc_clock_config:0000000000000034 .LVL50
     /tmp/ccyhPrST.s:639    .text.rcu_adc_clock_config:0000000000000006 .LVL44
     /tmp/ccyhPrST.s:685    .text.rcu_adc_clock_config:0000000000000038 .LVL51
     /tmp/ccyhPrST.s:688    .text.rcu_adc_clock_config:000000000000003e .LVL52
     /tmp/ccyhPrST.s:548    .text.rcu_predv1_config:0000000000000000 .LVL37
     /tmp/ccyhPrST.s:554    .text.rcu_predv1_config:0000000000000006 .LVL38
     /tmp/ccyhPrST.s:514    .text.rcu_predv0_config:0000000000000000 .LVL33
     /tmp/ccyhPrST.s:520    .text.rcu_predv0_config:0000000000000006 .LVL34
     /tmp/ccyhPrST.s:527    .text.rcu_predv0_config:000000000000000c .LVL35
     /tmp/ccyhPrST.s:531    .text.rcu_predv0_config:0000000000000010 .LVL36
     /tmp/ccyhPrST.s:480    .text.rcu_pll_config:0000000000000000 .LVL29
     /tmp/ccyhPrST.s:486    .text.rcu_pll_config:0000000000000006 .LVL30
     /tmp/ccyhPrST.s:493    .text.rcu_pll_config:000000000000000e .LVL31
     /tmp/ccyhPrST.s:497    .text.rcu_pll_config:0000000000000012 .LVL32
     /tmp/ccyhPrST.s:455    .text.rcu_ckout0_config:0000000000000006 .LVL27
     /tmp/ccyhPrST.s:462    .text.rcu_ckout0_config:000000000000000e .LVL28
     /tmp/ccyhPrST.s:424    .text.rcu_apb2_clock_config:0000000000000006 .LVL24
     /tmp/ccyhPrST.s:431    .text.rcu_apb2_clock_config:000000000000000e .LVL25
     /tmp/ccyhPrST.s:394    .text.rcu_apb1_clock_config:0000000000000006 .LVL20
     /tmp/ccyhPrST.s:399    .text.rcu_apb1_clock_config:000000000000000a .LVL21
     /tmp/ccyhPrST.s:402    .text.rcu_apb1_clock_config:000000000000000c .LVL22
     /tmp/ccyhPrST.s:364    .text.rcu_ahb_clock_config:0000000000000006 .LVL16
     /tmp/ccyhPrST.s:369    .text.rcu_ahb_clock_config:000000000000000a .LVL17
     /tmp/ccyhPrST.s:372    .text.rcu_ahb_clock_config:000000000000000c .LVL18
     /tmp/ccyhPrST.s:316    .text.rcu_system_clock_source_config:0000000000000006 .LVL12
     /tmp/ccyhPrST.s:321    .text.rcu_system_clock_source_config:0000000000000008 .LVL13
     /tmp/ccyhPrST.s:324    .text.rcu_system_clock_source_config:000000000000000a .LVL14
     /tmp/ccyhPrST.s:37     .text.rcu_deinit:0000000000000014 .LVL0
     /tmp/ccyhPrST.s:79     .text.rcu_deinit:0000000000000026 .LVL7
     /tmp/ccyhPrST.s:46     .text.rcu_deinit:0000000000000016 .LVL1
     /tmp/ccyhPrST.s:58     .text.rcu_deinit:000000000000001a .LVL3
     /tmp/ccyhPrST.s:65     .text.rcu_deinit:000000000000001c .LVL4
     /tmp/ccyhPrST.s:50     .text.rcu_deinit:0000000000000018 .LVL2
     /tmp/ccyhPrST.s:68     .text.rcu_deinit:000000000000001e .LVL5
     /tmp/ccyhPrST.s:72     .text.rcu_deinit:0000000000000020 .LVL6
     /tmp/ccyhPrST.s:136    .text.rcu_periph_clock_enable:0000000000000000 .LVL8
     /tmp/ccyhPrST.s:146    .text.rcu_periph_clock_enable:0000000000000012 .LVL9
     /tmp/ccyhPrST.s:830    .text.rcu_flag_get:0000000000000000 .LVL66
GAS LISTING /tmp/ccyhPrST.s 			page 84


     /tmp/ccyhPrST.s:839    .text.rcu_flag_get:0000000000000010 .LVL67
     /tmp/ccyhPrST.s:949    .text.rcu_osci_stab_wait:0000000000000000 .LVL68
     /tmp/ccyhPrST.s:959    .text.rcu_osci_stab_wait:0000000000000010 .LVL69
     /tmp/ccyhPrST.s:1002   .text.rcu_osci_stab_wait:000000000000001a .LVL70
     /tmp/ccyhPrST.s:1051   .text.rcu_osci_stab_wait:0000000000000046 .LVL77
     /tmp/ccyhPrST.s:1056   .text.rcu_osci_stab_wait:000000000000004c .LVL78
     /tmp/ccyhPrST.s:1101   .text.rcu_osci_stab_wait:0000000000000068 .LVL85
     /tmp/ccyhPrST.s:1020   .text.rcu_osci_stab_wait:0000000000000036 .LVL71
     /tmp/ccyhPrST.s:1024   .text.rcu_osci_stab_wait:0000000000000038 .LVL72
     /tmp/ccyhPrST.s:1034   .text.rcu_osci_stab_wait:000000000000003c .LVL74
     /tmp/ccyhPrST.s:1042   .text.rcu_osci_stab_wait:0000000000000040 .LVL76
     /tmp/ccyhPrST.s:1068   .text.rcu_osci_stab_wait:0000000000000058 .LVL79
     /tmp/ccyhPrST.s:1074   .text.rcu_osci_stab_wait:000000000000005a .LVL80
     /tmp/ccyhPrST.s:1084   .text.rcu_osci_stab_wait:000000000000005e .LVL82
     /tmp/ccyhPrST.s:1092   .text.rcu_osci_stab_wait:0000000000000062 .LVL84
     /tmp/ccyhPrST.s:1106   .text.rcu_osci_stab_wait:000000000000006e .LVL86
     /tmp/ccyhPrST.s:1122   .text.rcu_osci_stab_wait:000000000000007e .LVL87
     /tmp/ccyhPrST.s:1126   .text.rcu_osci_stab_wait:0000000000000080 .LVL88
     /tmp/ccyhPrST.s:1136   .text.rcu_osci_stab_wait:0000000000000084 .LVL90
     /tmp/ccyhPrST.s:1144   .text.rcu_osci_stab_wait:0000000000000088 .LVL92
     /tmp/ccyhPrST.s:1157   .text.rcu_osci_stab_wait:0000000000000094 .LVL93
     /tmp/ccyhPrST.s:1168   .text.rcu_osci_stab_wait:000000000000009e .LVL94
     /tmp/ccyhPrST.s:1174   .text.rcu_osci_stab_wait:00000000000000a0 .LVL95
     /tmp/ccyhPrST.s:1184   .text.rcu_osci_stab_wait:00000000000000a4 .LVL97
     /tmp/ccyhPrST.s:1192   .text.rcu_osci_stab_wait:00000000000000a8 .LVL99
     /tmp/ccyhPrST.s:1205   .text.rcu_osci_stab_wait:00000000000000b4 .LVL100
     /tmp/ccyhPrST.s:1221   .text.rcu_osci_stab_wait:00000000000000c2 .LVL101
     /tmp/ccyhPrST.s:1225   .text.rcu_osci_stab_wait:00000000000000c4 .LVL102
     /tmp/ccyhPrST.s:1235   .text.rcu_osci_stab_wait:00000000000000c8 .LVL104
     /tmp/ccyhPrST.s:1243   .text.rcu_osci_stab_wait:00000000000000cc .LVL106
     /tmp/ccyhPrST.s:1256   .text.rcu_osci_stab_wait:00000000000000d8 .LVL107
     /tmp/ccyhPrST.s:1272   .text.rcu_osci_stab_wait:00000000000000e8 .LVL108
     /tmp/ccyhPrST.s:1276   .text.rcu_osci_stab_wait:00000000000000ea .LVL109
     /tmp/ccyhPrST.s:1286   .text.rcu_osci_stab_wait:00000000000000ee .LVL111
     /tmp/ccyhPrST.s:1294   .text.rcu_osci_stab_wait:00000000000000f2 .LVL113
     /tmp/ccyhPrST.s:1307   .text.rcu_osci_stab_wait:00000000000000fe .LVL114
     /tmp/ccyhPrST.s:1323   .text.rcu_osci_stab_wait:000000000000010e .LVL115
     /tmp/ccyhPrST.s:1327   .text.rcu_osci_stab_wait:0000000000000110 .LVL116
     /tmp/ccyhPrST.s:1337   .text.rcu_osci_stab_wait:0000000000000114 .LVL118
     /tmp/ccyhPrST.s:1345   .text.rcu_osci_stab_wait:0000000000000118 .LVL120
     /tmp/ccyhPrST.s:1026   .text.rcu_osci_stab_wait:000000000000003a .LVL73
     /tmp/ccyhPrST.s:1040   .text.rcu_osci_stab_wait:000000000000003e .LVL75
     /tmp/ccyhPrST.s:1076   .text.rcu_osci_stab_wait:000000000000005c .LVL81
     /tmp/ccyhPrST.s:1090   .text.rcu_osci_stab_wait:0000000000000060 .LVL83
     /tmp/ccyhPrST.s:1128   .text.rcu_osci_stab_wait:0000000000000082 .LVL89
     /tmp/ccyhPrST.s:1142   .text.rcu_osci_stab_wait:0000000000000086 .LVL91
     /tmp/ccyhPrST.s:1176   .text.rcu_osci_stab_wait:00000000000000a2 .LVL96
     /tmp/ccyhPrST.s:1190   .text.rcu_osci_stab_wait:00000000000000a6 .LVL98
     /tmp/ccyhPrST.s:1227   .text.rcu_osci_stab_wait:00000000000000c6 .LVL103
     /tmp/ccyhPrST.s:1241   .text.rcu_osci_stab_wait:00000000000000ca .LVL105
     /tmp/ccyhPrST.s:1278   .text.rcu_osci_stab_wait:00000000000000ec .LVL110
     /tmp/ccyhPrST.s:1292   .text.rcu_osci_stab_wait:00000000000000f0 .LVL112
     /tmp/ccyhPrST.s:1329   .text.rcu_osci_stab_wait:0000000000000112 .LVL117
     /tmp/ccyhPrST.s:1343   .text.rcu_osci_stab_wait:0000000000000116 .LVL119
     /tmp/ccyhPrST.s:1984   .debug_info:0000000000000000 .Ldebug_info0
     /tmp/ccyhPrST.s:32     .text.rcu_deinit:000000000000000e .LBE60
     /tmp/ccyhPrST.s:38     .text.rcu_deinit:0000000000000014 .LBB69
GAS LISTING /tmp/ccyhPrST.s 			page 85


     /tmp/ccyhPrST.s:84     .text.rcu_deinit:0000000000000026 .LBE69
     /tmp/ccyhPrST.s:30     .text.rcu_deinit:000000000000000e .LBE62
     /tmp/ccyhPrST.s:53     .text.rcu_deinit:0000000000000018 .LBB65
     /tmp/ccyhPrST.s:60     .text.rcu_deinit:000000000000001a .LBE65
     /tmp/ccyhPrST.s:1016   .text.rcu_osci_stab_wait:0000000000000030 .LBE70
     /tmp/ccyhPrST.s:1029   .text.rcu_osci_stab_wait:000000000000003a .LBB73
     /tmp/ccyhPrST.s:1036   .text.rcu_osci_stab_wait:000000000000003c .LBE73
     /tmp/ccyhPrST.s:1071   .text.rcu_osci_stab_wait:0000000000000058 .LBE76
     /tmp/ccyhPrST.s:1079   .text.rcu_osci_stab_wait:000000000000005c .LBB79
     /tmp/ccyhPrST.s:1086   .text.rcu_osci_stab_wait:000000000000005e .LBE79
     /tmp/ccyhPrST.s:1118   .text.rcu_osci_stab_wait:0000000000000078 .LBE82
     /tmp/ccyhPrST.s:1131   .text.rcu_osci_stab_wait:0000000000000082 .LBB85
     /tmp/ccyhPrST.s:1138   .text.rcu_osci_stab_wait:0000000000000084 .LBE85
     /tmp/ccyhPrST.s:1171   .text.rcu_osci_stab_wait:000000000000009e .LBE88
     /tmp/ccyhPrST.s:1179   .text.rcu_osci_stab_wait:00000000000000a2 .LBB91
     /tmp/ccyhPrST.s:1186   .text.rcu_osci_stab_wait:00000000000000a4 .LBE91
     /tmp/ccyhPrST.s:1217   .text.rcu_osci_stab_wait:00000000000000bc .LBE94
     /tmp/ccyhPrST.s:1230   .text.rcu_osci_stab_wait:00000000000000c6 .LBB97
     /tmp/ccyhPrST.s:1237   .text.rcu_osci_stab_wait:00000000000000c8 .LBE97
     /tmp/ccyhPrST.s:1268   .text.rcu_osci_stab_wait:00000000000000e2 .LBE100
     /tmp/ccyhPrST.s:1281   .text.rcu_osci_stab_wait:00000000000000ec .LBB103
     /tmp/ccyhPrST.s:1288   .text.rcu_osci_stab_wait:00000000000000ee .LBE103
     /tmp/ccyhPrST.s:1319   .text.rcu_osci_stab_wait:0000000000000108 .LBE106
     /tmp/ccyhPrST.s:1332   .text.rcu_osci_stab_wait:0000000000000112 .LBB109
     /tmp/ccyhPrST.s:1339   .text.rcu_osci_stab_wait:0000000000000114 .LBE109

NO UNDEFINED SYMBOLS
