--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/f3nr1r/Manual_Softwares/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Main_TOP.twx Main_TOP.ncd -o
Main_TOP.twr Main_TOP.pcf -ucf IOPinout.ucf

Design file:              Main_TOP.ncd
Physical constraint file: Main_TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "U1/clkout1" derived from  NET 
"U1/clkin1" PERIOD = 10 ns HIGH 50%; 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "U1/clkout1" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: U1/clkout2_buf/I0
  Logical resource: U1/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: U1/clkout1
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: DEBUG_o_2_OBUF/CLK0
  Logical resource: ODDR2_inst/CK0
  Location pin: OLOGIC_X0Y4.CLK0
  Clock network: clk_dac_s
--------------------------------------------------------------------------------
Slack: 8.597ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: DEBUG_o_2_OBUF/CLK1
  Logical resource: ODDR2_inst/CK1
  Location pin: OLOGIC_X0Y4.CLK1
  Clock network: clk_dac_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "U1/clkout0" derived from  NET 
"U1/clkin1" PERIOD = 10 ns HIGH 50%; 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 231656 paths analyzed, 1767 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.032ns.
--------------------------------------------------------------------------------

Paths for end point U5/read_addr_s_4 (SLICE_X17Y48.A4), 8652 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_7 (FF)
  Destination:          U5/read_addr_s_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.931ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         CLK_dac_o_OBUF rising at 0.000ns
  Destination Clock:    CLK_dac_o_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_7 to U5/read_addr_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.AMUX    Tshcko                0.488   U5/read_addr_s<3>
                                                       U5/read_addr_s_7
    SLICE_X14Y48.D2      net (fanout=25)       1.046   U5/read_addr_s<7>
    SLICE_X14Y48.COUT    Topcyd                0.260   U3/inc_rd_addr_o<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.COUT    Tbyp                  0.076   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CMUX    Tcinc                 0.272   U5/smp_rdy_past
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_xor<14>
    SLICE_X18Y48.D2      net (fanout=1)        1.091   U5/read_addr_s[14]_GND_38_o_add_12_OUT<14>
    SLICE_X18Y48.COUT    Topcyd                0.281   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lutdi7
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X18Y49.CIN     net (fanout=16)       0.003   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X18Y49.AMUX    Tcina                 0.194   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<1>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B71_cy
    SLICE_X16Y47.B4      net (fanout=1)        0.667   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<1>
    SLICE_X16Y47.BMUX    Tilo                  0.261   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs1
    SLICE_X16Y47.C2      net (fanout=2)        1.244   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs1
    SLICE_X16Y47.COUT    Topcyc                0.277   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_lut<0>2
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_2
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>3
    SLICE_X16Y48.AQ      Tito_logic            0.611   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_6
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<4>_rt
    SLICE_X17Y48.A4      net (fanout=1)        0.829   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<4>
    SLICE_X17Y48.CLK     Tas                   0.322   U5/read_addr_s<10>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT101
                                                       U5/read_addr_s_4
    -------------------------------------------------  ---------------------------
    Total                                      7.931ns (3.042ns logic, 4.889ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_7 (FF)
  Destination:          U5/read_addr_s_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.910ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         CLK_dac_o_OBUF rising at 0.000ns
  Destination Clock:    CLK_dac_o_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_7 to U5/read_addr_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.AMUX    Tshcko                0.488   U5/read_addr_s<3>
                                                       U5/read_addr_s_7
    SLICE_X14Y48.D2      net (fanout=25)       1.046   U5/read_addr_s<7>
    SLICE_X14Y48.COUT    Topcyd                0.260   U3/inc_rd_addr_o<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.COUT    Tbyp                  0.076   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CMUX    Tcinc                 0.272   U5/smp_rdy_past
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_xor<14>
    SLICE_X18Y48.D2      net (fanout=1)        1.091   U5/read_addr_s[14]_GND_38_o_add_12_OUT<14>
    SLICE_X18Y48.COUT    Topcyd                0.260   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lut<7>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X18Y49.CIN     net (fanout=16)       0.003   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X18Y49.AMUX    Tcina                 0.194   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<1>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B71_cy
    SLICE_X16Y47.B4      net (fanout=1)        0.667   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<1>
    SLICE_X16Y47.BMUX    Tilo                  0.261   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs1
    SLICE_X16Y47.C2      net (fanout=2)        1.244   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs1
    SLICE_X16Y47.COUT    Topcyc                0.277   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_lut<0>2
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_2
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>3
    SLICE_X16Y48.AQ      Tito_logic            0.611   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_6
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<4>_rt
    SLICE_X17Y48.A4      net (fanout=1)        0.829   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<4>
    SLICE_X17Y48.CLK     Tas                   0.322   U5/read_addr_s<10>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT101
                                                       U5/read_addr_s_4
    -------------------------------------------------  ---------------------------
    Total                                      7.910ns (3.021ns logic, 4.889ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_3 (FF)
  Destination:          U5/read_addr_s_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.887ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         CLK_dac_o_OBUF rising at 0.000ns
  Destination Clock:    CLK_dac_o_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_3 to U5/read_addr_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.DQ      Tcko                  0.447   U5/read_addr_s<3>
                                                       U5/read_addr_s_3
    SLICE_X14Y47.D4      net (fanout=25)       0.964   U5/read_addr_s<3>
    SLICE_X14Y47.COUT    Topcyd                0.260   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<3>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X14Y48.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X14Y48.COUT    Tbyp                  0.076   U3/inc_rd_addr_o<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.COUT    Tbyp                  0.076   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CMUX    Tcinc                 0.272   U5/smp_rdy_past
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_xor<14>
    SLICE_X18Y48.D2      net (fanout=1)        1.091   U5/read_addr_s[14]_GND_38_o_add_12_OUT<14>
    SLICE_X18Y48.COUT    Topcyd                0.281   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lutdi7
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X18Y49.CIN     net (fanout=16)       0.003   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X18Y49.AMUX    Tcina                 0.194   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<1>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B71_cy
    SLICE_X16Y47.B4      net (fanout=1)        0.667   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<1>
    SLICE_X16Y47.BMUX    Tilo                  0.261   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs1
    SLICE_X16Y47.C2      net (fanout=2)        1.244   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs1
    SLICE_X16Y47.COUT    Topcyc                0.277   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_lut<0>2
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_2
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>3
    SLICE_X16Y48.AQ      Tito_logic            0.611   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_6
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<4>_rt
    SLICE_X17Y48.A4      net (fanout=1)        0.829   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<4>
    SLICE_X17Y48.CLK     Tas                   0.322   U5/read_addr_s<10>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT101
                                                       U5/read_addr_s_4
    -------------------------------------------------  ---------------------------
    Total                                      7.887ns (3.077ns logic, 4.810ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point U5/read_addr_s_11 (SLICE_X17Y51.A3), 23793 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_7 (FF)
  Destination:          U5/read_addr_s_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.796ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.152 - 0.161)
  Source Clock:         CLK_dac_o_OBUF rising at 0.000ns
  Destination Clock:    CLK_dac_o_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_7 to U5/read_addr_s_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.AMUX    Tshcko                0.488   U5/read_addr_s<3>
                                                       U5/read_addr_s_7
    SLICE_X14Y48.D2      net (fanout=25)       1.046   U5/read_addr_s<7>
    SLICE_X14Y48.COUT    Topcyd                0.260   U3/inc_rd_addr_o<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.COUT    Tbyp                  0.076   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CMUX    Tcinc                 0.272   U5/smp_rdy_past
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_xor<14>
    SLICE_X18Y48.D2      net (fanout=1)        1.091   U5/read_addr_s[14]_GND_38_o_add_12_OUT<14>
    SLICE_X18Y48.COUT    Topcyd                0.281   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lutdi7
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X19Y49.B1      net (fanout=16)       0.826   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X19Y49.B       Tilo                  0.259   U3/max_rd_addr_o<11>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B151
    SLICE_X16Y49.B1      net (fanout=1)        0.903   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<9>
    SLICE_X16Y49.BMUX    Tilo                  0.261   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<11>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs9
    SLICE_X16Y49.C5      net (fanout=2)        0.380   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs9
    SLICE_X16Y49.DQ      Tad_logic             0.844   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<11>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_lut<0>10
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_10
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<11>_rt
    SLICE_X17Y51.A3      net (fanout=1)        0.481   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<11>
    SLICE_X17Y51.CLK     Tas                   0.322   U5/read_addr_s<14>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT31
                                                       U5/read_addr_s_11
    -------------------------------------------------  ---------------------------
    Total                                      7.796ns (3.063ns logic, 4.733ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_7 (FF)
  Destination:          U5/read_addr_s_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.775ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.152 - 0.161)
  Source Clock:         CLK_dac_o_OBUF rising at 0.000ns
  Destination Clock:    CLK_dac_o_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_7 to U5/read_addr_s_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.AMUX    Tshcko                0.488   U5/read_addr_s<3>
                                                       U5/read_addr_s_7
    SLICE_X14Y48.D2      net (fanout=25)       1.046   U5/read_addr_s<7>
    SLICE_X14Y48.COUT    Topcyd                0.260   U3/inc_rd_addr_o<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.COUT    Tbyp                  0.076   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CMUX    Tcinc                 0.272   U5/smp_rdy_past
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_xor<14>
    SLICE_X18Y48.D2      net (fanout=1)        1.091   U5/read_addr_s[14]_GND_38_o_add_12_OUT<14>
    SLICE_X18Y48.COUT    Topcyd                0.260   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lut<7>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X19Y49.B1      net (fanout=16)       0.826   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X19Y49.B       Tilo                  0.259   U3/max_rd_addr_o<11>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B151
    SLICE_X16Y49.B1      net (fanout=1)        0.903   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<9>
    SLICE_X16Y49.BMUX    Tilo                  0.261   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<11>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs9
    SLICE_X16Y49.C5      net (fanout=2)        0.380   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs9
    SLICE_X16Y49.DQ      Tad_logic             0.844   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<11>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_lut<0>10
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_10
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<11>_rt
    SLICE_X17Y51.A3      net (fanout=1)        0.481   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<11>
    SLICE_X17Y51.CLK     Tas                   0.322   U5/read_addr_s<14>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT31
                                                       U5/read_addr_s_11
    -------------------------------------------------  ---------------------------
    Total                                      7.775ns (3.042ns logic, 4.733ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_7 (FF)
  Destination:          U5/read_addr_s_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.762ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.152 - 0.161)
  Source Clock:         CLK_dac_o_OBUF rising at 0.000ns
  Destination Clock:    CLK_dac_o_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_7 to U5/read_addr_s_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.AMUX    Tshcko                0.488   U5/read_addr_s<3>
                                                       U5/read_addr_s_7
    SLICE_X14Y48.D2      net (fanout=25)       1.046   U5/read_addr_s<7>
    SLICE_X14Y48.COUT    Topcyd                0.260   U3/inc_rd_addr_o<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.COUT    Tbyp                  0.076   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CMUX    Tcinc                 0.272   U5/smp_rdy_past
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_xor<14>
    SLICE_X18Y48.D2      net (fanout=1)        1.091   U5/read_addr_s[14]_GND_38_o_add_12_OUT<14>
    SLICE_X18Y48.COUT    Topcyd                0.281   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lutdi7
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X18Y49.CIN     net (fanout=16)       0.003   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X18Y49.AMUX    Tcina                 0.194   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<1>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B71_cy
    SLICE_X16Y47.B4      net (fanout=1)        0.667   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<1>
    SLICE_X16Y47.BMUX    Tilo                  0.261   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs1
    SLICE_X16Y47.C2      net (fanout=2)        1.244   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs1
    SLICE_X16Y47.COUT    Topcyc                0.277   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_lut<0>2
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_2
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>3
    SLICE_X16Y48.COUT    Tbyp                  0.076   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_6
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>7
    SLICE_X16Y49.DQ      Tito_logic            0.711   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<11>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_10
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<11>_rt
    SLICE_X17Y51.A3      net (fanout=1)        0.481   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<11>
    SLICE_X17Y51.CLK     Tas                   0.322   U5/read_addr_s<14>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT31
                                                       U5/read_addr_s_11
    -------------------------------------------------  ---------------------------
    Total                                      7.762ns (3.218ns logic, 4.544ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point U5/read_addr_s_3 (SLICE_X16Y51.D4), 6489 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_7 (FF)
  Destination:          U5/read_addr_s_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.800ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_dac_o_OBUF rising at 0.000ns
  Destination Clock:    CLK_dac_o_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_7 to U5/read_addr_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.AMUX    Tshcko                0.488   U5/read_addr_s<3>
                                                       U5/read_addr_s_7
    SLICE_X14Y48.D2      net (fanout=25)       1.046   U5/read_addr_s<7>
    SLICE_X14Y48.COUT    Topcyd                0.260   U3/inc_rd_addr_o<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.COUT    Tbyp                  0.076   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CMUX    Tcinc                 0.272   U5/smp_rdy_past
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_xor<14>
    SLICE_X18Y48.D2      net (fanout=1)        1.091   U5/read_addr_s[14]_GND_38_o_add_12_OUT<14>
    SLICE_X18Y48.COUT    Topcyd                0.281   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lutdi7
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X18Y49.CIN     net (fanout=16)       0.003   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X18Y49.AMUX    Tcina                 0.194   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<1>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B71_cy
    SLICE_X16Y47.B4      net (fanout=1)        0.667   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<1>
    SLICE_X16Y47.BMUX    Tilo                  0.261   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs1
    SLICE_X16Y47.C2      net (fanout=2)        1.244   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs1
    SLICE_X16Y47.DQ      Tad_logic             0.844   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_lut<0>2
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_2
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>_rt
    SLICE_X16Y51.D4      net (fanout=1)        0.778   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
    SLICE_X16Y51.CLK     Tas                   0.289   U5/read_addr_s<3>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT91
                                                       U5/read_addr_s_3
    -------------------------------------------------  ---------------------------
    Total                                      7.800ns (2.965ns logic, 4.835ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_7 (FF)
  Destination:          U5/read_addr_s_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.779ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_dac_o_OBUF rising at 0.000ns
  Destination Clock:    CLK_dac_o_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_7 to U5/read_addr_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.AMUX    Tshcko                0.488   U5/read_addr_s<3>
                                                       U5/read_addr_s_7
    SLICE_X14Y48.D2      net (fanout=25)       1.046   U5/read_addr_s<7>
    SLICE_X14Y48.COUT    Topcyd                0.260   U3/inc_rd_addr_o<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.COUT    Tbyp                  0.076   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CMUX    Tcinc                 0.272   U5/smp_rdy_past
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_xor<14>
    SLICE_X18Y48.D2      net (fanout=1)        1.091   U5/read_addr_s[14]_GND_38_o_add_12_OUT<14>
    SLICE_X18Y48.COUT    Topcyd                0.260   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lut<7>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X18Y49.CIN     net (fanout=16)       0.003   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X18Y49.AMUX    Tcina                 0.194   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<1>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B71_cy
    SLICE_X16Y47.B4      net (fanout=1)        0.667   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<1>
    SLICE_X16Y47.BMUX    Tilo                  0.261   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs1
    SLICE_X16Y47.C2      net (fanout=2)        1.244   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs1
    SLICE_X16Y47.DQ      Tad_logic             0.844   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_lut<0>2
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_2
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>_rt
    SLICE_X16Y51.D4      net (fanout=1)        0.778   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
    SLICE_X16Y51.CLK     Tas                   0.289   U5/read_addr_s<3>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT91
                                                       U5/read_addr_s_3
    -------------------------------------------------  ---------------------------
    Total                                      7.779ns (2.944ns logic, 4.835ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/read_addr_s_3 (FF)
  Destination:          U5/read_addr_s_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.756ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_dac_o_OBUF rising at 0.000ns
  Destination Clock:    CLK_dac_o_OBUF rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/read_addr_s_3 to U5/read_addr_s_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.DQ      Tcko                  0.447   U5/read_addr_s<3>
                                                       U5/read_addr_s_3
    SLICE_X14Y47.D4      net (fanout=25)       0.964   U5/read_addr_s<3>
    SLICE_X14Y47.COUT    Topcyd                0.260   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_lut<3>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X14Y48.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<3>
    SLICE_X14Y48.COUT    Tbyp                  0.076   U3/inc_rd_addr_o<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<7>
    SLICE_X14Y49.COUT    Tbyp                  0.076   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_cy<11>
    SLICE_X14Y50.CMUX    Tcinc                 0.272   U5/smp_rdy_past
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_12_OUT_xor<14>
    SLICE_X18Y48.D2      net (fanout=1)        1.091   U5/read_addr_s[14]_GND_38_o_add_12_OUT<14>
    SLICE_X18Y48.COUT    Topcyd                0.281   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_lutdi7
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o_cy<7>
    SLICE_X18Y49.CIN     net (fanout=16)       0.003   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_10_o
    SLICE_X18Y49.AMUX    Tcina                 0.194   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<1>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_B71_cy
    SLICE_X16Y47.B4      net (fanout=1)        0.667   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_A_rs_B<1>
    SLICE_X16Y47.BMUX    Tilo                  0.261   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs1
    SLICE_X16Y47.C2      net (fanout=2)        1.244   U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs1
    SLICE_X16Y47.DQ      Tad_logic             0.844   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_lut<0>2
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_13_OUT_rs_cy<0>_2
                                                       U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>_rt
    SLICE_X16Y51.D4      net (fanout=1)        0.778   U5/read_addr_s[14]_GND_38_o_mux_13_OUT<3>
    SLICE_X16Y51.CLK     Tas                   0.289   U5/read_addr_s<3>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_18_OUT91
                                                       U5/read_addr_s_3
    -------------------------------------------------  ---------------------------
    Total                                      7.756ns (3.000ns logic, 4.756ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "U1/clkout0" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------

Paths for end point U3/Sub_State_FSM_FFd3 (SLICE_X18Y50.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/Sub_State_FSM_FFd3 (FF)
  Destination:          U3/Sub_State_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_dac_o_OBUF rising at 10.000ns
  Destination Clock:    CLK_dac_o_OBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/Sub_State_FSM_FFd3 to U3/Sub_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.CQ      Tcko                  0.200   U3/Sub_State_FSM_FFd3
                                                       U3/Sub_State_FSM_FFd3
    SLICE_X18Y50.CX      net (fanout=15)       0.116   U3/Sub_State_FSM_FFd3
    SLICE_X18Y50.CLK     Tckdi       (-Th)    -0.106   U3/Sub_State_FSM_FFd3
                                                       U3/Sub_State_FSM_FFd3-In4
                                                       U3/Sub_State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.306ns logic, 0.116ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y24.WEA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/mem_wr_ack_s (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.077 - 0.071)
  Source Clock:         CLK_dac_o_OBUF rising at 10.000ns
  Destination Clock:    CLK_dac_o_OBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/mem_wr_ack_s to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y51.BQ      Tcko                  0.198   U5/mem_wr_ack_s
                                                       U5/mem_wr_ack_s
    RAMB16_X1Y24.WEA1    net (fanout=91)       0.284   U5/mem_wr_ack_s
    RAMB16_X1Y24.CLKA    Trckc_WEA   (-Th)     0.053   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.145ns logic, 0.284ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y24.WEA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/mem_wr_ack_s (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.077 - 0.071)
  Source Clock:         CLK_dac_o_OBUF rising at 10.000ns
  Destination Clock:    CLK_dac_o_OBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/mem_wr_ack_s to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y51.BQ      Tcko                  0.198   U5/mem_wr_ack_s
                                                       U5/mem_wr_ack_s
    RAMB16_X1Y24.WEA2    net (fanout=91)       0.284   U5/mem_wr_ack_s
    RAMB16_X1Y24.CLKA    Trckc_WEA   (-Th)     0.053   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.145ns logic, 0.284ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "U1/clkout0" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: CLK_dac_o_OBUF
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: CLK_dac_o_OBUF
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: CLK_dac_o_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "DEBUG_o<3>" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "DEBUG_o<2>" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "CLK_dac_o" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for U1/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|U1/clkin1                      |     10.000ns|      3.334ns|      8.032ns|            0|            0|            0|       231656|
| U1/clkout1                    |     10.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| U1/clkout0                    |     10.000ns|      8.032ns|          N/A|            0|            0|       231656|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_i          |    8.032|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 231656 paths, 0 nets, and 2362 connections

Design statistics:
   Minimum period:   8.032ns{1}   (Maximum frequency: 124.502MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 21 19:01:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



