$date
	Sat Oct 22 19:46:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#615640
b1011 !
1"
#615642
b1011 &
b1011 %
1$
#615643
0"
#615646
b100010 &
b100010 %
#615650
b10001 &
b10001 %
#615654
b110100 &
b110100 %
#615658
b11010 &
b11010 %
#615662
b1101 &
b1101 %
#615666
b101000 &
b101000 %
#615670
b10100 &
b10100 %
#615674
b1010 &
b1010 %
#615678
b101 &
b101 %
#615682
b10000 &
b10000 %
#615686
b1000 &
b1000 %
#615690
b100 &
b100 %
#615694
b10 &
b10 %
#615698
b1 &
b1 %
1#
#615702
b0 &
0#
b0 %
0$
#1574992
b100 !
1"
#1574994
b100 &
b100 %
1$
#1574995
0"
#1574998
b10 &
b10 %
#1575002
b1 &
b1 %
1#
#1575006
b0 &
0#
b0 %
0$
#2648499
b11 !
1"
#2648502
b11 &
b11 %
1$
#2648503
0"
#2648506
b1010 &
b1010 %
#2648510
b101 &
b101 %
#2648514
b10000 &
b10000 %
#2648518
b1000 &
b1000 %
#2648522
b100 &
b100 %
#2648526
b10 &
b10 %
#2648530
b1 &
b1 %
1#
#2648534
b0 &
0#
b0 %
0$
#4500012
