{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 17:47:22 2014 " "Info: Processing started: Thu Feb 13 17:47:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g23_lab2 -c g23_lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g23_lab2 -c g23_lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "g23_binary_to_BCD.vhd" "" { Text "P:/Apps/digital-system-design/lab2/g23_binary_to_BCD.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg5 bin\[5\] clock 3.509 ns memory " "Info: tsu for memory \"lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg5\" (data pin = \"bin\[5\]\", clock pin = \"clock\") is 3.509 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.802 ns + Longest pin memory " "Info: + Longest pin to memory delay is 5.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns bin\[5\] 1 PIN PIN_H11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H11; Fanout = 1; PIN Node = 'bin\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin[5] } "NODE_NAME" } } { "g23_binary_to_BCD.vhd" "" { Text "P:/Apps/digital-system-design/lab2/g23_binary_to_BCD.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.864 ns) + CELL(0.131 ns) 5.802 ns lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg5 2 MEM M512_X16_Y1 8 " "Info: 2: + IC(4.864 ns) + CELL(0.131 ns) = 5.802 ns; Loc. = M512_X16_Y1; Fanout = 8; MEM Node = 'lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.995 ns" { bin[5] lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_5311.tdf" "" { Text "P:/Apps/digital-system-design/lab2/db/altsyncram_5311.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.938 ns ( 16.17 % ) " "Info: Total cell delay = 0.938 ns ( 16.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.864 ns ( 83.83 % ) " "Info: Total interconnect delay = 4.864 ns ( 83.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.802 ns" { bin[5] lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.802 ns" { bin[5] {} bin[5]~combout {} lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 4.864ns } { 0.000ns 0.807ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_5311.tdf" "" { Text "P:/Apps/digital-system-design/lab2/db/altsyncram_5311.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.315 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_binary_to_BCD.vhd" "" { Text "P:/Apps/digital-system-design/lab2/g23_binary_to_BCD.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_binary_to_BCD.vhd" "" { Text "P:/Apps/digital-system-design/lab2/g23_binary_to_BCD.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.458 ns) 2.315 ns lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg5 3 MEM M512_X16_Y1 8 " "Info: 3: + IC(0.660 ns) + CELL(0.458 ns) = 2.315 ns; Loc. = M512_X16_Y1; Fanout = 8; MEM Node = 'lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.118 ns" { clock~clkctrl lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_5311.tdf" "" { Text "P:/Apps/digital-system-design/lab2/db/altsyncram_5311.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.67 % ) " "Info: Total cell delay = 1.312 ns ( 56.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 43.33 % ) " "Info: Total interconnect delay = 1.003 ns ( 43.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.315 ns" { clock clock~clkctrl lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.315 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.802 ns" { bin[5] lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.802 ns" { bin[5] {} bin[5]~combout {} lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 4.864ns } { 0.000ns 0.807ns 0.131ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.315 ns" { clock clock~clkctrl lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.315 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock BCD\[3\] lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg0 8.725 ns memory " "Info: tco from clock \"clock\" to destination pin \"BCD\[3\]\" through memory \"lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg0\" is 8.725 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.315 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_binary_to_BCD.vhd" "" { Text "P:/Apps/digital-system-design/lab2/g23_binary_to_BCD.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_binary_to_BCD.vhd" "" { Text "P:/Apps/digital-system-design/lab2/g23_binary_to_BCD.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.458 ns) 2.315 ns lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M512_X16_Y1 8 " "Info: 3: + IC(0.660 ns) + CELL(0.458 ns) = 2.315 ns; Loc. = M512_X16_Y1; Fanout = 8; MEM Node = 'lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.118 ns" { clock~clkctrl lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_5311.tdf" "" { Text "P:/Apps/digital-system-design/lab2/db/altsyncram_5311.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.67 % ) " "Info: Total cell delay = 1.312 ns ( 56.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 43.33 % ) " "Info: Total interconnect delay = 1.003 ns ( 43.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.315 ns" { clock clock~clkctrl lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.315 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_5311.tdf" "" { Text "P:/Apps/digital-system-design/lab2/db/altsyncram_5311.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.270 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M512_X16_Y1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X16_Y1; Fanout = 8; MEM Node = 'lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_5311.tdf" "" { Text "P:/Apps/digital-system-design/lab2/db/altsyncram_5311.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|q_a\[3\] 2 MEM M512_X16_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M512_X16_Y1; Fanout = 1; MEM Node = 'lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.793 ns" { lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_5311.tdf" "" { Text "P:/Apps/digital-system-design/lab2/db/altsyncram_5311.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.545 ns) + CELL(1.932 ns) 6.270 ns BCD\[3\] 3 PIN PIN_G13 0 " "Info: 3: + IC(2.545 ns) + CELL(1.932 ns) = 6.270 ns; Loc. = PIN_G13; Fanout = 0; PIN Node = 'BCD\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.477 ns" { lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|q_a[3] BCD[3] } "NODE_NAME" } } { "g23_binary_to_BCD.vhd" "" { Text "P:/Apps/digital-system-design/lab2/g23_binary_to_BCD.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.725 ns ( 59.41 % ) " "Info: Total cell delay = 3.725 ns ( 59.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.545 ns ( 40.59 % ) " "Info: Total interconnect delay = 2.545 ns ( 40.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.270 ns" { lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|q_a[3] BCD[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.270 ns" { lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|q_a[3] {} BCD[3] {} } { 0.000ns 0.000ns 2.545ns } { 0.000ns 1.793ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.315 ns" { clock clock~clkctrl lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.315 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.270 ns" { lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|q_a[3] BCD[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.270 ns" { lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|q_a[3] {} BCD[3] {} } { 0.000ns 0.000ns 2.545ns } { 0.000ns 1.793ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg0 bin\[0\] clock -2.772 ns memory " "Info: th for memory \"lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"bin\[0\]\", clock pin = \"clock\") is -2.772 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.315 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_binary_to_BCD.vhd" "" { Text "P:/Apps/digital-system-design/lab2/g23_binary_to_BCD.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_binary_to_BCD.vhd" "" { Text "P:/Apps/digital-system-design/lab2/g23_binary_to_BCD.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.458 ns) 2.315 ns lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M512_X16_Y1 8 " "Info: 3: + IC(0.660 ns) + CELL(0.458 ns) = 2.315 ns; Loc. = M512_X16_Y1; Fanout = 8; MEM Node = 'lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.118 ns" { clock~clkctrl lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_5311.tdf" "" { Text "P:/Apps/digital-system-design/lab2/db/altsyncram_5311.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.67 % ) " "Info: Total cell delay = 1.312 ns ( 56.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 43.33 % ) " "Info: Total interconnect delay = 1.003 ns ( 43.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.315 ns" { clock clock~clkctrl lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.315 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_5311.tdf" "" { Text "P:/Apps/digital-system-design/lab2/db/altsyncram_5311.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.290 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns bin\[0\] 1 PIN PIN_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 1; PIN Node = 'bin\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin[0] } "NODE_NAME" } } { "g23_binary_to_BCD.vhd" "" { Text "P:/Apps/digital-system-design/lab2/g23_binary_to_BCD.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.322 ns) + CELL(0.131 ns) 5.290 ns lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M512_X16_Y1 8 " "Info: 2: + IC(4.322 ns) + CELL(0.131 ns) = 5.290 ns; Loc. = M512_X16_Y1; Fanout = 8; MEM Node = 'lpm_rom:b2BCD_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_5311:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.453 ns" { bin[0] lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_5311.tdf" "" { Text "P:/Apps/digital-system-design/lab2/db/altsyncram_5311.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.968 ns ( 18.30 % ) " "Info: Total cell delay = 0.968 ns ( 18.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.322 ns ( 81.70 % ) " "Info: Total interconnect delay = 4.322 ns ( 81.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.290 ns" { bin[0] lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.290 ns" { bin[0] {} bin[0]~combout {} lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 4.322ns } { 0.000ns 0.837ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.315 ns" { clock clock~clkctrl lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.315 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.290 ns" { bin[0] lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.290 ns" { bin[0] {} bin[0]~combout {} lpm_rom:b2BCD_table|altrom:srom|altsyncram:rom_block|altsyncram_5311:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 4.322ns } { 0.000ns 0.837ns 0.131ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 17:47:22 2014 " "Info: Processing ended: Thu Feb 13 17:47:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
