set_min_delay 10 -rise -fall -from clk2 -rise_from core_clock -through pin1 -ignore_clock_latency -probe -reset_path
