// Seed: 1622247971
module module_0;
  wire id_1;
  module_4();
endmodule
module module_1;
  wire id_1;
  genvar id_2;
  module_0();
  supply1 id_3 = 1;
endmodule
module module_2 (
    input  wand  id_0,
    input  uwire id_1,
    input  wire  id_2,
    output wand  id_3
);
  assign id_3 = -id_2 * 1'b0;
  module_0();
  wire id_5, id_6;
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  module_0();
  assign id_1[1] = id_2;
endmodule
module module_0;
  assign id_1 = module_4;
endmodule
