{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480367383274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480367383274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 16:09:42 2016 " "Processing started: Mon Nov 28 16:09:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480367383274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367383274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367383274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480367383618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480367383618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 5 5 " "Found 5 design units, including 5 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393037 ""} { "Info" "ISGN_ENTITY_NAME" "2 position_counter " "Found entity 2: position_counter" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393037 ""} { "Info" "ISGN_ENTITY_NAME" "3 characterData " "Found entity 3: characterData" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393037 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift8bitena " "Found entity 4: shift8bitena" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393037 ""} { "Info" "ISGN_ENTITY_NAME" "5 mapping " "Found entity 5: mapping" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 0 0 " "Found 0 design units, including 0 entities, in source file processor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/img_index.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_splitter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_splitter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_splitter_tb " "Found entity 1: instruction_splitter_tb" {  } { { "instruction_splitter_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/instruction_splitter_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_tb " "Found entity 1: sign_extender_tb" {  } { { "sign_extender_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/sign_extender_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_addresser_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jump_addresser_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump_addresser_tb " "Found entity 1: jump_addresser_tb" {  } { { "jump_addresser_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/jump_addresser_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode_aluop_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file encode_aluop_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode_aluop_tb " "Found entity 1: encode_aluop_tb" {  } { { "encode_aluop_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/encode_aluop_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_pipeline_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_pipeline_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_pipeline_tb " "Found entity 1: processor_pipeline_tb" {  } { { "processor_pipeline_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_pipeline_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall_logic_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file stall_logic_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 stall_logic_tb " "Found entity 1: stall_logic_tb" {  } { { "stall_logic_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/stall_logic_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flush_logic_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file flush_logic_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 flush_logic_tb " "Found entity 1: flush_logic_tb" {  } { { "flush_logic_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/flush_logic_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_pipeline_stall_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_pipeline_stall_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_pipeline_stall_tb " "Found entity 1: processor_pipeline_stall_tb" {  } { { "processor_pipeline_stall_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_pipeline_stall_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_mem_tb " "Found entity 1: bypass_mem_tb" {  } { { "bypass_mem_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/bypass_mem_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass_wb_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass_wb_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_wb_tb " "Found entity 1: bypass_wb_tb" {  } { { "bypass_wb_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/bypass_wb_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ternary_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ternary_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ternary_tb " "Found entity 1: ternary_tb" {  } { { "ternary_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/ternary_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statusreg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file statusreg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 statusReg_tb " "Found entity 1: statusReg_tb" {  } { { "statusReg_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/statusReg_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_zero_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file check_zero_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_zero_tb " "Found entity 1: check_zero_tb" {  } { { "check_zero_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/check_zero_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_counter_tb " "Found entity 1: fsm_counter_tb" {  } { { "fsm_counter_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/fsm_counter_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_tb " "Found entity 1: multdiv_tb" {  } { { "multdiv_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/multdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_as577.v 0 0 " "Found 0 design units, including 0 entities, in source file processor_as577.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift8bitena_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift8bitena_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift8bitena_tb " "Found entity 1: shift8bitena_tb" {  } { { "shift8bitena_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/shift8bitena_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "characterdata_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file characterdata_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 characterData_tb " "Found entity 1: characterData_tb" {  } { { "characterData_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/characterData_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_fill_characters_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_fill_characters_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_fill_characters_tb " "Found entity 1: keyboard_fill_characters_tb" {  } { { "keyboard_fill_characters_tb.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/keyboard_fill_characters_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393084 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_as577_svga.v(792) " "Verilog HDL warning at processor_as577_svga.v(792): extended using \"x\" or \"z\"" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 792 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1480367393084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G0 g0 processor_as577_svga.v(949) " "Verilog HDL Declaration information at processor_as577_svga.v(949): object \"G0\" differs only in case from object \"g0\" in the same scope" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 949 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480367393084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P0 p0 processor_as577_svga.v(949) " "Verilog HDL Declaration information at processor_as577_svga.v(949): object \"P0\" differs only in case from object \"p0\" in the same scope" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 949 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480367393084 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_as577_svga.v(1409) " "Verilog HDL warning at processor_as577_svga.v(1409): extended using \"x\" or \"z\"" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1409 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1480367393084 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_as577_svga.v(1454) " "Verilog HDL warning at processor_as577_svga.v(1454): extended using \"x\" or \"z\"" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1454 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1480367393084 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_as577_svga.v(1552) " "Verilog HDL warning at processor_as577_svga.v(1552): extended using \"x\" or \"z\"" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1552 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1480367393084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G0 g0 processor_as577_svga.v(1709) " "Verilog HDL Declaration information at processor_as577_svga.v(1709): object \"G0\" differs only in case from object \"g0\" in the same scope" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1709 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480367393084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P0 p0 processor_as577_svga.v(1709) " "Verilog HDL Declaration information at processor_as577_svga.v(1709): object \"P0\" differs only in case from object \"p0\" in the same scope" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1709 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480367393084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_as577_svga.v 62 62 " "Found 62 design units, including 62 entities, in source file processor_as577_svga.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "2 bypass_ex " "Found entity 2: bypass_ex" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "3 bypass_mem " "Found entity 3: bypass_mem" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "4 flush_logic " "Found entity 4: flush_logic" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "5 is_not_zero " "Found entity 5: is_not_zero" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 382 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "6 stall_logic " "Found entity 6: stall_logic" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 391 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "7 equals_4bit " "Found entity 7: equals_4bit" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "8 stage_IF_ID " "Found entity 8: stage_IF_ID" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "9 stage_ID_EX " "Found entity 9: stage_ID_EX" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "10 stage_EX_MEM " "Found entity 10: stage_EX_MEM" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "11 stage_MEM_WB " "Found entity 11: stage_MEM_WB" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "12 assign_status " "Found entity 12: assign_status" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "13 jb_PC " "Found entity 13: jb_PC" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "14 is_zero27bits " "Found entity 14: is_zero27bits" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "15 assign_reg_write " "Found entity 15: assign_reg_write" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "16 assign_alu_operands " "Found entity 16: assign_alu_operands" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 564 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "17 assign_registers " "Found entity 17: assign_registers" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "18 control " "Found entity 18: control" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "19 opcode_decode " "Found entity 19: opcode_decode" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 633 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "20 encode_ALUop " "Found entity 20: encode_ALUop" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "21 jump_addresser " "Found entity 21: jump_addresser" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 693 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "22 sign_extender " "Found entity 22: sign_extender" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "23 instruction_splitter " "Found entity 23: instruction_splitter" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "24 as577_alu " "Found entity 24: as577_alu" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 755 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "25 tristate " "Found entity 25: tristate" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "26 decoder " "Found entity 26: decoder" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "27 cla " "Found entity 27: cla" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "28 lt " "Found entity 28: lt" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "29 ovf " "Found entity 29: ovf" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 921 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "30 cla8 " "Found entity 30: cla8" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "31 shift1bit " "Found entity 31: shift1bit" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "32 shift2bit " "Found entity 32: shift2bit" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1097 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "33 shift4bit " "Found entity 33: shift4bit" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "34 shift8bit " "Found entity 34: shift8bit" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "35 shift16bit " "Found entity 35: shift16bit" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "36 shiftXbits " "Found entity 36: shiftXbits" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "37 mux4_5bit " "Found entity 37: mux4_5bit" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "38 mux4_32bit " "Found entity 38: mux4_32bit" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "39 regfile_as577 " "Found entity 39: regfile_as577" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "40 register " "Found entity 40: register" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "41 register27 " "Found entity 41: register27" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "42 register8 " "Found entity 42: register8" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "43 register5 " "Found entity 43: register5" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "44 multdiv_as577 " "Found entity 44: multdiv_as577" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "45 div " "Found entity 45: div" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "46 negate " "Found entity 46: negate" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1462 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "47 checkDivisionException " "Found entity 47: checkDivisionException" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "48 division_cycle " "Found entity 48: division_cycle" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1478 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "49 booth_mult " "Found entity 49: booth_mult" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "50 checkMultException " "Found entity 50: checkMultException" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "51 isCountZerobit6 " "Found entity 51: isCountZerobit6" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1589 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "52 isCount31bit6 " "Found entity 52: isCount31bit6" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "53 mux65 " "Found entity 53: mux65" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "54 mux32 " "Found entity 54: mux32" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "55 boothCycle " "Found entity 55: boothCycle" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "56 cla_mul " "Found entity 56: cla_mul" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "57 cla8simple " "Found entity 57: cla8simple" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "58 up_counter " "Found entity 58: up_counter" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1809 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "59 register65 " "Found entity 59: register65" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "60 register32 " "Found entity 60: register32" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "61 dffeveri " "Found entity 61: dffeveri" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""} { "Info" "ISGN_ENTITY_NAME" "62 shift1bit65 " "Found entity 62: shift1bit65" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1921 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgamem.v 1 1 " "Found 1 design units, including 1 entities, in source file vgamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgamem " "Found entity 1: vgamem" {  } { { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(50) " "Verilog HDL Implicit Net warning at skeleton.v(50): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock2 skeleton.v(51) " "Verilog HDL Implicit Net warning at skeleton.v(51): created implicit net for \"inclock2\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock3 skeleton.v(52) " "Verilog HDL Implicit Net warning at skeleton.v(52): created implicit net for \"inclock3\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock4 skeleton.v(53) " "Verilog HDL Implicit Net warning at skeleton.v(53): created implicit net for \"inclock4\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock5 skeleton.v(54) " "Verilog HDL Implicit Net warning at skeleton.v(54): created implicit net for \"inclock5\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock6 skeleton.v(55) " "Verilog HDL Implicit Net warning at skeleton.v(55): created implicit net for \"inclock6\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock7 skeleton.v(56) " "Verilog HDL Implicit Net warning at skeleton.v(56): created implicit net for \"inclock7\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock8 skeleton.v(57) " "Verilog HDL Implicit Net warning at skeleton.v(57): created implicit net for \"inclock8\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock9 skeleton.v(58) " "Verilog HDL Implicit Net warning at skeleton.v(58): created implicit net for \"inclock9\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock10 skeleton.v(59) " "Verilog HDL Implicit Net warning at skeleton.v(59): created implicit net for \"inclock10\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock11 skeleton.v(60) " "Verilog HDL Implicit Net warning at skeleton.v(60): created implicit net for \"inclock11\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(135) " "Verilog HDL Implicit Net warning at skeleton.v(135): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(136) " "Verilog HDL Implicit Net warning at skeleton.v(136): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(136) " "Verilog HDL Implicit Net warning at skeleton.v(136): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andi processor_as577_svga.v(404) " "Verilog HDL Implicit Net warning at processor_as577_svga.v(404): created implicit net for \"andi\"" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 404 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ori processor_as577_svga.v(405) " "Verilog HDL Implicit Net warning at processor_as577_svga.v(405): created implicit net for \"ori\"" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 405 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_carryout processor_as577_svga.v(890) " "Verilog HDL Implicit Net warning at processor_as577_svga.v(890): created implicit net for \"data_carryout\"" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 890 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_resetn processor_as577_svga.v(1268) " "Verilog HDL Implicit Net warning at processor_as577_svga.v(1268): created implicit net for \"ctrl_resetn\"" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1268 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_resetn processor_as577_svga.v(1288) " "Verilog HDL Implicit Net warning at processor_as577_svga.v(1288): created implicit net for \"ctrl_resetn\"" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1288 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_resetn processor_as577_svga.v(1308) " "Verilog HDL Implicit Net warning at processor_as577_svga.v(1308): created implicit net for \"ctrl_resetn\"" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1308 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_resetn processor_as577_svga.v(1329) " "Verilog HDL Implicit Net warning at processor_as577_svga.v(1329): created implicit net for \"ctrl_resetn\"" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1329 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480367393209 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_pressed skeleton.v(96) " "Verilog HDL or VHDL warning at skeleton.v(96): object \"key_pressed\" assigned a value but never read" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393209 "|skeleton"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_data_4 skeleton.v(105) " "Verilog HDL or VHDL warning at skeleton.v(105): object \"ps2_data_4\" assigned a value but never read" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393209 "|skeleton"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger_4 skeleton.v(108) " "Verilog HDL or VHDL warning at skeleton.v(108): object \"trigger_4\" assigned a value but never read" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393209 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(21) " "Output port \"VGA_SYNC\" at skeleton.v(21) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480367393209 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div0 " "Elaborating entity \"pll\" for hierarchy \"pll:div0\"" {  } { { "skeleton.v" "div0" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div0\|altpll:altpll_component " "Instantiated megafunction \"pll:div0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393258 ""}  } { { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480367393258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_counter position_counter:pos_count " "Elaborating entity \"position_counter\" for hierarchy \"position_counter:pos_count\"" {  } { { "skeleton.v" "pos_count" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 2 skeleton.v(168) " "Verilog HDL assignment warning at skeleton.v(168): truncated value with size 6 to match size of target (2)" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480367393447 "|skeleton|position_counter:pos_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:myprocessor " "Elaborating entity \"processor\" for hierarchy \"processor:myprocessor\"" {  } { { "skeleton.v" "myprocessor" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393447 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg0 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg0\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg1\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg2 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg2\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg3 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg3\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg4 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg4\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg5 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg5\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg6 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg6\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg7 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg7\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg8 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg8\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg9 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg9\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg10 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg10\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg11 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg11\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg12 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg12\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg13 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg13\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg14 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg14\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg15 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg15\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg16 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg16\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg17 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg17\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg18 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg18\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg19 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg19\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg20 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg20\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg21 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg21\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg22 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg22\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg23 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg23\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg24 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg24\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg25 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg25\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg26 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg26\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg27 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg27\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg28 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg28\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg29 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg29\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg30 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg30\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg31 processor_as577_svga.v(81) " "Verilog HDL or VHDL warning at processor_as577_svga.v(81): object \"reg31\" assigned a value but never read" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:myprocessor\|register:pc " "Elaborating entity \"register\" for hierarchy \"processor:myprocessor\|register:pc\"" {  } { { "processor_as577_svga.v" "pc" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla processor:myprocessor\|cla:add1 " "Elaborating entity \"cla\" for hierarchy \"processor:myprocessor\|cla:add1\"" {  } { { "processor_as577_svga.v" "add1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor_as577_svga.v(893) " "Verilog HDL assignment warning at processor_as577_svga.v(893): truncated value with size 32 to match size of target (1)" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 "|skeleton|processor:myprocessor|cla:add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla8 processor:myprocessor\|cla:add1\|cla8:adder0 " "Elaborating entity \"cla8\" for hierarchy \"processor:myprocessor\|cla:add1\|cla8:adder0\"" {  } { { "processor_as577_svga.v" "adder0" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ovf processor:myprocessor\|cla:add1\|ovf:ovf1 " "Elaborating entity \"ovf\" for hierarchy \"processor:myprocessor\|cla:add1\|ovf:ovf1\"" {  } { { "processor_as577_svga.v" "ovf1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lt processor:myprocessor\|cla:add1\|lt:lt1 " "Elaborating entity \"lt\" for hierarchy \"processor:myprocessor\|cla:add1\|lt:lt1\"" {  } { { "processor_as577_svga.v" "lt1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:myprocessor\|imem:myimem " "Elaborating entity \"imem\" for hierarchy \"processor:myprocessor\|imem:myimem\"" {  } { { "processor_as577_svga.v" "myimem" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393494 ""}  } { { "imem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480367393494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2m81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2m81 " "Found entity 1: altsyncram_2m81" {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_2m81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2m81 processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated " "Elaborating entity \"altsyncram_2m81\" for hierarchy \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393541 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken0 " "Variable or input pin \"clocken0\" is defined but never used." {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_2m81.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.v" 84 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 39 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1480367393541 "|skeleton|processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated"}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4075 4096 0 1 1 " "4075 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "21 4095 " "Addresses ranging from 21 to 4095 are not initialized" {  } { { "C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.mif" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1480367393557 ""}  } { { "C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.mif" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/imem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1480367393557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_IF_ID processor:myprocessor\|stage_IF_ID:if_id " "Elaborating entity \"stage_IF_ID\" for hierarchy \"processor:myprocessor\|stage_IF_ID:if_id\"" {  } { { "processor_as577_svga.v" "if_id" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_splitter processor:myprocessor\|instruction_splitter:split_id " "Elaborating entity \"instruction_splitter\" for hierarchy \"processor:myprocessor\|instruction_splitter:split_id\"" {  } { { "processor_as577_svga.v" "split_id" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control processor:myprocessor\|control:ctrl_id " "Elaborating entity \"control\" for hierarchy \"processor:myprocessor\|control:ctrl_id\"" {  } { { "processor_as577_svga.v" "ctrl_id" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_decode processor:myprocessor\|control:ctrl_id\|opcode_decode:dec " "Elaborating entity \"opcode_decode\" for hierarchy \"processor:myprocessor\|control:ctrl_id\|opcode_decode:dec\"" {  } { { "processor_as577_svga.v" "dec" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode_ALUop processor:myprocessor\|control:ctrl_id\|encode_ALUop:enc " "Elaborating entity \"encode_ALUop\" for hierarchy \"processor:myprocessor\|control:ctrl_id\|encode_ALUop:enc\"" {  } { { "processor_as577_svga.v" "enc" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_5bit processor:myprocessor\|control:ctrl_id\|encode_ALUop:enc\|mux4_5bit:mx " "Elaborating entity \"mux4_5bit\" for hierarchy \"processor:myprocessor\|control:ctrl_id\|encode_ALUop:enc\|mux4_5bit:mx\"" {  } { { "processor_as577_svga.v" "mx" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender processor:myprocessor\|sign_extender:sx_id " "Elaborating entity \"sign_extender\" for hierarchy \"processor:myprocessor\|sign_extender:sx_id\"" {  } { { "processor_as577_svga.v" "sx_id" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_registers processor:myprocessor\|assign_registers:asgn2 " "Elaborating entity \"assign_registers\" for hierarchy \"processor:myprocessor\|assign_registers:asgn2\"" {  } { { "processor_as577_svga.v" "asgn2" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_as577 processor:myprocessor\|regfile_as577:rgfile " "Elaborating entity \"regfile_as577\" for hierarchy \"processor:myprocessor\|regfile_as577:rgfile\"" {  } { { "processor_as577_svga.v" "rgfile" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder processor:myprocessor\|regfile_as577:rgfile\|decoder:dc1 " "Elaborating entity \"decoder\" for hierarchy \"processor:myprocessor\|regfile_as577:rgfile\|decoder:dc1\"" {  } { { "processor_as577_svga.v" "dc1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate processor:myprocessor\|regfile_as577:rgfile\|tristate:loop1\[0\].tsA " "Elaborating entity \"tristate\" for hierarchy \"processor:myprocessor\|regfile_as577:rgfile\|tristate:loop1\[0\].tsA\"" {  } { { "processor_as577_svga.v" "loop1\[0\].tsA" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_ID_EX processor:myprocessor\|stage_ID_EX:id_ex " "Elaborating entity \"stage_ID_EX\" for hierarchy \"processor:myprocessor\|stage_ID_EX:id_ex\"" {  } { { "processor_as577_svga.v" "id_ex" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass_ex processor:myprocessor\|bypass_ex:bx " "Elaborating entity \"bypass_ex\" for hierarchy \"processor:myprocessor\|bypass_ex:bx\"" {  } { { "processor_as577_svga.v" "bx" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equals_4bit processor:myprocessor\|bypass_ex:bx\|equals_4bit:eq0 " "Elaborating entity \"equals_4bit\" for hierarchy \"processor:myprocessor\|bypass_ex:bx\|equals_4bit:eq0\"" {  } { { "processor_as577_svga.v" "eq0" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_addresser processor:myprocessor\|jump_addresser:ja " "Elaborating entity \"jump_addresser\" for hierarchy \"processor:myprocessor\|jump_addresser:ja\"" {  } { { "processor_as577_svga.v" "ja" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_32bit processor:myprocessor\|mux4_32bit:mx_bypassA " "Elaborating entity \"mux4_32bit\" for hierarchy \"processor:myprocessor\|mux4_32bit:mx_bypassA\"" {  } { { "processor_as577_svga.v" "mx_bypassA" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_alu_operands processor:myprocessor\|assign_alu_operands:asgn0 " "Elaborating entity \"assign_alu_operands\" for hierarchy \"processor:myprocessor\|assign_alu_operands:asgn0\"" {  } { { "processor_as577_svga.v" "asgn0" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "as577_alu processor:myprocessor\|as577_alu:alu " "Elaborating entity \"as577_alu\" for hierarchy \"processor:myprocessor\|as577_alu:alu\"" {  } { { "processor_as577_svga.v" "alu" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftXbits processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb " "Elaborating entity \"shiftXbits\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\"" {  } { { "processor_as577_svga.v" "sxb" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1bit processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift1bit:sh1 " "Elaborating entity \"shift1bit\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift1bit:sh1\"" {  } { { "processor_as577_svga.v" "sh1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2bit processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift2bit:sh2 " "Elaborating entity \"shift2bit\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift2bit:sh2\"" {  } { { "processor_as577_svga.v" "sh2" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift4bit processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift4bit:sh3 " "Elaborating entity \"shift4bit\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift4bit:sh3\"" {  } { { "processor_as577_svga.v" "sh3" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift8bit processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift8bit:sh4 " "Elaborating entity \"shift8bit\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift8bit:sh4\"" {  } { { "processor_as577_svga.v" "sh4" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift16bit processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift16bit:sh5 " "Elaborating entity \"shift16bit\" for hierarchy \"processor:myprocessor\|as577_alu:alu\|shiftXbits:sxb\|shift16bit:sh5\"" {  } { { "processor_as577_svga.v" "sh5" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv_as577 processor:myprocessor\|multdiv_as577:multdiv " "Elaborating entity \"multdiv_as577\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\"" {  } { { "processor_as577_svga.v" "multdiv" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter processor:myprocessor\|multdiv_as577:multdiv\|up_counter:counter " "Elaborating entity \"up_counter\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|up_counter:counter\"" {  } { { "processor_as577_svga.v" "counter" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffeveri processor:myprocessor\|multdiv_as577:multdiv\|dffeveri:dffe1 " "Elaborating entity \"dffeveri\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|dffeveri:dffe1\"" {  } { { "processor_as577_svga.v" "dffe1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 processor:myprocessor\|multdiv_as577:multdiv\|register32:rg2 " "Elaborating entity \"register32\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|register32:rg2\"" {  } { { "processor_as577_svga.v" "rg2" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_mult processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm " "Elaborating entity \"booth_mult\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\"" {  } { { "processor_as577_svga.v" "bm" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boothCycle processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1 " "Elaborating entity \"boothCycle\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\"" {  } { { "processor_as577_svga.v" "bc1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_mul processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|cla_mul:addSub " "Elaborating entity \"cla_mul\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|cla_mul:addSub\"" {  } { { "processor_as577_svga.v" "addSub" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla8simple processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|cla_mul:addSub\|cla8simple:adder0 " "Elaborating entity \"cla8simple\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|cla_mul:addSub\|cla8simple:adder0\"" {  } { { "processor_as577_svga.v" "adder0" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1bit65 processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|shift1bit65:sh " "Elaborating entity \"shift1bit65\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|boothCycle:bc1\|shift1bit65:sh\"" {  } { { "processor_as577_svga.v" "sh" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isCountZerobit6 processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|isCountZerobit6:icz " "Elaborating entity \"isCountZerobit6\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|isCountZerobit6:icz\"" {  } { { "processor_as577_svga.v" "icz" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux65 processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|mux65:mx " "Elaborating entity \"mux65\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|mux65:mx\"" {  } { { "processor_as577_svga.v" "mx" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register65 processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|register65:rg " "Elaborating entity \"register65\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|register65:rg\"" {  } { { "processor_as577_svga.v" "rg" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isCount31bit6 processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|isCount31bit6:ic31 " "Elaborating entity \"isCount31bit6\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|isCount31bit6:ic31\"" {  } { { "processor_as577_svga.v" "ic31" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkMultException processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|checkMultException:cme " "Elaborating entity \"checkMultException\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|checkMultException:cme\"" {  } { { "processor_as577_svga.v" "cme" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate processor:myprocessor\|multdiv_as577:multdiv\|negate:n1 " "Elaborating entity \"negate\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|negate:n1\"" {  } { { "processor_as577_svga.v" "n1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div processor:myprocessor\|multdiv_as577:multdiv\|div:d " "Elaborating entity \"div\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\"" {  } { { "processor_as577_svga.v" "d" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 processor:myprocessor\|multdiv_as577:multdiv\|div:d\|mux32:mx1 " "Elaborating entity \"mux32\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|mux32:mx1\"" {  } { { "processor_as577_svga.v" "mx1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division_cycle processor:myprocessor\|multdiv_as577:multdiv\|div:d\|division_cycle:dc " "Elaborating entity \"division_cycle\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|division_cycle:dc\"" {  } { { "processor_as577_svga.v" "dc" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkDivisionException processor:myprocessor\|multdiv_as577:multdiv\|div:d\|checkDivisionException:cde " "Elaborating entity \"checkDivisionException\" for hierarchy \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|checkDivisionException:cde\"" {  } { { "processor_as577_svga.v" "cde" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_status processor:myprocessor\|assign_status:asgn_sts " "Elaborating entity \"assign_status\" for hierarchy \"processor:myprocessor\|assign_status:asgn_sts\"" {  } { { "processor_as577_svga.v" "asgn_sts" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register27 processor:myprocessor\|register27:rg_sts " "Elaborating entity \"register27\" for hierarchy \"processor:myprocessor\|register27:rg_sts\"" {  } { { "processor_as577_svga.v" "rg_sts" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_not_zero processor:myprocessor\|is_not_zero:inz " "Elaborating entity \"is_not_zero\" for hierarchy \"processor:myprocessor\|is_not_zero:inz\"" {  } { { "processor_as577_svga.v" "inz" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stall_logic processor:myprocessor\|stall_logic:sl " "Elaborating entity \"stall_logic\" for hierarchy \"processor:myprocessor\|stall_logic:sl\"" {  } { { "processor_as577_svga.v" "sl" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flush_logic processor:myprocessor\|flush_logic:fl " "Elaborating entity \"flush_logic\" for hierarchy \"processor:myprocessor\|flush_logic:fl\"" {  } { { "processor_as577_svga.v" "fl" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jb_PC processor:myprocessor\|jb_PC:jb " "Elaborating entity \"jb_PC\" for hierarchy \"processor:myprocessor\|jb_PC:jb\"" {  } { { "processor_as577_svga.v" "jb" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_zero27bits processor:myprocessor\|jb_PC:jb\|is_zero27bits:iz " "Elaborating entity \"is_zero27bits\" for hierarchy \"processor:myprocessor\|jb_PC:jb\|is_zero27bits:iz\"" {  } { { "processor_as577_svga.v" "iz" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_EX_MEM processor:myprocessor\|stage_EX_MEM:ex_mem " "Elaborating entity \"stage_EX_MEM\" for hierarchy \"processor:myprocessor\|stage_EX_MEM:ex_mem\"" {  } { { "processor_as577_svga.v" "ex_mem" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass_mem processor:myprocessor\|bypass_mem:bm " "Elaborating entity \"bypass_mem\" for hierarchy \"processor:myprocessor\|bypass_mem:bm\"" {  } { { "processor_as577_svga.v" "bm" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:myprocessor\|dmem:mydmem " "Elaborating entity \"dmem\" for hierarchy \"processor:myprocessor\|dmem:mydmem\"" {  } { { "processor_as577_svga.v" "mydmem" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393901 ""}  } { { "dmem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480367393901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vc1 " "Found entity 1: altsyncram_8vc1" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_8vc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367393949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367393949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vc1 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated " "Elaborating entity \"altsyncram_8vc1\" for hierarchy \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgamem processor:myprocessor\|vgamem:myvgamem " "Elaborating entity \"vgamem\" for hierarchy \"processor:myprocessor\|vgamem:myvgamem\"" {  } { { "processor_as577_svga.v" "myvgamem" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\"" {  } { { "vgamem.v" "altsyncram_component" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\"" {  } { { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367393964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file img_bars.mif " "Parameter \"init_file\" = \"img_bars.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1048576 " "Parameter \"numwords_a\" = \"1048576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 20 " "Parameter \"widthad_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367393964 ""}  } { { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480367393964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nfd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nfd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nfd1 " "Found entity 1: altsyncram_nfd1" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367394153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367394153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nfd1 processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated " "Elaborating entity \"altsyncram_nfd1\" for hierarchy \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_20b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_20b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_20b " "Found entity 1: decode_20b" {  } { { "db/decode_20b.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/decode_20b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367394216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367394216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_20b processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|decode_20b:decode3 " "Elaborating entity \"decode_20b\" for hierarchy \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|decode_20b:decode3\"" {  } { { "db/altsyncram_nfd1.tdf" "decode3" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rba.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rba.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rba " "Found entity 1: decode_rba" {  } { { "db/decode_rba.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/decode_rba.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367394265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367394265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rba processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|decode_rba:rden_decode " "Elaborating entity \"decode_rba\" for hierarchy \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|decode_rba:rden_decode\"" {  } { { "db/altsyncram_nfd1.tdf" "rden_decode" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iqb " "Found entity 1: mux_iqb" {  } { { "db/mux_iqb.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/mux_iqb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367394343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367394343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iqb processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|mux_iqb:mux2 " "Elaborating entity \"mux_iqb\" for hierarchy \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|mux_iqb:mux2\"" {  } { { "db/altsyncram_nfd1.tdf" "mux2" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_MEM_WB processor:myprocessor\|stage_MEM_WB:mem_wb " "Elaborating entity \"stage_MEM_WB\" for hierarchy \"processor:myprocessor\|stage_MEM_WB:mem_wb\"" {  } { { "processor_as577_svga.v" "mem_wb" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8 processor:myprocessor\|stage_MEM_WB:mem_wb\|register8:rg5 " "Elaborating entity \"register8\" for hierarchy \"processor:myprocessor\|stage_MEM_WB:mem_wb\|register8:rg5\"" {  } { { "processor_as577_svga.v" "rg5" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register5 processor:myprocessor\|register5:reg_num " "Elaborating entity \"register5\" for hierarchy \"processor:myprocessor\|register5:reg_num\"" {  } { { "processor_as577_svga.v" "reg_num" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_reg_write processor:myprocessor\|assign_reg_write:asgn1 " "Elaborating entity \"assign_reg_write\" for hierarchy \"processor:myprocessor\|assign_reg_write:asgn1\"" {  } { { "processor_as577_svga.v" "asgn1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Interface.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapping mapping:map " "Elaborating entity \"mapping\" for hierarchy \"mapping:map\"" {  } { { "skeleton.v" "map" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "characterData characterData:cd " "Elaborating entity \"characterData\" for hierarchy \"characterData:cd\"" {  } { { "skeleton.v" "cd" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift8bitena characterData:cd\|shift8bitena:s8be " "Elaborating entity \"shift8bitena\" for hierarchy \"characterData:cd\|shift8bitena:s8be\"" {  } { { "skeleton.v" "s8be" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex1 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex1\"" {  } { { "skeleton.v" "hex1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480367394421 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480367394436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(40) " "Verilog HDL assignment warning at vga_controller.v(40): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vga_controller.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480367394436 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vga_controller.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480367394436 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480367394436 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\"" {  } { { "vga_controller.v" "img_data_inst" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vga_controller.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file img_bars.mif " "Parameter \"init_file\" = \"img_bars.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394436 ""}  } { { "img_data.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480367394436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n6c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n6c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n6c1 " "Found entity 1: altsyncram_n6c1" {  } { { "db/altsyncram_n6c1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_n6c1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367394516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367394516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n6c1 vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated " "Elaborating entity \"altsyncram_n6c1\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/decode_aaa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367394563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367394563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_n6c1.tdf" "rden_decode" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_n6c1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/mux_1pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367394626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367394626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_n6c1:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_n6c1.tdf" "mux2" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_n6c1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vga_controller.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/img_index.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/img_index.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file index.mif " "Parameter \"init_file\" = \"index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480367394658 ""}  } { { "img_index.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/img_index.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480367394658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oob1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oob1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oob1 " "Found entity 1: altsyncram_oob1" {  } { { "db/altsyncram_oob1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_oob1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480367394707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367394707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oob1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_oob1:auto_generated " "Elaborating entity \"altsyncram_oob1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_oob1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367394707 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a0 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a2 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a3 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a4 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a5 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a6 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a7 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a8 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a9 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a10 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a11 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a12 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a13 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a14 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a15 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a16 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a17 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a18 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a19 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a20 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a21 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a22 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a23 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a24 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a25 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a26 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a27 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a28 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a29 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a30 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a31 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a32 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a33 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a34 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a35 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a36 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a37 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a38 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a39 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a40 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a41 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a42 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a43 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a44 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a45 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a46 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a47 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a48 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a49 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a50 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a51 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a52 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a53 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a54 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a55 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a56 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a57 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a58 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a59 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a60 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a61 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a62 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a63 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a64 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1583 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a65 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1607 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a66 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1631 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a67 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a68 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1679 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a69 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1703 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a70 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1727 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a71 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1751 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a72 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1775 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a73 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1799 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a74 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a75 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a76 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1871 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a77 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a78 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1919 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a79 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1943 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a80 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1967 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a81 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 1991 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a82 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2015 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a83 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2039 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a84 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a85 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2087 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a86 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a87 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a88 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2159 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a89 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a90 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a91 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2231 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a92 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a93 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a94 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a95 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2327 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a96 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a97 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a98 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2399 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a99 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2423 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a100 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2447 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a101 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2471 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a102 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2495 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a103 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a104 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a105 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a106 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2591 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a107 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2615 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a108 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2639 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a109 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a110 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a111 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2711 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a112 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a113 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2759 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a114 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2783 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a115 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2807 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a116 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2831 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a117 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a118 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2879 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a119 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2903 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a120 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a121 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2951 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a122 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2975 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a123 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 2999 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a124 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3023 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a125 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3047 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a126 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3071 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a127 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a128 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3119 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a129 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3143 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a130 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3167 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a131 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3191 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a132 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a133 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3239 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a134 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3263 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a135 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a136 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a137 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a138 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a139 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a140 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3407 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a141 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3431 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a142 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a143 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3479 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a144 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a145 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3527 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a146 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3551 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a147 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a148 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a149 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a150 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3647 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a151 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3671 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a152 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3695 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a153 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3719 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a154 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3743 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a155 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3767 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a156 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a157 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3815 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a158 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3839 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a159 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3863 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a160 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3887 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a161 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3911 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a162 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3935 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a163 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3959 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a164 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 3983 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a165 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4007 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a166 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4031 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a167 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4055 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a168 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4079 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a169 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a170 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a171 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a172 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a173 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a174 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a175 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a176 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4271 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a177 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4295 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a178 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4319 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a179 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4343 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a180 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4367 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a181 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a182 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a183 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4439 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a184 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4463 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a185 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4487 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a186 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a187 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a188 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4559 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a189 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4583 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a190 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4607 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a191 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4631 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a192 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a193 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4679 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a194 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4703 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a195 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4727 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a196 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4751 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a197 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4775 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a198 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4799 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a199 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4823 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a200 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4847 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a201 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4871 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a202 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4895 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a203 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4919 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a204 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4943 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a205 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4967 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a206 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 4991 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a207 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5015 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a208 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5039 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a209 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a210 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5087 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a211 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a212 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a213 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5159 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a214 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a215 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a216 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5231 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a217 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a218 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5279 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a219 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a220 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5327 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a221 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a222 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5375 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a223 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5399 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a224 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5423 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a225 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5447 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a226 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5471 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a227 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5495 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a228 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a229 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a230 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a231 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5591 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a232 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5615 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a233 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5639 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a234 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5663 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a235 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a236 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5711 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a237 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a238 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5759 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a239 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5783 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a240 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5807 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a241 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5831 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a242 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a243 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5879 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a244 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5903 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a245 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a246 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5951 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a247 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5975 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a248 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 5999 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a249 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6023 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a250 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6047 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a251 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6071 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a252 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a253 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6119 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a254 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6143 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a255 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6167 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a256 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6191 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a257 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a258 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6239 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a259 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6263 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a260 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a261 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a262 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a263 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a264 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a265 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6407 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a266 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6431 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a267 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a268 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6479 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a269 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a270 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6527 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a271 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6551 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a272 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a273 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a274 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a275 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6647 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a276 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6671 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a277 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6695 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a278 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6719 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a279 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6743 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a280 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6767 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a281 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a282 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6815 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a283 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6839 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a284 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6863 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a285 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6887 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a286 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6911 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a287 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6935 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a288 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6959 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a289 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 6983 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a290 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7007 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a291 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7031 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a292 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7055 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a293 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7079 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a294 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a295 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a296 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a297 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a298 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a299 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a300 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a301 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7271 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a302 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7295 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a303 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7319 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a304 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7343 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a305 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7367 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a306 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a307 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a308 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7439 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a309 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7463 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a310 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7487 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a311 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a312 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a313 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7559 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a314 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7583 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a315 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7607 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a316 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7631 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a317 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a318 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7679 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a319 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7703 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a320 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7727 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a321 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7751 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a322 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7775 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a323 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7799 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a324 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7823 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a325 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7847 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a326 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7871 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a327 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7895 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a328 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7919 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a329 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7943 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a330 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7967 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a331 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 7991 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a332 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8015 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a333 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8039 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a334 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a335 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8087 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a336 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a337 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a338 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8159 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a339 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a340 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a341 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8231 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a342 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a343 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8279 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a344 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a345 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8327 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a346 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a347 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8375 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a348 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8399 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a349 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8423 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a350 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8447 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a351 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8471 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a352 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8495 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a353 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a354 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a355 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a356 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8591 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a357 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8615 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a358 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8639 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a359 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8663 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a360 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a361 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8711 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a362 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a363 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8759 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a364 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8783 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a364"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a365 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8807 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a365"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a366 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8831 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a366"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a367 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a367"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a368 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8879 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a369 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8903 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a370 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a370"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a371 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8951 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a371"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a372 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8975 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a372"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a373 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 8999 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a373"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a374 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9023 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a374"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a375 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9047 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a375"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a376 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9071 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a376"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a377 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a378 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9119 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a378"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a379 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9143 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a379"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a380 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9167 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a380"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a381 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9191 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a381"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a382 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a382"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a383 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9239 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a383"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a384 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9263 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a385 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a386 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a386"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a387 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a387"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a388 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a388"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a389 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a389"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a390 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9407 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a390"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a391 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9431 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a391"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a392 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a392"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a393 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9479 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a393"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a394 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a394"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a395 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9527 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a395"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a396 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9551 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a396"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a397 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a397"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a398 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a398"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a399 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a399"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a400 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9647 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a400"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a401 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9671 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a401"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a402 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9695 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a402"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a403 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9719 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a403"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a404 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9743 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a404"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a405 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9767 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a405"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a406 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a406"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a407 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9815 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a407"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a408 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9839 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a408"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a409 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9863 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a409"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a410 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9887 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a410"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a411 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9911 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a411"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a412 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9935 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a413 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9959 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a413"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a414 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 9983 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a414"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a415 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10007 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a415"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a416 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10031 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a416"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a417 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10055 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a417"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a418 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10079 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a418"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a419 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a419"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a420 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a420"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a421 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a421"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a422 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a422"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a423 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a423"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a424 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a424"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a425 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a425"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a426 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10271 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a426"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a427 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10295 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a427"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a428 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10319 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a428"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a429 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10343 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a429"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a430 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10367 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a430"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a431 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a431"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a432 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a432"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a433 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10439 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a433"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a434 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10463 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a434"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a435 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10487 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a435"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a436 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a436"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a437 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a437"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a438 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10559 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a438"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a439 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10583 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a439"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a440 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10607 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a440"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a441 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10631 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a441"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a442 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a442"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a443 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10679 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a443"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a444 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10703 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a444"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a445 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10727 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a445"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a446 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10751 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a446"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a447 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10775 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a447"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a448 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10799 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a448"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a449 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10823 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a449"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a450 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10847 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a450"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a451 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10871 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a451"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a452 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10895 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a452"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a453 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10919 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a453"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a454 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10943 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a454"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a455 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10967 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a455"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a456 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 10991 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a456"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a457 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11015 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a457"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a458 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11039 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a458"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a459 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a459"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a460 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11087 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a460"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a461 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a461"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a462 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a462"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a463 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11159 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a463"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a464 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a464"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a465 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a465"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a466 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11231 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a466"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a467 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a467"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a468 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11279 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a468"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a469 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a469"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a470 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11327 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a470"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a471 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a471"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a472 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11375 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a472"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a473 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11399 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a473"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a474 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11423 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a474"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a475 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11447 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a475"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a476 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11471 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a476"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a477 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11495 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a477"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a478 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a478"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a479 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a479"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a480 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a480"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a481 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11591 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a481"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a482 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11615 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a482"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a483 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11639 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a483"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a484 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11663 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a484"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a485 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a485"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a486 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11711 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a486"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a487 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a487"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a488 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11759 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a488"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a489 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11783 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a489"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a490 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11807 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a490"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a491 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11831 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a491"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a492 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a492"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a493 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11879 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a493"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a494 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11903 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a494"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a495 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a495"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a496 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11951 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a496"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a497 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11975 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a497"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a498 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 11999 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a498"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a499 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12023 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a499"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a500 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12047 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a500"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a501 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12071 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a501"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a502 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a502"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a503 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12119 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a503"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a504 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12143 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a504"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a505 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12167 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a505"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a506 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12191 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a506"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a507 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a507"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a508 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12239 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a508"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a509 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12263 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a509"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a510 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a510"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a511 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a511"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a512 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a512"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a513 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a513"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a514 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a514"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a515 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12407 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a515"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a516 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12431 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a516"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a517 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a517"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a518 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12479 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a518"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a519 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a519"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a520 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12527 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a520"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a521 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12551 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a521"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a522 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a522"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a523 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a523"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a524 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a524"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a525 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12647 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a525"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a526 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12671 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a526"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a527 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12695 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a527"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a528 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12719 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a528"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a529 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12743 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a529"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a530 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12767 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a530"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a531 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a531"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a532 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12815 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a532"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a533 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12839 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a533"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a534 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12863 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a534"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a535 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12887 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a535"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a536 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12911 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a537 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12935 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a537"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a538 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12959 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a538"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a539 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 12983 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a539"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a540 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13007 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a540"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a541 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13031 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a541"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a542 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13055 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a542"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a543 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13079 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a543"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a544 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a544"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a545 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a545"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a546 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a546"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a547 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a547"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a548 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a548"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a549 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a549"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a550 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a550"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a551 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13271 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a551"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a552 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13295 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a552"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a553 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13319 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a554 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13343 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a554"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a555 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13367 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a555"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a556 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a556"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a557 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a557"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a558 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13439 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a558"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a559 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13463 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a559"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a560 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13487 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a560"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a561 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a561"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a562 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a562"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a563 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13559 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a563"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a564 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13583 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a564"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a565 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13607 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a565"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a566 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13631 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a566"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a567 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a567"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a568 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13679 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a568"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a569 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13703 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a569"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a570 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13727 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a570"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a571 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13751 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a571"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a572 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13775 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a572"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a573 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13799 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a573"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a574 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13823 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a574"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a575 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13847 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a575"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a576 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13871 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a576"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a577 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13895 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a577"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a578 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13919 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a578"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a579 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13943 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a579"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a580 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13967 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a580"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a581 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 13991 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a581"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a582 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14015 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a582"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a583 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14039 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a583"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a584 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a584\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a584"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a585 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a585\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14087 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a585"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a586 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a586\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a586"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a587 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a587\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a588 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a588\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14159 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a588"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a589 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a589\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a589"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a590 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a590\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a590"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a591 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a591\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14231 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a591"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a592 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a592\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a592"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a593 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a593\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14279 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a593"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a594 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a594\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a594"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a595 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a595\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14327 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a595"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a596 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a596\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a596"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a597 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a597\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14375 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a597"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a598 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a598\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14399 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a598"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a599 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a599\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14423 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a599"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a600 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a600\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14447 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a600"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a601 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a601\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14471 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a601"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a602 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a602\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14495 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a602"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a603 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a603\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a603"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a604 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a604\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a604"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a605 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a605\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a605"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a606 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a606\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14591 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a606"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a607 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a607\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14615 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a607"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a608 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a608\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14639 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a608"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a609 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a609\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14663 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a609"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a610 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a610\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a610"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a611 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a611\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14711 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a611"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a612 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a612\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a612"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a613 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a613\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14759 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a613"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a614 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a614\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14783 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a614"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a615 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a615\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14807 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a615"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a616 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a616\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14831 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a616"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a617 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a617\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a617"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a618 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a618\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14879 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a618"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a619 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a619\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14903 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a619"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a620 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a620\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a620"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a621 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a621\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14951 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a621"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a622 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a622\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14975 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a622"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a623 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a623\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 14999 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a623"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a624 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a624\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15023 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a624"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a625 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a625\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15047 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a625"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a626 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a626\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15071 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a626"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a627 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a627\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a627"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a628 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a628\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15119 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a628"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a629 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a629\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15143 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a629"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a630 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a630\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15167 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a630"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a631 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a631\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15191 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a631"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a632 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a632\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a632"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a633 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a633\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15239 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a633"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a634 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a634\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15263 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a634"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a635 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a635\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a635"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a636 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a636\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a636"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a637 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a637\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a637"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a638 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a638\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a638"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a639 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a639\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a639"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a640 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a640\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15407 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a640"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a641 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a641\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15431 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a641"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a642 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a642\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a642"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a643 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a643\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15479 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a643"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a644 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a644\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a644"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a645 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a645\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15527 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a645"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a646 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a646\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15551 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a646"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a647 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a647\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a647"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a648 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a648\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a648"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a649 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a649\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a649"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a650 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a650\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15647 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a650"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a651 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a651\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15671 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a651"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a652 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a652\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15695 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a652"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a653 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a653\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15719 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a653"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a654 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a654\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15743 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a654"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a655 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a655\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15767 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a655"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a656 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a656\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a656"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a657 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a657\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15815 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a657"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a658 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a658\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15839 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a659 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a659\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15863 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a659"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a660 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a660\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15887 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a660"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a661 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a661\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15911 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a661"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a662 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a662\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15935 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a662"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a663 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a663\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15959 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a663"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a664 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a664\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 15983 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a664"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a665 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a665\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16007 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a665"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a666 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a666\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16031 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a666"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a667 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a667\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16055 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a667"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a668 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a668\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16079 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a668"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a669 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a669\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a669"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a670 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a670\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a670"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a671 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a671\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a671"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a672 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a672\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a672"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a673 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a673\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a673"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a674 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a674\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a674"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a675 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a675\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a675"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a676 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a676\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16271 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a676"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a677 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a677\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16295 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a677"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a678 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a678\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16319 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a678"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a679 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a679\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16343 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a679"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a680 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a680\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16367 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a680"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a681 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a681\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a681"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a682 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a682\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a682"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a683 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a683\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16439 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a683"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a684 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a684\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16463 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a684"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a685 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a685\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16487 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a685"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a686 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a686\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a686"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a687 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a687\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a687"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a688 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a688\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16559 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a688"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a689 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a689\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16583 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a689"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a690 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a690\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16607 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a690"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a691 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a691\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16631 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a691"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a692 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a692\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a692"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a693 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a693\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16679 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a693"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a694 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a694\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16703 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a694"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a695 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a695\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16727 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a695"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a696 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a696\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16751 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a696"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a697 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a697\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16775 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a697"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a698 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a698\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16799 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a698"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a699 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a699\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16823 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a699"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a700 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a700\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16847 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a700"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a701 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a701\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16871 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a701"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a702 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a702\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16895 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a702"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a703 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a703\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16919 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a703"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a704 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a704\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16943 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a704"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a705 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a705\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16967 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a705"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a706 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a706\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 16991 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a706"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a707 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a707\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17015 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a707"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a708 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a708\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17039 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a708"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a709 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a709\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a709"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a710 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a710\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17087 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a710"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a711 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a711\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a711"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a712 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a712\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a712"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a713 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a713\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17159 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a713"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a714 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a714\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a714"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a715 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a715\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a716 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a716\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17231 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a716"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a717 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a717\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a717"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a718 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a718\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17279 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a718"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a719 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a719\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a719"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a720 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a720\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17327 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a720"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a721 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a721\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a721"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a722 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a722\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17375 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a722"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a723 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a723\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17399 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a723"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a724 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a724\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17423 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a724"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a725 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a725\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17447 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a725"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a726 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a726\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17471 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a726"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a727 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a727\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17495 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a727"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a728 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a728\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a728"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a729 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a729\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a729"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a730 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a730\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a730"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a731 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a731\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17591 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a731"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a732 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a732\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17615 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a732"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a733 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a733\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17639 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a733"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a734 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a734\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17663 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a734"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a735 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a735\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a735"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a736 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a736\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17711 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a736"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a737 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a737\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a737"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a738 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a738\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17759 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a738"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a739 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a739\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17783 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a739"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a740 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a740\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17807 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a740"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a741 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a741\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17831 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a741"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a742 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a742\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a742"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a743 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a743\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17879 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a743"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a744 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a744\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17903 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a744"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a745 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a745\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a745"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a746 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a746\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17951 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a746"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a747 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a747\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17975 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a747"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a748 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a748\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 17999 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a748"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a749 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a749\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18023 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a749"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a750 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a750\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18047 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a750"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a751 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a751\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18071 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a751"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a752 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a752\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a752"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a753 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a753\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18119 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a753"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a754 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a754\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18143 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a754"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a755 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a755\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18167 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a755"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a756 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a756\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18191 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a756"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a757 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a757\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a757"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a758 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a758\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18239 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a758"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a759 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a759\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18263 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a759"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a760 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a760\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a760"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a761 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a761\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a761"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a762 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a762\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a762"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a763 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a763\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a763"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a764 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a764\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a764"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a765 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a765\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18407 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a765"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a766 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a766\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18431 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a766"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a767 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a767\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a767"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a768 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a768\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18479 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a768"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a769 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a769\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a769"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a770 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a770\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18527 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a771 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a771\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18551 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a771"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a772 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a772\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a772"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a773 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a773\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a773"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a774 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a774\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a774"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a775 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a775\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18647 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a775"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a776 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a776\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18671 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a776"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a777 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a777\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18695 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a777"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a778 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a778\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18719 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a778"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a779 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a779\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18743 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a779"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a780 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a780\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18767 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a780"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a781 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a781\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a781"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a782 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a782\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18815 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a782"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a783 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a783\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18839 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a783"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a784 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a784\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18863 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a784"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a785 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a785\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18887 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a785"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a786 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a786\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18911 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a786"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a787 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a787\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18935 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a787"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a788 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a788\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18959 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a789 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a789\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 18983 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a789"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a790 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a790\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19007 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a790"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a791 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a791\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19031 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a791"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a792 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a792\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19055 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a792"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a793 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a793\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19079 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a793"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a794 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a794\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a794"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a795 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a795\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a795"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a796 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a796\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a796"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a797 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a797\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a797"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a798 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a798\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a798"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a799 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a799\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a799"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a800 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a800\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a800"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a801 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a801\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19271 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a801"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a802 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a802\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19295 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a802"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a803 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a803\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19319 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a804 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a804\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19343 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a804"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a805 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a805\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19367 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a805"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a806 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a806\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a806"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a807 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a807\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a807"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a808 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a808\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19439 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a808"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a809 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a809\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19463 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a809"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a810 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a810\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19487 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a810"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a811 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a811\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a811"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a812 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a812\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a812"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a813 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a813\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19559 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a813"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a814 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a814\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19583 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a814"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a815 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a815\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19607 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a815"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a816 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a816\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19631 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a816"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a817 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a817\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a817"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a818 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a818\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19679 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a818"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a819 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a819\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19703 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a819"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a820 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a820\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19727 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a820"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a821 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a821\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19751 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a821"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a822 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a822\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19775 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a822"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a823 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a823\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19799 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a823"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a824 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a824\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19823 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a824"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a825 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a825\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19847 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a825"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a826 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a826\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19871 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a826"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a827 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a827\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19895 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a827"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a828 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a828\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19919 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a828"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a829 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a829\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19943 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a829"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a830 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a830\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19967 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a830"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a831 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a831\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 19991 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a831"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a832 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a832\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20015 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a832"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a833 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a833\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20039 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a833"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a834 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a834\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a835 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a835\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20087 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a835"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a836 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a836\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a836"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a837 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a837\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a837"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a838 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a838\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20159 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a838"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a839 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a839\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a839"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a840 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a840\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a840"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a841 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a841\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20231 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a841"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a842 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a842\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a842"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a843 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a843\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20279 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a843"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a844 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a844\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a844"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a845 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a845\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20327 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a845"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a846 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a846\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a846"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a847 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a847\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20375 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a847"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a848 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a848\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20399 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a848"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a849 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a849\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20423 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a849"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a850 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a850\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20447 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a850"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a851 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a851\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20471 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a851"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a852 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a852\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20495 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a853 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a853\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a853"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a854 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a854\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a854"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a855 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a855\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a855"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a856 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a856\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20591 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a856"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a857 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a857\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20615 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a857"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a858 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a858\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20639 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a858"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a859 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a859\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20663 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a859"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a860 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a860\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a860"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a861 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a861\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20711 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a861"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a862 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a862\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a862"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a863 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a863\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20759 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a863"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a864 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a864\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20783 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a864"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a865 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a865\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20807 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a865"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a866 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a866\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20831 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a866"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a867 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a867\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a868 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a868\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20879 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a868"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a869 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a869\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20903 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a869"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a870 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a870\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a870"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a871 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a871\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20951 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a871"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a872 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a872\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20975 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a873 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a873\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 20999 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a873"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a874 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a874\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21023 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a874"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a875 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a875\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21047 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a875"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a876 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a876\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21071 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a876"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a877 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a877\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a877"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a878 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a878\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21119 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a878"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a879 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a879\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21143 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a879"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a880 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a880\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21167 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a880"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a881 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a881\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21191 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a881"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a882 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a882\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a882"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a883 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a883\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21239 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a883"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a884 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a884\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21263 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a884"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a885 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a885\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a885"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a886 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a886\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a886"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a887 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a887\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a887"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a888 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a888\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a888"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a889 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a889\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a889"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a890 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a890\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21407 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a890"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a891 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a891\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21431 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a891"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a892 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a892\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a892"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a893 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a893\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21479 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a893"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a894 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a894\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a894"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a895 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a895\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21527 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a895"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a896 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a896\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21551 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a897 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a897\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a897"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a898 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a898\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a899 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a899\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a899"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a900 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a900\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21647 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a900"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a901 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a901\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21671 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a901"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a902 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a902\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21695 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a902"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a903 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a903\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21719 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a903"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a904 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a904\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21743 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a904"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a905 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a905\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21767 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a905"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a906 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a906\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a906"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a907 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a907\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21815 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a907"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a908 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a908\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21839 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a908"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a909 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a909\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21863 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a909"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a910 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a910\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21887 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a910"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a911 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a911\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21911 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a911"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a912 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a912\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21935 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a912"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a913 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a913\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21959 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a913"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a914 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a914\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 21983 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a914"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a915 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a915\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22007 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a915"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a916 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a916\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22031 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a916"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a917 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a917\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22055 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a917"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a918 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a918\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22079 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a919 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a919\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a919"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a920 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a920\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a920"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a921 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a921\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a921"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a922 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a922\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a922"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a923 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a923\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a923"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a924 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a924\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a924"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a925 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a925\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a925"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a926 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a926\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22271 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a926"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a927 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a927\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22295 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a927"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a928 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a928\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22319 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a928"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a929 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a929\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22343 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a929"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a930 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a930\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22367 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a930"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a931 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a931\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a931"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a932 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a932\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a932"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a933 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a933\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22439 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a933"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a934 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a934\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22463 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a934"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a935 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a935\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22487 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a936 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a936\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a936"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a937 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a937\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a937"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a938 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a938\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22559 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a938"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a939 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a939\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22583 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a939"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a940 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a940\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22607 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a940"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a941 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a941\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22631 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a941"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a942 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a942\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a942"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a943 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a943\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22679 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a943"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a944 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a944\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22703 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a944"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a945 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a945\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22727 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a945"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a946 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a946\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22751 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a946"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a947 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a947\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22775 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a947"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a948 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a948\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22799 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a948"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a949 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a949\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22823 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a949"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a950 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a950\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22847 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a950"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a951 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a951\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22871 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a951"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a952 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a952\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22895 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a952"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a953 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a953\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22919 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a953"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a954 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a954\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22943 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a954"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a955 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a955\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22967 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a955"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a956 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a956\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 22991 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a956"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a957 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a957\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23015 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a957"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a958 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a958\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23039 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a958"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a959 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a959\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a959"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a960 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a960\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23087 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a960"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a961 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a961\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a961"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a962 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a962\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23135 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a962"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a963 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a963\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23159 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a963"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a964 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a964\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a964"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a965 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a965\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a965"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a966 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a966\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23231 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a966"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a967 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a967\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a967"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a968 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a968\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23279 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a969 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a969\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a969"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a970 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a970\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23327 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a970"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a971 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a971\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a971"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a972 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a972\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23375 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a972"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a973 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a973\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23399 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a973"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a974 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a974\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23423 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a974"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a975 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a975\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23447 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a975"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a976 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a976\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23471 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a976"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a977 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a977\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23495 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a977"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a978 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a978\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a978"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a979 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a979\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a979"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a980 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a980\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a980"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a981 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a981\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23591 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a981"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a982 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a982\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23615 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a982"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a983 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a983\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23639 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a983"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a984 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a984\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23663 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a984"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a985 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a985\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a986 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a986\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23711 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a986"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a987 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a987\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a987"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a988 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a988\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23759 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a988"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a989 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a989\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23783 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a989"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a990 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a990\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23807 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a990"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a991 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a991\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23831 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a991"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a992 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a992\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a992"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a993 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a993\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23879 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a993"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a994 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a994\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23903 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a994"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a995 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a995\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a995"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a996 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a996\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23951 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a996"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a997 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a997\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23975 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a997"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a998 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a998\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 23999 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a998"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a999 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a999\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24023 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a999"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1000 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1000\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24047 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1000"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1001 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1001\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24071 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1002 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1002\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1002"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1003 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1003\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24119 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1003"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1004 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1004\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24143 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1004"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1005 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1005\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24167 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1005"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1006 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1006\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24191 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1006"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1007 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1007\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24215 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1007"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1008 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1008\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24239 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1008"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1009 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1009\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24263 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1009"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1010 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1010\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1010"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1011 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1011\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1011"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1012 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1012\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1012"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1013 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1013\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1013"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1014 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1014\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1014"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1015 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1015\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24407 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1015"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1016 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1016\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24431 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1016"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1017 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1017\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1017"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1018 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1018\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24479 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1018"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1019 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1019\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24503 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1019"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1020 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1020\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24527 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1020"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1021 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1021\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24551 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1021"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1022 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1022\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1023 " "Synthesized away node \"processor:myprocessor\|vgamem:myvgamem\|altsyncram:altsyncram_component\|altsyncram_nfd1:auto_generated\|ram_block1a1023\"" {  } { { "db/altsyncram_nfd1.tdf" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/altsyncram_nfd1.tdf" 24599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "vgamem.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/vgamem.v" 85 0 0 } } { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 272 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367396152 "|skeleton|processor:myprocessor|vgamem:myvgamem|altsyncram:altsyncram_component|altsyncram_nfd1:auto_generated|ram_block1a1023"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1480367396152 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1480367396152 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|xc1 " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|xc1\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1414 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[1\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[1\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[2\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[2\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[3\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[3\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[4\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[4\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[5\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[5\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[6\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[6\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[7\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[7\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[8\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[8\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[9\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[9\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[10\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[10\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[11\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[11\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[12\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[12\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[13\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[13\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[14\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[14\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[15\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[15\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[16\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[16\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[17\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[17\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[18\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[18\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[19\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[19\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[20\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[20\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[21\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[21\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[22\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[22\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[23\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[23\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[24\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[24\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[25\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[25\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[26\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[26\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[27\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[27\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[28\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[28\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[29\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[29\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[30\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[30\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[31\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[31\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[1\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[1\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[2\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[2\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[3\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[3\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[4\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[4\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[5\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[5\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[6\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[6\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[7\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[7\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[8\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[8\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[9\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[9\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[10\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[10\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[11\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[11\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[12\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[12\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[13\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[13\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[14\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[14\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[15\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[15\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[16\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[16\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[17\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[17\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[18\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[18\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[19\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[19\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[20\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[20\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[21\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[21\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[22\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[22\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[23\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[23\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[24\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[24\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[25\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[25\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[26\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[26\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[27\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[27\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[28\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[28\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[29\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[29\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[30\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[30\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[31\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[31\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[0\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[0\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[1\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[1\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[2\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[2\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[3\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[3\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[4\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[4\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[5\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[5\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[6\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[6\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[7\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[7\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[8\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[8\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[9\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[9\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[10\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[10\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[11\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[11\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[12\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[12\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[13\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[13\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[14\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[14\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[15\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[15\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[16\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[16\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[17\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[17\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[18\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[18\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[19\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[19\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[20\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[20\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[21\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[21\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[22\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[22\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[23\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[23\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[24\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[24\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[25\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[25\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[26\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[26\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[27\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[27\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[28\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[28\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[29\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[29\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[30\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[30\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[31\] " "Converted tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|booth_mult:bm\|product\[31\]\" feeding internal logic into a wire" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1519 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[31\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[31\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[30\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[30\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[29\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[29\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[28\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[28\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[27\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[27\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[26\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[26\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[25\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[25\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[24\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[24\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[23\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[23\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[22\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[22\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[21\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[21\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[20\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[20\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[19\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[19\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[18\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[18\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[17\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[17\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[16\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[16\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[15\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[15\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[14\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[14\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[13\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[13\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[12\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[12\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[11\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[11\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[10\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[10\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[9\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[9\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[8\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[8\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[7\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[7\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[6\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[6\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[5\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[5\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[4\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[4\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[3\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[3\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[2\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[2\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[1\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[1\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|as577_alu:alu\|data_result\[0\]\" " "Converted tri-state node \"processor:myprocessor\|as577_alu:alu\|data_result\[0\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[31\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[30\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[29\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[28\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[27\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[26\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[25\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[24\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[23\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[22\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[21\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[20\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[19\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[18\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[17\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[16\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[15\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[14\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[13\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[12\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[11\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[10\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[9\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[8\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[7\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[6\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[5\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[4\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[3\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[2\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[1\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegA\[0\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[31\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[30\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[29\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[28\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[27\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[26\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[25\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[24\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[23\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[22\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[21\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[20\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[19\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[18\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[17\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[16\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[15\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[14\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[13\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[12\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[11\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[10\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[9\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[8\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[7\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[6\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[5\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[4\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[3\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[2\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[1\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile_as577:rgfile\|data_readRegB\[0\]\" into a selector" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1274 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1480367397335 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1480367397335 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1480367406799 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|multdiv_as577:multdiv\|res1\[0\] processor:myprocessor\|multdiv_as577:multdiv\|res2\[0\] " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|res1\[0\]\" to the node \"processor:myprocessor\|multdiv_as577:multdiv\|res2\[0\]\" into an OR gate" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1408 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1480367406936 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[0\] processor:myprocessor\|multdiv_as577:multdiv\|negate:n3\|cla_mul:sub\|cla8simple:adder0\|and9 " "Converted the fan-out from the tri-state buffer \"processor:myprocessor\|multdiv_as577:multdiv\|div:d\|data_result\[0\]\" to the node \"processor:myprocessor\|multdiv_as577:multdiv\|negate:n3\|cla_mul:sub\|cla8simple:adder0\|and9\" into an OR gate" {  } { { "processor_as577_svga.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/processor_as577_svga.v" 1427 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1480367406936 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1480367406936 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.sv" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/lcd.sv" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1480367406983 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1480367406983 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] VCC " "Pin \"leds\[0\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] VCC " "Pin \"leds\[5\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[1\] GND " "Pin \"seg7\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|seg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[2\] GND " "Pin \"seg7\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|seg7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[6\] VCC " "Pin \"seg7\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|seg7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[1\] GND " "Pin \"seg8\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|seg8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[2\] GND " "Pin \"seg8\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|seg8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[6\] VCC " "Pin \"seg8\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|seg8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480367414944 "|skeleton|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480367414944 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480367415387 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "seg8\[4\] ps2_clock " "Output pin \"seg8\[4\]\" driven by bidirectional pin \"ps2_clock\" cannot be tri-stated" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 29 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1480367415654 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "seg8\[0\] ps2_clock " "Output pin \"seg8\[0\]\" driven by bidirectional pin \"ps2_clock\" cannot be tri-stated" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 29 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1480367415654 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "seg8\[5\] ps2_clock " "Output pin \"seg8\[5\]\" driven by bidirectional pin \"ps2_clock\" cannot be tri-stated" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 29 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1480367415654 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "seg8\[3\] ps2_clock " "Output pin \"seg8\[3\]\" driven by bidirectional pin \"ps2_clock\" cannot be tri-stated" {  } { { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 34 -1 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 29 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1480367415654 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480367425787 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/adityasrinivasan/fpga-logo/src/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/Student/adityasrinivasan/fpga-logo/src/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367426398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 12 0 0 " "Adding 12 node(s), including 0 DDIO, 12 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480367427111 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480367427111 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 136 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1480367427304 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 136 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1480367427304 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11580 " "Implemented 11580 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480367427765 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480367427765 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1480367427765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11022 " "Implemented 11022 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480367427765 ""} { "Info" "ICUT_CUT_TM_RAMS" "392 " "Implemented 392 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1480367427765 ""} { "Info" "ICUT_CUT_TM_PLLS" "12 " "Implemented 12 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1480367427765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480367427765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1314 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1314 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "984 " "Peak virtual memory: 984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480367427956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 16:10:27 2016 " "Processing ended: Mon Nov 28 16:10:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480367427956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480367427956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480367427956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480367427956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1480367431031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480367431032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 16:10:29 2016 " "Processing started: Mon Nov 28 16:10:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480367431032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1480367431032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1480367431032 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1480367431122 ""}
{ "Info" "0" "" "Project  = skeleton" {  } {  } 0 0 "Project  = skeleton" 0 0 "Fitter" 0 0 1480367431123 ""}
{ "Info" "0" "" "Revision = skeleton" {  } {  } 0 0 "Revision = skeleton" 0 0 "Fitter" 0 0 1480367431123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1480367431320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1480367431321 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"skeleton\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480367431447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480367431503 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480367431503 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:div10\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:div10\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:div10\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:div10\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5511 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1480367431565 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5511 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1480367431565 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clock2 " "Compensate clock of PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has been set to clock2" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 1531 14046 14942 0 0 ""}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1480367431565 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 915 3 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 1533 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1480367431565 ""}  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 1531 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1480367431565 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:div9\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:div9\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:div9\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:div9\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5532 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1480367431565 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5532 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1480367431565 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:div8\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:div8\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:div8\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:div8\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5553 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1480367431565 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5553 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1480367431565 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:div7\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:div7\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:div7\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:div7\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5574 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1480367431565 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5574 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1480367431565 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:div6\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:div6\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:div6\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:div6\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5595 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1480367431565 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5595 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1480367431565 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:div5\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:div5\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:div5\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:div5\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5616 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1480367431565 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5616 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1480367431565 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:div4\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:div4\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:div4\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:div4\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5637 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1480367431565 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5637 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1480367431565 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:div3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:div3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:div3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:div3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5658 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1480367431565 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5658 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1480367431565 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:div2\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:div2\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:div2\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:div2\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5679 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1480367431565 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5679 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1480367431565 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:div1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:div1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:div1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:div1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5700 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1480367431565 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 5700 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1480367431565 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:div0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:div0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:div0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:div0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 2999 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1480367431565 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 2999 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1480367431565 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "pll:div10\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The input clock frequency specification of PLL \"pll:div10\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "pll:div10\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 pll:div9\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 50.0 MHz 20.0 MHz " "Input port inclk\[0\] of PLL \"pll:div10\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" and its source clk\[0\] (the output port of PLL \"pll:div9\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") have different specified frequencies, 50.0 MHz and 20.0 MHz respectively" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 60 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 59 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1480367431915 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 60 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1480367431915 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "pll:div9\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The input clock frequency specification of PLL \"pll:div9\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "pll:div9\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 pll:div8\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 50.0 MHz 20.0 MHz " "Input port inclk\[0\] of PLL \"pll:div9\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" and its source clk\[0\] (the output port of PLL \"pll:div8\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") have different specified frequencies, 50.0 MHz and 20.0 MHz respectively" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 59 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 58 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1480367431915 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 59 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1480367431915 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "pll:div8\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The input clock frequency specification of PLL \"pll:div8\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "pll:div8\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 pll:div7\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 50.0 MHz 20.0 MHz " "Input port inclk\[0\] of PLL \"pll:div8\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" and its source clk\[0\] (the output port of PLL \"pll:div7\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") have different specified frequencies, 50.0 MHz and 20.0 MHz respectively" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 58 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 57 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1480367431915 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 58 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1480367431915 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "pll:div7\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The input clock frequency specification of PLL \"pll:div7\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "pll:div7\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 pll:div6\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 50.0 MHz 20.0 MHz " "Input port inclk\[0\] of PLL \"pll:div7\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" and its source clk\[0\] (the output port of PLL \"pll:div6\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") have different specified frequencies, 50.0 MHz and 20.0 MHz respectively" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 57 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 56 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1480367431930 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 57 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1480367431930 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "pll:div6\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The input clock frequency specification of PLL \"pll:div6\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "pll:div6\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 pll:div5\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 50.0 MHz 20.0 MHz " "Input port inclk\[0\] of PLL \"pll:div6\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" and its source clk\[0\] (the output port of PLL \"pll:div5\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") have different specified frequencies, 50.0 MHz and 20.0 MHz respectively" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 55 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1480367431930 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 56 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1480367431930 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "pll:div5\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The input clock frequency specification of PLL \"pll:div5\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "pll:div5\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 pll:div4\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 50.0 MHz 20.0 MHz " "Input port inclk\[0\] of PLL \"pll:div5\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" and its source clk\[0\] (the output port of PLL \"pll:div4\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") have different specified frequencies, 50.0 MHz and 20.0 MHz respectively" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 55 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 54 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1480367431930 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 55 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1480367431930 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "pll:div4\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The input clock frequency specification of PLL \"pll:div4\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "pll:div4\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 pll:div3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 50.0 MHz 20.0 MHz " "Input port inclk\[0\] of PLL \"pll:div4\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" and its source clk\[0\] (the output port of PLL \"pll:div3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") have different specified frequencies, 50.0 MHz and 20.0 MHz respectively" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 54 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 53 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1480367431930 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 54 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1480367431930 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "pll:div3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The input clock frequency specification of PLL \"pll:div3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "pll:div3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 pll:div2\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 50.0 MHz 20.0 MHz " "Input port inclk\[0\] of PLL \"pll:div3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" and its source clk\[0\] (the output port of PLL \"pll:div2\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") have different specified frequencies, 50.0 MHz and 20.0 MHz respectively" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 53 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 52 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1480367431930 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 53 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1480367431930 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "pll:div2\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The input clock frequency specification of PLL \"pll:div2\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "pll:div2\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 pll:div1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 50.0 MHz 20.0 MHz " "Input port inclk\[0\] of PLL \"pll:div2\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" and its source clk\[0\] (the output port of PLL \"pll:div1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") have different specified frequencies, 50.0 MHz and 20.0 MHz respectively" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 52 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 51 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1480367431930 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 52 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1480367431930 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "pll:div1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The input clock frequency specification of PLL \"pll:div1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "pll:div1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 pll:div0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 50.0 MHz 20.0 MHz " "Input port inclk\[0\] of PLL \"pll:div1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" and its source clk\[0\] (the output port of PLL \"pll:div0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\") have different specified frequencies, 50.0 MHz and 20.0 MHz respectively" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 51 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 50 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1480367431930 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 51 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1480367431930 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480367431977 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480367432196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480367432196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480367432196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480367432196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480367432196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480367432196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480367432196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480367432196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480367432196 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1480367432196 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 21266 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480367432212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 21268 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480367432212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 21270 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480367432212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 21272 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480367432212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 21274 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480367432212 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1480367432212 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1480367432228 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1480367433616 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 154 " "No exact pin location assignment(s) for 44 pins of 154 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1480367434583 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "pll:div0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 VGA_Audio_PLL:p1\|altpll:altpll_component\|pll " "The input ports of the PLL pll:div0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and the PLL VGA_Audio_PLL:p1\|altpll:altpll_component\|pll are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "pll:div0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 VGA_Audio_PLL:p1\|altpll:altpll_component\|pll ARESET " "PLL pll:div0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL VGA_Audio_PLL:p1\|altpll:altpll_component\|pll have different input signals for input port ARESET" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 2999 14046 14942 0 0 ""} { 0 { 0 ""} 0 1531 14046 14942 0 0 ""}  }  } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1480367434630 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 2999 14046 14942 0 0 ""} { 0 { 0 ""} 0 1531 14046 14942 0 0 ""}  }  } } { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1480367434630 ""}
{ "Error" "EFSAC_FSAC_TOO_MANY_PLLS" "12 4 " "Can't fit 12 PLLs in the device -- only 4 PLLs are available" {  } {  } 0 176394 "Can't fit %1!d! PLLs in the device -- only %2!d! PLLs are available" 0 0 "Fitter" 0 -1 1480367434692 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480367434692 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1480367440092 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clock a permanently disabled " "Pin ps2_clock has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ps2_clock } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clock" } } } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 981 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480367440092 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data a permanently disabled " "Pin ps2_data has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ps2_data } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } } { "skeleton.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/skeleton.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 982 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480367440092 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1480367440092 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 27 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1146 " "Peak virtual memory: 1146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480367443135 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 28 16:10:43 2016 " "Processing ended: Mon Nov 28 16:10:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480367443135 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480367443135 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480367443135 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480367443135 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1341 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1341 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480367444199 ""}
