FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Microsemi MIPS SoC support
/* bench 6508.1.0 81204d6f127b */
/* bench 6508.1.1 672f8b433b59 */
/* bench 6508.1.2 2965b191e905 */
/* bench 6508.1.3 2e604cda67ef */
/* bench 6508.1.4 9cc7f2f787c1 */
/* bench 6508.1.5 24aa576a367f */
/* bench 6508.1.6 41ccbe205824 */
/* bench 6508.1.7 a7b652c2793b */
/* bench 6508.1.8 d5eaefa24617 */
/* bench 6508.1.9 23861737ed08 */
/* bench 6508.1.10 d76b8ad7ea73 */
 * Copyright (c) 2017 Microsemi Corporation
 */
#include <asm/machine.h>
#include <asm/prom.h>

#define DEVCPU_GCB_CHIP_REGS_CHIP_ID	0x71070000
#define CHIP_ID_PART_ID			GENMASK(27, 12)

#define OCELOT_PART_ID			(0x7514 << 12)

#define UART_UART			0x70100000

static __init bool ocelot_detect(void)
{
	u32 rev;
/* bench 5618.3.0 3f0326424462 */
/* bench 5618.3.1 de97d74db2f4 */
/* bench 5618.3.2 73b54a909b56 */
/* bench 5618.3.3 3fae95334eb0 */
/* bench 5618.3.4 f4fdcf5f0b13 */
/* bench 5618.3.5 152666fbf448 */
	int idx;

	/* Look for the TLB entry set up by redboot before trying to use it */
	write_c0_entryhi(DEVCPU_GCB_CHIP_REGS_CHIP_ID);
	mtc0_tlbw_hazard();
	tlb_probe();
	tlb_probe_hazard();
	idx = read_c0_index();
	if (idx < 0)
		return 0;

	/* A TLB entry exists, lets assume its usable and check the CHIP ID */
	rev = __raw_readl((void __iomem *)DEVCPU_GCB_CHIP_REGS_CHIP_ID);

	if ((rev & CHIP_ID_PART_ID) != OCELOT_PART_ID)
		return 0;

	/* Copy command line from bootloader early for Initrd detection */
	if (fw_arg0 < 10 && (fw_arg1 & 0xFFF00000) == 0x80000000) {
		unsigned int prom_argc = fw_arg0;
		const char **prom_argv = (const char **)fw_arg1;

		if (prom_argc > 1 && strlen(prom_argv[1]) > 0)
			/* ignore all built-in args if any f/w args given */
			strcpy(arcs_cmdline, prom_argv[1]);
	}
/* bench 28533.2.0 96ae504bd24b */
/* bench 28533.2.1 839282c92682 */
/* bench 28533.2.2 74f7f809b139 */
/* bench 28533.2.3 6d318b7e38ad */
/* bench 28533.2.4 3548bdff02e1 */
/* bench 28533.2.5 07572d9a8888 */
/* bench 28533.2.6 cddd607e84cd */
/* bench 28533.2.7 d6043903b437 */
/* bench 28533.2.8 8aa68d71c34a */
/* bench 28533.2.9 8d25f029217b */

static void __init ocelot_earlyprintk_init(void)
{
	void __iomem *uart_base;

	uart_base = ioremap(UART_UART, 0x20);
	setup_8250_early_printk_port((unsigned long)uart_base, 2, 50000);
}

static void __init ocelot_late_init(void)
{
	ocelot_earlyprintk_init();
}

static __init const void *ocelot_fixup_fdt(const void *fdt,
					   const void *match_data)
{
	/* This has to be done so late because ioremap needs to work */
	late_time_init = ocelot_late_init;

	return fdt;
}

extern char __dtb_ocelot_pcb123_begin[];

MIPS_MACHINE(ocelot) = {
	.fdt = __dtb_ocelot_pcb123_begin,
	.fixup_fdt = ocelot_fixup_fdt,
	.detect = ocelot_detect,
};
