and r0, r1, r2 
bic r1, r2, r3 
bic r1, r1, r0 
mov r2, r1 
mvn r1, r2 
