Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec  7 18:21:32 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 seven_segment_controller_inst/segment_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seven_segment_controller_inst/segment_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.856ns (22.315%)  route 2.980ns (77.685%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=173, estimated)      1.619     5.127    seven_segment_controller_inst/CLK
    SLICE_X63Y63         FDRE                                         r  seven_segment_controller_inst/segment_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.583 f  seven_segment_controller_inst/segment_counter_reg[1]/Q
                         net (fo=2, estimated)        0.751     6.334    seven_segment_controller_inst/segment_counter_reg[1]
    SLICE_X64Y66         LUT4 (Prop_lut4_I1_O)        0.124     6.458 f  seven_segment_controller_inst/segment_state[7]_i_6/O
                         net (fo=1, estimated)        0.494     6.952    seven_segment_controller_inst/segment_state[7]_i_6_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.076 f  seven_segment_controller_inst/segment_state[7]_i_2/O
                         net (fo=2, estimated)        0.990     8.066    seven_segment_controller_inst/segment_state[7]_i_2_n_0
    SLICE_X62Y68         LUT5 (Prop_lut5_I4_O)        0.152     8.218 r  seven_segment_controller_inst/segment_counter[0]_i_1/O
                         net (fo=32, estimated)       0.745     8.963    seven_segment_controller_inst/segment_counter[0]_i_1_n_0
    SLICE_X63Y64         FDRE                                         r  seven_segment_controller_inst/segment_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=173, estimated)      1.500    14.835    seven_segment_controller_inst/CLK
    SLICE_X63Y64         FDRE                                         r  seven_segment_controller_inst/segment_counter_reg[4]/C
                         clock pessimism              0.268    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X63Y64         FDRE (Setup_fdre_C_R)       -0.631    14.436    seven_segment_controller_inst/segment_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.473    




