

================================================================
== Vitis HLS Report for 'axil_conv2D0'
================================================================
* Date:           Mon May 16 17:55:07 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        HLS
* Solution:       project1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.602 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   122401|   122401|  1.224 ms|  1.224 ms|  122402|  122402|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129  |axil_conv2D0_Pipeline_loop_k1_loop_k2  |       31|       31|  0.310 us|  0.310 us|   31|   31|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_orow_loop_ocol  |   122400|   122400|        34|          -|          -|  3600|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    146|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        4|   1|    435|    552|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     52|    -|
|Register         |        -|   -|     74|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        4|   1|    509|    750|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        3|   1|      1|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |BUS1_s_axi_U                                      |BUS1_s_axi                             |        4|   0|  321|  316|    0|
    |grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129  |axil_conv2D0_Pipeline_loop_k1_loop_k2  |        0|   1|  114|  236|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                       |        4|   1|  435|  552|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1072_fu_198_p2     |         +|   0|  0|  12|          12|           1|
    |add_ln885_1_fu_281_p2    |         +|   0|  0|  14|           6|           1|
    |add_ln885_fu_222_p2      |         +|   0|  0|  14|           6|           1|
    |ret_fu_275_p2            |         +|   0|  0|  12|          12|          12|
    |lhs_fu_186_p2            |         -|   0|  0|  12|          12|          12|
    |lhs_mid1_fu_248_p2       |         -|   0|  0|  12|          12|          12|
    |icmp_ln1072_1_fu_192_p2  |      icmp|   0|  0|  12|          12|          10|
    |icmp_ln1072_fu_207_p2    |      icmp|   0|  0|  10|           6|           4|
    |icmp_ln1080_fu_315_p2    |      icmp|   0|  0|  12|          13|           1|
    |or_ln1080_fu_341_p2      |        or|   0|  0|   2|           1|           1|
    |img_out_d0               |    select|   0|  0|   8|           1|           8|
    |select_ln1072_fu_262_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln1080_fu_333_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln23_1_fu_254_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln23_fu_213_p3    |    select|   0|  0|   6|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 146|          97|          84|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  25|          5|    1|          5|
    |indvar_flatten7_fu_102  |   9|          2|   12|         24|
    |orow_V_fu_98            |   9|          2|    6|         12|
    |rhs_fu_94               |   9|          2|    6|         12|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  52|         11|   25|         53|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |acc_V_reg_387                                                  |  21|   0|   21|          0|
    |ap_CS_fsm                                                      |   4|   0|    4|          0|
    |grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten7_fu_102                                         |  12|   0|   12|          0|
    |orow_V_fu_98                                                   |   6|   0|    6|          0|
    |ret_reg_405                                                    |  12|   0|   12|          0|
    |rhs_fu_94                                                      |   6|   0|    6|          0|
    |select_ln1072_reg_400                                          |   6|   0|    6|          0|
    |select_ln23_reg_395                                            |   6|   0|    6|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  74|   0|   74|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS1_AWVALID  |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_AWREADY  |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_AWADDR   |   in|   14|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WVALID   |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WREADY   |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WDATA    |   in|   32|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_WSTRB    |   in|    4|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARVALID  |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARREADY  |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_ARADDR   |   in|   14|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RVALID   |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RREADY   |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RDATA    |  out|   32|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_RRESP    |  out|    2|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BVALID   |  out|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BREADY   |   in|    1|       s_axi|          BUS1|        scalar|
|s_axi_BUS1_BRESP    |  out|    2|       s_axi|          BUS1|        scalar|
|ap_local_block      |  out|    1|  ap_ctrl_hs|  axil_conv2D0|  return value|
|ap_clk              |   in|    1|  ap_ctrl_hs|  axil_conv2D0|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  axil_conv2D0|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|  axil_conv2D0|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rhs = alloca i32 1"   --->   Operation 5 'alloca' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%orow_V = alloca i32 1"   --->   Operation 6 'alloca' 'orow_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%bias_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %bias"   --->   Operation 8 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%acc_V_2_loc = alloca i64 1"   --->   Operation 9 'alloca' 'acc_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %img_in, i64 666, i64 207, i64 1"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_in"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %img_out, i64 666, i64 207, i64 1"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_out"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %weights, i64 666, i64 207, i64 1"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%acc_V = trunc i32 %bias_read"   --->   Operation 27 'trunc' 'acc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln23 = store i12 0, i12 %indvar_flatten7" [HLS_base_image_conv/axil_conv2D0.cpp:23]   --->   Operation 28 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln23 = store i6 0, i6 %orow_V" [HLS_base_image_conv/axil_conv2D0.cpp:23]   --->   Operation 29 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln23 = store i6 0, i6 %rhs" [HLS_base_image_conv/axil_conv2D0.cpp:23]   --->   Operation 30 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [HLS_base_image_conv/axil_conv2D0.cpp:23]   --->   Operation 31 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.02>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%orow_V_1 = load i6 %orow_V"   --->   Operation 32 'load' 'orow_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i12 %indvar_flatten7"   --->   Operation 33 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %orow_V_1, i6 0"   --->   Operation 34 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %orow_V_1, i2 0"   --->   Operation 35 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %p_shl1"   --->   Operation 36 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.54ns)   --->   "%lhs = sub i12 %p_shl, i12 %p_shl1_cast"   --->   Operation 37 'sub' 'lhs' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.99ns)   --->   "%icmp_ln1072_1 = icmp_eq  i12 %indvar_flatten7_load, i12 3600"   --->   Operation 38 'icmp' 'icmp_ln1072_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.54ns)   --->   "%add_ln1072 = add i12 %indvar_flatten7_load, i12 1"   --->   Operation 39 'add' 'add_ln1072' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1072 = br i1 %icmp_ln1072_1, void %.split6, void"   --->   Operation 40 'br' 'br_ln1072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%rhs_load = load i6 %rhs"   --->   Operation 41 'load' 'rhs_load' <Predicate = (!icmp_ln1072_1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.42ns)   --->   "%icmp_ln1072 = icmp_eq  i6 %rhs_load, i6 60"   --->   Operation 42 'icmp' 'icmp_ln1072' <Predicate = (!icmp_ln1072_1)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.18ns)   --->   "%select_ln23 = select i1 %icmp_ln1072, i6 0, i6 %rhs_load" [HLS_base_image_conv/axil_conv2D0.cpp:23]   --->   Operation 43 'select' 'select_ln23' <Predicate = (!icmp_ln1072_1)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln885 = add i6 %orow_V_1, i6 1"   --->   Operation 44 'add' 'add_ln885' <Predicate = (!icmp_ln1072_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln885, i6 0"   --->   Operation 45 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln1072_1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln885, i2 0"   --->   Operation 46 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln1072_1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i8 %p_shl1_mid1"   --->   Operation 47 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln1072_1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.54ns)   --->   "%lhs_mid1 = sub i12 %p_shl_mid1, i12 %p_shl1_cast_mid1"   --->   Operation 48 'sub' 'lhs_mid1' <Predicate = (!icmp_ln1072_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node ret)   --->   "%select_ln23_1 = select i1 %icmp_ln1072, i12 %lhs_mid1, i12 %lhs" [HLS_base_image_conv/axil_conv2D0.cpp:23]   --->   Operation 49 'select' 'select_ln23_1' <Predicate = (!icmp_ln1072_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.18ns)   --->   "%select_ln1072 = select i1 %icmp_ln1072, i6 %add_ln885, i6 %orow_V_1"   --->   Operation 50 'select' 'select_ln1072' <Predicate = (!icmp_ln1072_1)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [2/2] (1.58ns)   --->   "%call_ln1072 = call void @axil_conv2D0_Pipeline_loop_k1_loop_k2, i21 %acc_V, i6 %select_ln1072, i6 %select_ln23, i8 %weights, i8 %img_in, i21 %acc_V_2_loc"   --->   Operation 51 'call' 'call_ln1072' <Predicate = (!icmp_ln1072_1)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node ret)   --->   "%zext_ln1540 = zext i6 %select_ln23"   --->   Operation 52 'zext' 'zext_ln1540' <Predicate = (!icmp_ln1072_1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.54ns) (out node of the LUT)   --->   "%ret = add i12 %select_ln23_1, i12 %zext_ln1540"   --->   Operation 53 'add' 'ret' <Predicate = (!icmp_ln1072_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.82ns)   --->   "%add_ln885_1 = add i6 %select_ln23, i6 1"   --->   Operation 54 'add' 'add_ln885_1' <Predicate = (!icmp_ln1072_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln1072 = store i12 %add_ln1072, i12 %indvar_flatten7"   --->   Operation 55 'store' 'store_ln1072' <Predicate = (!icmp_ln1072_1)> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln1072 = store i6 %select_ln1072, i6 %orow_V"   --->   Operation 56 'store' 'store_ln1072' <Predicate = (!icmp_ln1072_1)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln885 = store i6 %add_ln885_1, i6 %rhs"   --->   Operation 57 'store' 'store_ln885' <Predicate = (!icmp_ln1072_1)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [HLS_base_image_conv/axil_conv2D0.cpp:41]   --->   Operation 58 'ret' 'ret_ln41' <Predicate = (icmp_ln1072_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln1072 = call void @axil_conv2D0_Pipeline_loop_k1_loop_k2, i21 %acc_V, i6 %select_ln1072, i6 %select_ln23, i8 %weights, i8 %img_in, i21 %acc_V_2_loc"   --->   Operation 59 'call' 'call_ln1072' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_orow_loop_ocol_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3600, i64 3600, i64 3600"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [HLS_base_image_conv/axil_conv2D0.cpp:25]   --->   Operation 62 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%acc_V_2_loc_load = load i21 %acc_V_2_loc"   --->   Operation 63 'load' 'acc_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %acc_V_2_loc_load, i32 8, i32 20"   --->   Operation 64 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.09ns)   --->   "%icmp_ln1080 = icmp_sgt  i13 %tmp, i13 0"   --->   Operation 65 'icmp' 'icmp_ln1080' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node acc_sat)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %acc_V_2_loc_load, i32 20"   --->   Operation 66 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node acc_sat)   --->   "%trunc_ln229 = trunc i21 %acc_V_2_loc_load"   --->   Operation 67 'trunc' 'trunc_ln229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node acc_sat)   --->   "%select_ln1080 = select i1 %icmp_ln1080, i8 255, i8 0"   --->   Operation 68 'select' 'select_ln1080' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node acc_sat)   --->   "%or_ln1080 = or i1 %icmp_ln1080, i1 %tmp_1"   --->   Operation 69 'or' 'or_ln1080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.24ns) (out node of the LUT)   --->   "%acc_sat = select i1 %or_ln1080, i8 %select_ln1080, i8 %trunc_ln229"   --->   Operation 70 'select' 'acc_sat' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i12 %ret"   --->   Operation 71 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%img_out_addr = getelementptr i8 %img_out, i64 0, i64 %zext_ln587" [HLS_base_image_conv/axil_conv2D0.cpp:38]   --->   Operation 72 'getelementptr' 'img_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln38 = store i8 %acc_sat, i12 %img_out_addr" [HLS_base_image_conv/axil_conv2D0.cpp:38]   --->   Operation 73 'store' 'store_ln38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3600> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ img_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_local_deadlock]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=6; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rhs                  (alloca           ) [ 01111]
orow_V               (alloca           ) [ 01111]
indvar_flatten7      (alloca           ) [ 01111]
bias_read            (read             ) [ 00000]
acc_V_2_loc          (alloca           ) [ 00111]
spectopmodule_ln0    (spectopmodule    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specmemcore_ln0      (specmemcore      ) [ 00000]
specbitsmap_ln0      (specbitsmap      ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specmemcore_ln0      (specmemcore      ) [ 00000]
specbitsmap_ln0      (specbitsmap      ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specmemcore_ln0      (specmemcore      ) [ 00000]
specbitsmap_ln0      (specbitsmap      ) [ 00000]
specbitsmap_ln0      (specbitsmap      ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
acc_V                (trunc            ) [ 00111]
store_ln23           (store            ) [ 00000]
store_ln23           (store            ) [ 00000]
store_ln23           (store            ) [ 00000]
br_ln23              (br               ) [ 00000]
orow_V_1             (load             ) [ 00000]
indvar_flatten7_load (load             ) [ 00000]
p_shl                (bitconcatenate   ) [ 00000]
p_shl1               (bitconcatenate   ) [ 00000]
p_shl1_cast          (zext             ) [ 00000]
lhs                  (sub              ) [ 00000]
icmp_ln1072_1        (icmp             ) [ 00111]
add_ln1072           (add              ) [ 00000]
br_ln1072            (br               ) [ 00000]
rhs_load             (load             ) [ 00000]
icmp_ln1072          (icmp             ) [ 00000]
select_ln23          (select           ) [ 00010]
add_ln885            (add              ) [ 00000]
p_shl_mid1           (bitconcatenate   ) [ 00000]
p_shl1_mid1          (bitconcatenate   ) [ 00000]
p_shl1_cast_mid1     (zext             ) [ 00000]
lhs_mid1             (sub              ) [ 00000]
select_ln23_1        (select           ) [ 00000]
select_ln1072        (select           ) [ 00010]
zext_ln1540          (zext             ) [ 00000]
ret                  (add              ) [ 00011]
add_ln885_1          (add              ) [ 00000]
store_ln1072         (store            ) [ 00000]
store_ln1072         (store            ) [ 00000]
store_ln885          (store            ) [ 00000]
ret_ln41             (ret              ) [ 00000]
call_ln1072          (call             ) [ 00000]
specloopname_ln0     (specloopname     ) [ 00000]
empty                (speclooptripcount) [ 00000]
specloopname_ln25    (specloopname     ) [ 00000]
acc_V_2_loc_load     (load             ) [ 00000]
tmp                  (partselect       ) [ 00000]
icmp_ln1080          (icmp             ) [ 00000]
tmp_1                (bitselect        ) [ 00000]
trunc_ln229          (trunc            ) [ 00000]
select_ln1080        (select           ) [ 00000]
or_ln1080            (or               ) [ 00000]
acc_sat              (select           ) [ 00000]
zext_ln587           (zext             ) [ 00000]
img_out_addr         (getelementptr    ) [ 00000]
store_ln38           (store            ) [ 00000]
br_ln0               (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_conv2D0_Pipeline_loop_k1_loop_k2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_orow_loop_ocol_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="rhs_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="orow_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="orow_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten7_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="acc_V_2_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V_2_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="bias_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="img_out_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="12" slack="0"/>
<pin id="120" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_out_addr/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln38_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="12" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="21" slack="1"/>
<pin id="132" dir="0" index="2" bw="6" slack="0"/>
<pin id="133" dir="0" index="3" bw="6" slack="0"/>
<pin id="134" dir="0" index="4" bw="8" slack="0"/>
<pin id="135" dir="0" index="5" bw="8" slack="0"/>
<pin id="136" dir="0" index="6" bw="21" slack="1"/>
<pin id="137" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1072/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="acc_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="acc_V/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln23_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="12" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln23_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln23_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="6" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="orow_V_1_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="1"/>
<pin id="162" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orow_V_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="indvar_flatten7_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="1"/>
<pin id="165" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_shl_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_shl1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="6" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_shl1_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="lhs_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lhs/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln1072_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="0" index="1" bw="12" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1072_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln1072_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1072/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="rhs_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="1"/>
<pin id="206" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_load/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln1072_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="6" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1072/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln23_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="0"/>
<pin id="216" dir="0" index="2" bw="6" slack="0"/>
<pin id="217" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln885_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_shl_mid1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="0"/>
<pin id="230" dir="0" index="1" bw="6" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_shl1_mid1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="6" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_shl1_cast_mid1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_mid1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="lhs_mid1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lhs_mid1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln23_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="12" slack="0"/>
<pin id="257" dir="0" index="2" bw="12" slack="0"/>
<pin id="258" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln1072_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="0" index="2" bw="6" slack="0"/>
<pin id="266" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1072/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln1540_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="ret_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="0"/>
<pin id="277" dir="0" index="1" bw="6" slack="0"/>
<pin id="278" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln885_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_1/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln1072_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="12" slack="0"/>
<pin id="289" dir="0" index="1" bw="12" slack="1"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1072/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln1072_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="0" index="1" bw="6" slack="1"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1072/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln885_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="6" slack="1"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="acc_V_2_loc_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="21" slack="3"/>
<pin id="304" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_2_loc_load/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="13" slack="0"/>
<pin id="307" dir="0" index="1" bw="21" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="0" index="3" bw="6" slack="0"/>
<pin id="310" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln1080_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="13" slack="0"/>
<pin id="317" dir="0" index="1" bw="13" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1080/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="21" slack="0"/>
<pin id="324" dir="0" index="2" bw="6" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln229_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="21" slack="0"/>
<pin id="331" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln229/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="select_ln1080_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="0" index="2" bw="8" slack="0"/>
<pin id="337" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1080/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="or_ln1080_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1080/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="acc_sat_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="0"/>
<pin id="351" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_sat/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln587_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="2"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/4 "/>
</bind>
</comp>

<comp id="360" class="1005" name="rhs_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="367" class="1005" name="orow_V_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="orow_V "/>
</bind>
</comp>

<comp id="374" class="1005" name="indvar_flatten7_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="0"/>
<pin id="376" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="381" class="1005" name="acc_V_2_loc_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="21" slack="1"/>
<pin id="383" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_2_loc "/>
</bind>
</comp>

<comp id="387" class="1005" name="acc_V_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="21" slack="1"/>
<pin id="389" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

<comp id="395" class="1005" name="select_ln23_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="1"/>
<pin id="397" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="400" class="1005" name="select_ln1072_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="1"/>
<pin id="402" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1072 "/>
</bind>
</comp>

<comp id="405" class="1005" name="ret_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="12" slack="2"/>
<pin id="407" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="92" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="138"><net_src comp="66" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="129" pin=4"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="129" pin=5"/></net>

<net id="144"><net_src comp="110" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="50" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="160" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="50" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="160" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="166" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="163" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="163" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="60" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="50" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="204" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="221"><net_src comp="213" pin="3"/><net_sink comp="129" pin=3"/></net>

<net id="226"><net_src comp="160" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="64" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="222" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="222" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="228" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="207" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="186" pin="2"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="207" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="222" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="160" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="270"><net_src comp="262" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="274"><net_src comp="213" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="254" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="213" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="64" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="198" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="262" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="281" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="311"><net_src comp="78" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="80" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="82" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="319"><net_src comp="305" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="84" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="86" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="302" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="82" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="302" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="315" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="88" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="90" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="315" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="321" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="333" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="329" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="355"><net_src comp="347" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="359"><net_src comp="356" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="363"><net_src comp="94" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="370"><net_src comp="98" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="377"><net_src comp="102" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="384"><net_src comp="106" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="129" pin=6"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="390"><net_src comp="141" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="398"><net_src comp="213" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="129" pin=3"/></net>

<net id="403"><net_src comp="262" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="408"><net_src comp="275" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="356" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_out | {4 }
 - Input state : 
	Port: axil_conv2D0 : img_in | {2 3 }
	Port: axil_conv2D0 : weights | {2 3 }
	Port: axil_conv2D0 : bias | {1 }
  - Chain level:
	State 1
		store_ln23 : 1
		store_ln23 : 1
		store_ln23 : 1
	State 2
		p_shl : 1
		p_shl1 : 1
		p_shl1_cast : 2
		lhs : 3
		icmp_ln1072_1 : 1
		add_ln1072 : 1
		br_ln1072 : 2
		icmp_ln1072 : 1
		select_ln23 : 2
		add_ln885 : 1
		p_shl_mid1 : 2
		p_shl1_mid1 : 2
		p_shl1_cast_mid1 : 3
		lhs_mid1 : 4
		select_ln23_1 : 5
		select_ln1072 : 2
		call_ln1072 : 3
		zext_ln1540 : 3
		ret : 6
		add_ln885_1 : 3
		store_ln1072 : 2
		store_ln1072 : 3
		store_ln885 : 4
	State 3
	State 4
		tmp : 1
		icmp_ln1080 : 2
		tmp_1 : 1
		trunc_ln229 : 1
		select_ln1080 : 3
		or_ln1080 : 3
		acc_sat : 3
		img_out_addr : 1
		store_ln38 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129 |    1    |  6.4713 |   121   |   151   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln1072_fu_198                |    0    |    0    |    0    |    12   |
|    add   |                 add_ln885_fu_222                 |    0    |    0    |    0    |    14   |
|          |                    ret_fu_275                    |    0    |    0    |    0    |    12   |
|          |                add_ln885_1_fu_281                |    0    |    0    |    0    |    14   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                select_ln23_fu_213                |    0    |    0    |    0    |    6    |
|          |               select_ln23_1_fu_254               |    0    |    0    |    0    |    12   |
|  select  |               select_ln1072_fu_262               |    0    |    0    |    0    |    6    |
|          |               select_ln1080_fu_333               |    0    |    0    |    0    |    8    |
|          |                  acc_sat_fu_347                  |    0    |    0    |    0    |    8    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln1072_1_fu_192               |    0    |    0    |    0    |    12   |
|   icmp   |                icmp_ln1072_fu_207                |    0    |    0    |    0    |    10   |
|          |                icmp_ln1080_fu_315                |    0    |    0    |    0    |    12   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    sub   |                    lhs_fu_186                    |    0    |    0    |    0    |    12   |
|          |                  lhs_mid1_fu_248                 |    0    |    0    |    0    |    12   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    or    |                 or_ln1080_fu_341                 |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   read   |               bias_read_read_fu_110              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                   acc_V_fu_141                   |    0    |    0    |    0    |    0    |
|          |                trunc_ln229_fu_329                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                   p_shl_fu_166                   |    0    |    0    |    0    |    0    |
|bitconcatenate|                   p_shl1_fu_174                  |    0    |    0    |    0    |    0    |
|          |                 p_shl_mid1_fu_228                |    0    |    0    |    0    |    0    |
|          |                p_shl1_mid1_fu_236                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                p_shl1_cast_fu_182                |    0    |    0    |    0    |    0    |
|   zext   |              p_shl1_cast_mid1_fu_244             |    0    |    0    |    0    |    0    |
|          |                zext_ln1540_fu_271                |    0    |    0    |    0    |    0    |
|          |                 zext_ln587_fu_356                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|partselect|                    tmp_fu_305                    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
| bitselect|                   tmp_1_fu_321                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                  |    1    |  6.4713 |   121   |   303   |
|----------|--------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  acc_V_2_loc_reg_381  |   21   |
|     acc_V_reg_387     |   21   |
|indvar_flatten7_reg_374|   12   |
|     orow_V_reg_367    |    6   |
|      ret_reg_405      |   12   |
|      rhs_reg_360      |    6   |
| select_ln1072_reg_400 |    6   |
|  select_ln23_reg_395  |    6   |
+-----------------------+--------+
|         Total         |   90   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
| grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129 |  p2  |   2  |   6  |   12   ||    9    |
| grp_axil_conv2D0_Pipeline_loop_k1_loop_k2_fu_129 |  p3  |   2  |   6  |   12   ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |   24   ||  3.176  ||    18   |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    6   |   121  |   303  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   90   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    9   |   211  |   321  |
+-----------+--------+--------+--------+--------+
