#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jun 17 20:18:05 2025
# Process ID: 61136
# Current directory: C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13356 C:\Users\tzh\Desktop\axi_full_module_control\1_axi_full_module_dds\axi_full_module_popeye.xpr
# Log file: C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/vivado.log
# Journal file: C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds\vivado.jou
# Running On: DESKTOP-K54KI5V, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 16, Host memory: 33596 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference system_dds_gen_crtl_0_0
generate_target Simulation [get_files C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/ip/fifo_w72xd512/fifo_w72xd512.xci]
generate_target Simulation [get_files C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/ip/fifo_w288xd512/fifo_w288xd512.xci]
generate_target Simulation [get_files C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/ip/fifo_w144xd512/fifo_w144xd512.xci]
generate_target Simulation [get_files C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/ip/fifo_w40xd16/fifo_w40xd16.xci]
generate_target Simulation [get_files C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/axi_full_module_popeye.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
launch_simulation
source tb_dds_gen_crtl.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
update_module_reference system_dds_gen_crtl_0_0
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_clk0]
startgroup
set_property -dict [list CONFIG.PSU__FPGA_PL1_ENABLE {0} CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
delete_bd_objs [get_bd_cells rst_ps8_0_24M]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_full_module_pope_0/axi_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_full_module_pope_0/user_rd_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_full_module_pope_0/user_wr_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dds_gen_crtl_0/axi_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dds_gen_crtl_0/rd_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dds_gen_crtl_0/wr_clk]
endgroup
regenerate_bd_layout
save_bd_design
delete_bd_objs [get_bd_nets axi_full_module_pope_0_user_rd_last]
save_bd_design
reset_run synth_1
reset_run system_zynq_ultra_ps_e_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
reset_run system_zynq_ultra_ps_e_0_0_synth_1
reset_run system_dds_gen_crtl_0_0_synth_1
connect_bd_net [get_bd_pins rst_ps8_0_99M/peripheral_aresetn] [get_bd_pins axi_full_module_pope_0/global_rst_n]
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/tzh/Desktop/axi_full_module_control/1_axi_full_module_dds/system_wrapper.xsa
