// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="syncGen,hls_ip_2016_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k325tffg900-2,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.438375,HLS_SYN_LAT=12500007,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=165,HLS_SYN_LUT=903}" *)

module syncGen (
        ap_clk,
        ap_rst_n,
        time_stream_V_sec_V_TDATA,
        time_stream_V_sec_V_TVALID,
        time_stream_V_sec_V_TREADY,
        sync_pulse_V
);

parameter    ap_ST_st1_fsm_0 = 8'b1;
parameter    ap_ST_st2_fsm_1 = 8'b10;
parameter    ap_ST_st3_fsm_2 = 8'b100;
parameter    ap_ST_st4_fsm_3 = 8'b1000;
parameter    ap_ST_st5_fsm_4 = 8'b10000;
parameter    ap_ST_st6_fsm_5 = 8'b100000;
parameter    ap_ST_st7_fsm_6 = 8'b1000000;
parameter    ap_ST_st8_fsm_7 = 8'b10000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv25_0 = 25'b0000000000000000000000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_3 = 11'b11;
parameter    ap_const_lv11_40 = 11'b1000000;
parameter    ap_const_lv11_69 = 11'b1101001;
parameter    ap_const_lv11_B5 = 11'b10110101;
parameter    ap_const_lv11_10A = 11'b100001010;
parameter    ap_const_lv11_11C = 11'b100011100;
parameter    ap_const_lv11_17E = 11'b101111110;
parameter    ap_const_lv11_1D5 = 11'b111010101;
parameter    ap_const_lv11_213 = 11'b1000010011;
parameter    ap_const_lv11_221 = 11'b1000100001;
parameter    ap_const_lv11_227 = 11'b1000100111;
parameter    ap_const_lv11_266 = 11'b1001100110;
parameter    ap_const_lv11_2C8 = 11'b1011001000;
parameter    ap_const_lv11_2D6 = 11'b1011010110;
parameter    ap_const_lv11_32A = 11'b1100101010;
parameter    ap_const_lv11_33E = 11'b1100111110;
parameter    ap_const_lv11_34E = 11'b1101001110;
parameter    ap_const_lv11_37D = 11'b1101111101;
parameter    ap_const_lv11_3D7 = 11'b1111010111;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv11_459 = 11'b10001011001;
parameter    ap_const_lv11_4AC = 11'b10010101100;
parameter    ap_const_lv11_4BE = 11'b10010111110;
parameter    ap_const_lv11_4DA = 11'b10011011010;
parameter    ap_const_lv11_4E9 = 11'b10011101001;
parameter    ap_const_lv11_505 = 11'b10100000101;
parameter    ap_const_lv11_563 = 11'b10101100011;
parameter    ap_const_lv11_5C5 = 11'b10111000101;
parameter    ap_const_lv11_601 = 11'b11000000001;
parameter    ap_const_lv11_61F = 11'b11000011111;
parameter    ap_const_lv11_662 = 11'b11001100010;
parameter    ap_const_lv11_6A1 = 11'b11010100001;
parameter    ap_const_lv11_6B6 = 11'b11010110110;
parameter    ap_const_lv11_6D0 = 11'b11011010000;
parameter    ap_const_lv11_6D5 = 11'b11011010101;
parameter    ap_const_lv11_713 = 11'b11100010011;
parameter    ap_const_lv11_746 = 11'b11101000110;
parameter    ap_const_lv11_77D = 11'b11101111101;
parameter    ap_const_lv11_7CB = 11'b11111001011;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv6_3 = 6'b11;
parameter    ap_const_lv6_2 = 6'b10;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv6_5 = 6'b101;
parameter    ap_const_lv6_4 = 6'b100;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv6_7 = 6'b111;
parameter    ap_const_lv6_6 = 6'b110;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv6_9 = 6'b1001;
parameter    ap_const_lv6_8 = 6'b1000;
parameter    ap_const_lv4_B = 4'b1011;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv6_B = 6'b1011;
parameter    ap_const_lv6_A = 6'b1010;
parameter    ap_const_lv4_D = 4'b1101;
parameter    ap_const_lv4_C = 4'b1100;
parameter    ap_const_lv6_D = 6'b1101;
parameter    ap_const_lv6_C = 6'b1100;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv4_E = 4'b1110;
parameter    ap_const_lv6_F = 6'b1111;
parameter    ap_const_lv6_E = 6'b1110;
parameter    ap_const_lv5_11 = 5'b10001;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv6_11 = 6'b10001;
parameter    ap_const_lv6_10 = 6'b10000;
parameter    ap_const_lv5_13 = 5'b10011;
parameter    ap_const_lv5_12 = 5'b10010;
parameter    ap_const_lv6_13 = 6'b10011;
parameter    ap_const_lv6_12 = 6'b10010;
parameter    ap_const_lv5_15 = 5'b10101;
parameter    ap_const_lv5_14 = 5'b10100;
parameter    ap_const_lv6_15 = 6'b10101;
parameter    ap_const_lv6_14 = 6'b10100;
parameter    ap_const_lv5_17 = 5'b10111;
parameter    ap_const_lv5_16 = 5'b10110;
parameter    ap_const_lv6_17 = 6'b10111;
parameter    ap_const_lv6_16 = 6'b10110;
parameter    ap_const_lv5_19 = 5'b11001;
parameter    ap_const_lv5_18 = 5'b11000;
parameter    ap_const_lv6_19 = 6'b11001;
parameter    ap_const_lv6_18 = 6'b11000;
parameter    ap_const_lv5_1B = 5'b11011;
parameter    ap_const_lv5_1A = 5'b11010;
parameter    ap_const_lv6_1B = 6'b11011;
parameter    ap_const_lv6_1A = 6'b11010;
parameter    ap_const_lv5_1D = 5'b11101;
parameter    ap_const_lv5_1C = 5'b11100;
parameter    ap_const_lv6_1D = 6'b11101;
parameter    ap_const_lv6_1C = 6'b11100;
parameter    ap_const_lv5_1F = 5'b11111;
parameter    ap_const_lv5_1E = 5'b11110;
parameter    ap_const_lv6_1F = 6'b11111;
parameter    ap_const_lv6_1E = 6'b11110;
parameter    ap_const_lv6_21 = 6'b100001;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv6_23 = 6'b100011;
parameter    ap_const_lv6_22 = 6'b100010;
parameter    ap_const_lv6_25 = 6'b100101;
parameter    ap_const_lv6_24 = 6'b100100;
parameter    ap_const_lv6_27 = 6'b100111;
parameter    ap_const_lv6_26 = 6'b100110;
parameter    ap_const_lv6_29 = 6'b101001;
parameter    ap_const_lv6_28 = 6'b101000;
parameter    ap_const_lv25_17D7840 = 25'b1011111010111100001000000;
parameter    ap_const_lv25_1 = 25'b1;

input   ap_clk;
input   ap_rst_n;
input  [15:0] time_stream_V_sec_V_TDATA;
input   time_stream_V_sec_V_TVALID;
output   time_stream_V_sec_V_TREADY;
output  [0:0] sync_pulse_V;

reg[0:0] sync_pulse_V;

reg    ap_rst_n_inv;
reg   [15:0] time_stream_V_sec_V_0_data_out;
wire    time_stream_V_sec_V_0_vld_in;
wire    time_stream_V_sec_V_0_vld_out;
reg    time_stream_V_sec_V_0_ack_out;
reg   [15:0] time_stream_V_sec_V_0_data_reg;
reg    time_stream_V_sec_V_0_areset_d;
reg    time_stream_V_sec_V_0_in_rdy;
reg    time_stream_V_sec_V_0_has_vld_data_reg_i;
reg    time_stream_V_sec_V_0_has_vld_data_reg;
reg   [5:0] i;
wire   [5:0] time_to_sync_address0;
reg    time_to_sync_ce0;
wire   [10:0] time_to_sync_q0;
reg    time_stream_V_sec_V_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_69;
reg   [15:0] time_stream_V_sec_V_read_reg_1535;
wire   [10:0] r_V_fu_524_p1;
reg   [10:0] r_V_reg_1540;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_83;
wire   [5:0] p_i_load_12_fu_685_p3;
reg   [5:0] p_i_load_12_reg_1587;
wire   [0:0] grp_fu_359_p2;
reg   [0:0] tmp_4_9_reg_1592;
wire   [0:0] tmp_7_fu_701_p2;
reg   [0:0] tmp_7_reg_1597;
wire   [3:0] p_5_15_fu_707_p3;
reg   [3:0] p_5_15_reg_1602;
wire   [0:0] grp_fu_369_p2;
reg   [0:0] tmp_4_10_reg_1607;
wire   [0:0] tmp_8_fu_715_p2;
reg   [0:0] tmp_8_reg_1613;
wire   [0:0] grp_fu_379_p2;
reg   [0:0] tmp_4_12_reg_1619;
wire   [0:0] tmp_9_fu_721_p2;
reg   [0:0] tmp_9_reg_1625;
wire   [0:0] grp_fu_384_p2;
reg   [0:0] tmp_4_13_reg_1631;
wire   [0:0] grp_fu_389_p2;
reg   [0:0] tmp_4_14_reg_1636;
wire   [0:0] grp_fu_394_p2;
reg   [0:0] tmp_4_15_reg_1643;
wire   [0:0] grp_fu_399_p2;
reg   [0:0] tmp_4_16_reg_1648;
wire   [5:0] p_i_load_43_fu_973_p3;
reg   [5:0] p_i_load_43_reg_1655;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_116;
wire   [0:0] grp_fu_439_p2;
reg   [0:0] tmp_4_24_reg_1660;
wire   [0:0] tmp_14_fu_989_p2;
reg   [0:0] tmp_14_reg_1665;
wire   [4:0] p_5_45_fu_995_p3;
reg   [4:0] p_5_45_reg_1670;
wire   [0:0] grp_fu_449_p2;
reg   [0:0] tmp_4_26_reg_1675;
wire   [0:0] tmp_15_fu_1003_p2;
reg   [0:0] tmp_15_reg_1681;
wire   [0:0] grp_fu_459_p2;
reg   [0:0] tmp_4_28_reg_1687;
wire   [0:0] tmp_16_fu_1009_p2;
reg   [0:0] tmp_16_reg_1693;
wire   [0:0] grp_fu_464_p2;
reg   [0:0] tmp_4_29_reg_1699;
wire   [0:0] grp_fu_469_p2;
reg   [0:0] tmp_4_30_reg_1704;
wire   [0:0] grp_fu_474_p2;
reg   [0:0] tmp_4_31_reg_1711;
wire   [0:0] grp_fu_479_p2;
reg   [0:0] tmp_4_32_reg_1716;
wire   [5:0] p_14_fu_1230_p3;
reg   [5:0] p_14_reg_1722;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_147;
wire   [5:0] p_15_fu_1238_p3;
reg   [5:0] p_15_reg_1727;
wire   [0:0] tmp_22_fu_1246_p2;
reg   [0:0] tmp_22_reg_1732;
wire   [5:0] p_16_fu_1252_p3;
reg   [5:0] p_16_reg_1737;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_162;
wire   [0:0] tmp_54_fu_1354_p2;
reg   [0:0] tmp_54_reg_1747;
reg   [10:0] time_to_sync_load_reg_1752;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_172;
wire   [0:0] tmp_84_fu_1443_p2;
reg   [0:0] tmp_84_reg_1757;
wire   [0:0] tmp_2_fu_1449_p2;
reg   [0:0] tmp_2_reg_1762;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_183;
wire   [24:0] j_1_fu_1529_p2;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_192;
reg   [24:0] j_reg_303;
wire   [0:0] exitcond_fu_1523_p2;
wire   [63:0] tmp_1_fu_1265_p1;
wire   [0:0] tmp_106_fu_1512_p2;
reg   [10:0] grp_fu_314_p0;
reg   [10:0] grp_fu_319_p0;
reg   [10:0] grp_fu_324_p0;
reg   [10:0] grp_fu_329_p0;
reg   [10:0] grp_fu_334_p0;
reg   [10:0] grp_fu_339_p0;
reg   [10:0] grp_fu_344_p0;
reg   [10:0] grp_fu_349_p0;
reg   [10:0] grp_fu_354_p0;
reg   [10:0] grp_fu_359_p0;
reg   [10:0] grp_fu_364_p0;
reg   [10:0] grp_fu_369_p0;
reg   [10:0] grp_fu_374_p0;
reg   [10:0] grp_fu_379_p0;
reg   [10:0] grp_fu_384_p0;
reg   [10:0] grp_fu_389_p0;
reg   [10:0] grp_fu_394_p0;
reg   [10:0] grp_fu_399_p0;
wire   [0:0] grp_fu_319_p2;
wire   [0:0] grp_fu_314_p2;
wire   [0:0] tmp_fu_557_p2;
wire   [5:0] p_5_cast5_fu_549_p1;
wire   [0:0] grp_fu_329_p2;
wire   [0:0] grp_fu_324_p2;
wire   [0:0] tmp_3_fu_587_p2;
wire   [1:0] p_5_fu_571_p3;
wire   [1:0] p_5_cast_fu_553_p1;
wire   [1:0] p_5_2_fu_593_p3;
wire   [5:0] p_5_cast_cast_fu_579_p3;
wire   [5:0] p_i_load_fu_563_p3;
wire   [0:0] grp_fu_339_p2;
wire   [0:0] grp_fu_334_p2;
wire   [0:0] tmp_5_fu_629_p2;
wire   [2:0] p_5_5_fu_613_p3;
wire   [2:0] p_5_cast_3_fu_601_p1;
wire   [5:0] p_5_cast_cast_6_fu_621_p3;
wire   [5:0] p_i_load_4_fu_605_p3;
wire   [0:0] grp_fu_349_p2;
wire   [0:0] grp_fu_344_p2;
wire   [0:0] tmp_6_fu_667_p2;
wire   [2:0] p_5_cast1_cast_fu_651_p3;
wire   [2:0] p_5_7_fu_635_p3;
wire   [2:0] p_5_10_fu_673_p3;
wire   [5:0] p_5_cast_cast_9_fu_659_p3;
wire   [5:0] p_i_load_8_fu_643_p3;
wire   [0:0] grp_fu_354_p2;
wire   [3:0] p_5_13_fu_693_p3;
wire   [3:0] p_5_cast_11_fu_681_p1;
wire   [0:0] grp_fu_364_p2;
wire   [0:0] grp_fu_374_p2;
wire   [5:0] p_5_cast_cast_14_fu_727_p3;
wire   [3:0] p_5_17_fu_740_p3;
wire   [5:0] p_5_cast_cast_18_fu_747_p3;
wire   [5:0] p_i_load_16_fu_734_p3;
wire   [3:0] p_5_cast1_cast_21_fu_767_p3;
wire   [3:0] p_5_19_fu_754_p3;
wire   [5:0] p_5_cast_cast_22_fu_774_p3;
wire   [5:0] p_i_load_20_fu_760_p3;
wire   [0:0] tmp_s_fu_809_p2;
wire   [3:0] p_5_cast1_cast_25_fu_795_p3;
wire   [3:0] p_5_23_fu_781_p3;
wire   [3:0] p_5_27_fu_813_p3;
wire   [5:0] p_5_cast_cast_26_fu_802_p3;
wire   [5:0] p_i_load_24_fu_788_p3;
wire   [0:0] tmp_10_fu_847_p2;
wire   [4:0] p_5_30_fu_833_p3;
wire   [4:0] p_5_cast_28_fu_821_p1;
wire   [5:0] p_5_cast_cast_31_fu_840_p3;
wire   [5:0] p_i_load_29_fu_825_p3;
wire   [0:0] grp_fu_409_p2;
wire   [0:0] grp_fu_404_p2;
wire   [0:0] tmp_11_fu_883_p2;
wire   [4:0] p_5_34_fu_867_p3;
wire   [4:0] p_5_32_fu_851_p3;
wire   [5:0] p_5_cast_cast_35_fu_875_p3;
wire   [5:0] p_i_load_33_fu_859_p3;
wire   [0:0] grp_fu_419_p2;
wire   [0:0] grp_fu_414_p2;
wire   [0:0] tmp_12_fu_921_p2;
wire   [4:0] p_5_38_fu_905_p3;
wire   [4:0] p_5_36_fu_889_p3;
wire   [5:0] p_5_cast_cas_fu_913_p3;
wire   [5:0] p_i_load_37_fu_897_p3;
wire   [0:0] grp_fu_429_p2;
wire   [0:0] grp_fu_424_p2;
wire   [0:0] tmp_13_fu_959_p2;
wire   [4:0] p_5_41_fu_943_p3;
wire   [4:0] p_5_39_fu_927_p3;
wire   [5:0] p_5_cast_c_fu_951_p3;
wire   [5:0] p_i_load_40_fu_935_p3;
wire   [0:0] grp_fu_434_p2;
wire   [4:0] p_5_cast_44_fu_981_p3;
wire   [4:0] p_5_42_fu_965_p3;
wire   [0:0] grp_fu_444_p2;
wire   [0:0] grp_fu_454_p2;
wire   [5:0] p_5_cast_1_fu_1015_p3;
wire   [4:0] p_5_ca_fu_1028_p3;
wire   [5:0] p_5_ca_1_fu_1035_p3;
wire   [5:0] p_i_lo_fu_1022_p3;
wire   [4:0] p_5_s_fu_1055_p3;
wire   [4:0] p_5_46_fu_1042_p3;
wire   [5:0] p_5_1_fu_1062_p3;
wire   [5:0] p_i_s_fu_1048_p3;
wire   [0:0] tmp_17_fu_1097_p2;
wire   [4:0] p_18_fu_1083_p3;
wire   [4:0] p_5_47_fu_1069_p3;
wire   [4:0] p_5_48_fu_1101_p3;
wire   [5:0] p_19_fu_1090_p3;
wire   [5:0] p_s_fu_1076_p3;
wire   [0:0] tmp_18_fu_1128_p2;
wire   [5:0] p_6_fu_1121_p3;
wire   [5:0] p_3_fu_1109_p1;
wire   [5:0] p_4_fu_1113_p3;
wire   [0:0] grp_fu_489_p2;
wire   [0:0] grp_fu_484_p2;
wire   [0:0] tmp_19_fu_1156_p2;
wire   [5:0] p_9_fu_1148_p3;
wire   [5:0] p_7_fu_1132_p3;
wire   [5:0] p_8_fu_1140_p3;
wire   [0:0] grp_fu_499_p2;
wire   [0:0] grp_fu_494_p2;
wire   [0:0] tmp_20_fu_1186_p2;
wire   [5:0] p_2_fu_1178_p3;
wire   [5:0] p_20_fu_1162_p3;
wire   [5:0] p_1_fu_1170_p3;
wire   [0:0] grp_fu_509_p2;
wire   [0:0] grp_fu_504_p2;
wire   [0:0] tmp_21_fu_1216_p2;
wire   [5:0] p_12_fu_1208_p3;
wire   [5:0] p_10_fu_1192_p3;
wire   [5:0] p_11_fu_1200_p3;
wire   [0:0] grp_fu_519_p2;
wire   [0:0] grp_fu_514_p2;
wire   [5:0] p_13_fu_1222_p3;
wire   [5:0] p_17_fu_1260_p3;
wire   [0:0] tmp_26_fu_1270_p2;
wire   [0:0] tmp_28_fu_1276_p2;
wire   [0:0] tmp_30_fu_1282_p2;
wire   [0:0] tmp_32_fu_1288_p2;
wire   [0:0] tmp_34_fu_1294_p2;
wire   [0:0] tmp_36_fu_1300_p2;
wire   [0:0] tmp_38_fu_1306_p2;
wire   [0:0] tmp_40_fu_1312_p2;
wire   [0:0] tmp_42_fu_1318_p2;
wire   [0:0] tmp_44_fu_1324_p2;
wire   [0:0] tmp_46_fu_1330_p2;
wire   [0:0] tmp_48_fu_1336_p2;
wire   [0:0] tmp_50_fu_1342_p2;
wire   [0:0] tmp_52_fu_1348_p2;
wire   [0:0] tmp_56_fu_1360_p2;
wire   [0:0] tmp_58_fu_1365_p2;
wire   [0:0] tmp_60_fu_1371_p2;
wire   [0:0] tmp_62_fu_1377_p2;
wire   [0:0] tmp_64_fu_1383_p2;
wire   [0:0] tmp_66_fu_1389_p2;
wire   [0:0] tmp_68_fu_1395_p2;
wire   [0:0] tmp_70_fu_1401_p2;
wire   [0:0] tmp_72_fu_1407_p2;
wire   [0:0] tmp_74_fu_1413_p2;
wire   [0:0] tmp_76_fu_1419_p2;
wire   [0:0] tmp_78_fu_1425_p2;
wire   [0:0] tmp_80_fu_1431_p2;
wire   [0:0] tmp_82_fu_1437_p2;
wire   [0:0] tmp_86_fu_1453_p2;
wire   [0:0] tmp_88_fu_1458_p2;
wire   [0:0] tmp_90_fu_1464_p2;
wire   [0:0] tmp_92_fu_1470_p2;
wire   [0:0] tmp_94_fu_1476_p2;
wire   [0:0] tmp_96_fu_1482_p2;
wire   [0:0] tmp_98_fu_1488_p2;
wire   [0:0] tmp_100_fu_1494_p2;
wire   [0:0] tmp_102_fu_1500_p2;
wire   [0:0] tmp_104_fu_1506_p2;
reg   [7:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 time_stream_V_sec_V_0_in_rdy = 1'b0;
#0 time_stream_V_sec_V_0_has_vld_data_reg = 1'b0;
#0 i = 6'b000000;
#0 ap_CS_fsm = 8'b1;
end

syncGen_time_to_sync #(
    .DataWidth( 11 ),
    .AddressRange( 42 ),
    .AddressWidth( 6 ))
time_to_sync_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(time_to_sync_address0),
    .ce0(time_to_sync_ce0),
    .q0(time_to_sync_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        time_stream_V_sec_V_0_has_vld_data_reg <= 1'b0;
    end else begin
        time_stream_V_sec_V_0_has_vld_data_reg <= time_stream_V_sec_V_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        time_stream_V_sec_V_0_in_rdy <= 1'b0;
    end else begin
        time_stream_V_sec_V_0_in_rdy <= (time_stream_V_sec_V_0_ack_out | ~time_stream_V_sec_V_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(tmp_2_fu_1449_p2 == 1'b0))) begin
        j_reg_303 <= ap_const_lv25_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(tmp_2_reg_1762 == 1'b0) & (1'b0 == exitcond_fu_1523_p2))) begin
        j_reg_303 <= j_1_fu_1529_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(1'b0 == tmp_106_fu_1512_p2))) begin
        i <= p_16_reg_1737;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        p_14_reg_1722 <= p_14_fu_1230_p3;
        p_15_reg_1727[0] <= p_15_fu_1238_p3[0];
        p_16_reg_1737 <= p_16_fu_1252_p3;
        tmp_22_reg_1732 <= tmp_22_fu_1246_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        p_5_15_reg_1602 <= p_5_15_fu_707_p3;
        p_i_load_12_reg_1587 <= p_i_load_12_fu_685_p3;
        r_V_reg_1540 <= r_V_fu_524_p1;
        tmp_4_10_reg_1607 <= grp_fu_369_p2;
        tmp_4_12_reg_1619 <= grp_fu_379_p2;
        tmp_4_13_reg_1631 <= grp_fu_384_p2;
        tmp_4_14_reg_1636 <= grp_fu_389_p2;
        tmp_4_15_reg_1643 <= grp_fu_394_p2;
        tmp_4_16_reg_1648 <= grp_fu_399_p2;
        tmp_4_9_reg_1592 <= grp_fu_359_p2;
        tmp_7_reg_1597 <= tmp_7_fu_701_p2;
        tmp_8_reg_1613 <= tmp_8_fu_715_p2;
        tmp_9_reg_1625 <= tmp_9_fu_721_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_5_45_reg_1670 <= p_5_45_fu_995_p3;
        p_i_load_43_reg_1655 <= p_i_load_43_fu_973_p3;
        tmp_14_reg_1665 <= tmp_14_fu_989_p2;
        tmp_15_reg_1681 <= tmp_15_fu_1003_p2;
        tmp_16_reg_1693 <= tmp_16_fu_1009_p2;
        tmp_4_24_reg_1660 <= grp_fu_439_p2;
        tmp_4_26_reg_1675 <= grp_fu_449_p2;
        tmp_4_28_reg_1687 <= grp_fu_459_p2;
        tmp_4_29_reg_1699 <= grp_fu_464_p2;
        tmp_4_30_reg_1704 <= grp_fu_469_p2;
        tmp_4_31_reg_1711 <= grp_fu_474_p2;
        tmp_4_32_reg_1716 <= grp_fu_479_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        time_stream_V_sec_V_0_areset_d <= ap_rst_n_inv;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == time_stream_V_sec_V_0_vld_in) & (1'b1 == time_stream_V_sec_V_0_in_rdy))) begin
        time_stream_V_sec_V_0_data_reg <= time_stream_V_sec_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(time_stream_V_sec_V_0_vld_out == 1'b0))) begin
        time_stream_V_sec_V_read_reg_1535 <= time_stream_V_sec_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        time_to_sync_load_reg_1752 <= time_to_sync_q0;
        tmp_84_reg_1757 <= tmp_84_fu_1443_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        tmp_2_reg_1762 <= tmp_2_fu_1449_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        tmp_54_reg_1747 <= tmp_54_fu_1354_p2;
    end
end

always @ (*) begin
    if (ap_sig_69) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_83) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_116) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_147) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_162) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_172) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_183) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_192) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_314_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_314_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_314_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_319_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_319_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_319_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_324_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_324_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_324_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_329_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_329_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_329_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_334_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_334_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_334_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_339_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_339_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_339_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_344_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_344_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_344_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_349_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_349_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_349_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_354_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_354_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_354_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_359_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_359_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_359_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        grp_fu_364_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_364_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_364_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_fu_369_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_369_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_369_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_fu_374_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_374_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_374_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_fu_379_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_379_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_379_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_fu_384_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_384_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_384_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_fu_389_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_389_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_389_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_fu_394_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_394_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_394_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_fu_399_p0 = r_V_reg_1540;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_399_p0 = r_V_fu_524_p1;
    end else begin
        grp_fu_399_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) & ~(tmp_2_reg_1762 == 1'b0) & (1'b0 == exitcond_fu_1523_p2))) begin
        sync_pulse_V = 1'b1;
    end else if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & (tmp_2_fu_1449_p2 == 1'b0))) begin
        sync_pulse_V = 1'b0;
    end else begin
        sync_pulse_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(time_stream_V_sec_V_0_vld_out == 1'b0))) begin
        time_stream_V_sec_V_0_ack_out = 1'b1;
    end else begin
        time_stream_V_sec_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == time_stream_V_sec_V_0_has_vld_data_reg)) begin
        time_stream_V_sec_V_0_data_out = time_stream_V_sec_V_0_data_reg;
    end else begin
        time_stream_V_sec_V_0_data_out = time_stream_V_sec_V_TDATA;
    end
end

always @ (*) begin
    if (((1'b1 == time_stream_V_sec_V_0_vld_in) & (1'b0 == time_stream_V_sec_V_0_ack_out) & (1'b1 == time_stream_V_sec_V_0_in_rdy))) begin
        time_stream_V_sec_V_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == time_stream_V_sec_V_0_ack_out) & (1'b1 == time_stream_V_sec_V_0_has_vld_data_reg) & ((1'b0 == time_stream_V_sec_V_0_vld_in) | (1'b0 == time_stream_V_sec_V_0_in_rdy)))) begin
        time_stream_V_sec_V_0_has_vld_data_reg_i = 1'b0;
    end else begin
        time_stream_V_sec_V_0_has_vld_data_reg_i = time_stream_V_sec_V_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        time_stream_V_sec_V_TDATA_blk_n = time_stream_V_sec_V_0_vld_out;
    end else begin
        time_stream_V_sec_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        time_to_sync_ce0 = 1'b1;
    end else begin
        time_to_sync_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(time_stream_V_sec_V_0_vld_out == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : begin
            if (((tmp_2_reg_1762 == 1'b0) | ~(1'b0 == exitcond_fu_1523_p2))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_116 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_147 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_162 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_172 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_183 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_192 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_69 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_83 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign exitcond_fu_1523_p2 = ((j_reg_303 == ap_const_lv25_17D7840) ? 1'b1 : 1'b0);

assign grp_fu_314_p2 = ((grp_fu_314_p0 == ap_const_lv11_0) ? 1'b1 : 1'b0);

assign grp_fu_319_p2 = ((grp_fu_319_p0 == ap_const_lv11_1) ? 1'b1 : 1'b0);

assign grp_fu_324_p2 = ((grp_fu_324_p0 == ap_const_lv11_3) ? 1'b1 : 1'b0);

assign grp_fu_329_p2 = ((grp_fu_329_p0 == ap_const_lv11_40) ? 1'b1 : 1'b0);

assign grp_fu_334_p2 = ((grp_fu_334_p0 == ap_const_lv11_69) ? 1'b1 : 1'b0);

assign grp_fu_339_p2 = ((grp_fu_339_p0 == ap_const_lv11_B5) ? 1'b1 : 1'b0);

assign grp_fu_344_p2 = ((grp_fu_344_p0 == ap_const_lv11_10A) ? 1'b1 : 1'b0);

assign grp_fu_349_p2 = ((grp_fu_349_p0 == ap_const_lv11_11C) ? 1'b1 : 1'b0);

assign grp_fu_354_p2 = ((grp_fu_354_p0 == ap_const_lv11_17E) ? 1'b1 : 1'b0);

assign grp_fu_359_p2 = ((grp_fu_359_p0 == ap_const_lv11_1D5) ? 1'b1 : 1'b0);

assign grp_fu_364_p2 = ((grp_fu_364_p0 == ap_const_lv11_213) ? 1'b1 : 1'b0);

assign grp_fu_369_p2 = ((grp_fu_369_p0 == ap_const_lv11_221) ? 1'b1 : 1'b0);

assign grp_fu_374_p2 = ((grp_fu_374_p0 == ap_const_lv11_227) ? 1'b1 : 1'b0);

assign grp_fu_379_p2 = ((grp_fu_379_p0 == ap_const_lv11_266) ? 1'b1 : 1'b0);

assign grp_fu_384_p2 = ((grp_fu_384_p0 == ap_const_lv11_2C8) ? 1'b1 : 1'b0);

assign grp_fu_389_p2 = ((grp_fu_389_p0 == ap_const_lv11_2D6) ? 1'b1 : 1'b0);

assign grp_fu_394_p2 = ((grp_fu_394_p0 == ap_const_lv11_32A) ? 1'b1 : 1'b0);

assign grp_fu_399_p2 = ((grp_fu_399_p0 == ap_const_lv11_33E) ? 1'b1 : 1'b0);

assign grp_fu_404_p2 = ((r_V_reg_1540 == ap_const_lv11_34E) ? 1'b1 : 1'b0);

assign grp_fu_409_p2 = ((r_V_reg_1540 == ap_const_lv11_37D) ? 1'b1 : 1'b0);

assign grp_fu_414_p2 = ((r_V_reg_1540 == ap_const_lv11_3D7) ? 1'b1 : 1'b0);

assign grp_fu_419_p2 = ((r_V_reg_1540 == ap_const_lv11_400) ? 1'b1 : 1'b0);

assign grp_fu_424_p2 = ((r_V_reg_1540 == ap_const_lv11_459) ? 1'b1 : 1'b0);

assign grp_fu_429_p2 = ((r_V_reg_1540 == ap_const_lv11_4AC) ? 1'b1 : 1'b0);

assign grp_fu_434_p2 = ((r_V_reg_1540 == ap_const_lv11_4BE) ? 1'b1 : 1'b0);

assign grp_fu_439_p2 = ((r_V_reg_1540 == ap_const_lv11_4DA) ? 1'b1 : 1'b0);

assign grp_fu_444_p2 = ((r_V_reg_1540 == ap_const_lv11_4E9) ? 1'b1 : 1'b0);

assign grp_fu_449_p2 = ((r_V_reg_1540 == ap_const_lv11_505) ? 1'b1 : 1'b0);

assign grp_fu_454_p2 = ((r_V_reg_1540 == ap_const_lv11_563) ? 1'b1 : 1'b0);

assign grp_fu_459_p2 = ((r_V_reg_1540 == ap_const_lv11_5C5) ? 1'b1 : 1'b0);

assign grp_fu_464_p2 = ((r_V_reg_1540 == ap_const_lv11_601) ? 1'b1 : 1'b0);

assign grp_fu_469_p2 = ((r_V_reg_1540 == ap_const_lv11_61F) ? 1'b1 : 1'b0);

assign grp_fu_474_p2 = ((r_V_reg_1540 == ap_const_lv11_662) ? 1'b1 : 1'b0);

assign grp_fu_479_p2 = ((r_V_reg_1540 == ap_const_lv11_6A1) ? 1'b1 : 1'b0);

assign grp_fu_484_p2 = ((r_V_reg_1540 == ap_const_lv11_6B6) ? 1'b1 : 1'b0);

assign grp_fu_489_p2 = ((r_V_reg_1540 == ap_const_lv11_6D0) ? 1'b1 : 1'b0);

assign grp_fu_494_p2 = ((r_V_reg_1540 == ap_const_lv11_6D5) ? 1'b1 : 1'b0);

assign grp_fu_499_p2 = ((r_V_reg_1540 == ap_const_lv11_713) ? 1'b1 : 1'b0);

assign grp_fu_504_p2 = ((r_V_reg_1540 == ap_const_lv11_746) ? 1'b1 : 1'b0);

assign grp_fu_509_p2 = ((r_V_reg_1540 == ap_const_lv11_77D) ? 1'b1 : 1'b0);

assign grp_fu_514_p2 = ((r_V_reg_1540 == ap_const_lv11_7CB) ? 1'b1 : 1'b0);

assign grp_fu_519_p2 = ((r_V_reg_1540 == ap_const_lv11_7FF) ? 1'b1 : 1'b0);

assign j_1_fu_1529_p2 = (j_reg_303 + ap_const_lv25_1);

assign p_10_fu_1192_p3 = ((tmp_20_fu_1186_p2[0:0] === 1'b1) ? p_2_fu_1178_p3 : p_20_fu_1162_p3);

assign p_11_fu_1200_p3 = ((tmp_20_fu_1186_p2[0:0] === 1'b1) ? p_2_fu_1178_p3 : p_1_fu_1170_p3);

assign p_12_fu_1208_p3 = ((grp_fu_509_p2[0:0] === 1'b1) ? ap_const_lv6_27 : ap_const_lv6_26);

assign p_13_fu_1222_p3 = ((tmp_21_fu_1216_p2[0:0] === 1'b1) ? p_12_fu_1208_p3 : p_10_fu_1192_p3);

assign p_14_fu_1230_p3 = ((tmp_21_fu_1216_p2[0:0] === 1'b1) ? p_12_fu_1208_p3 : p_11_fu_1200_p3);

assign p_15_fu_1238_p3 = ((grp_fu_519_p2[0:0] === 1'b1) ? ap_const_lv6_29 : ap_const_lv6_28);

assign p_16_fu_1252_p3 = ((tmp_22_fu_1246_p2[0:0] === 1'b1) ? p_15_fu_1238_p3 : p_13_fu_1222_p3);

assign p_17_fu_1260_p3 = ((tmp_22_reg_1732[0:0] === 1'b1) ? p_15_reg_1727 : p_14_reg_1722);

assign p_18_fu_1083_p3 = ((tmp_4_30_reg_1704[0:0] === 1'b1) ? ap_const_lv5_1F : ap_const_lv5_1E);

assign p_19_fu_1090_p3 = ((tmp_4_30_reg_1704[0:0] === 1'b1) ? ap_const_lv6_1F : ap_const_lv6_1E);

assign p_1_fu_1170_p3 = ((tmp_19_fu_1156_p2[0:0] === 1'b1) ? p_9_fu_1148_p3 : p_8_fu_1140_p3);

assign p_20_fu_1162_p3 = ((tmp_19_fu_1156_p2[0:0] === 1'b1) ? p_9_fu_1148_p3 : p_7_fu_1132_p3);

assign p_2_fu_1178_p3 = ((grp_fu_499_p2[0:0] === 1'b1) ? ap_const_lv6_25 : ap_const_lv6_24);

assign p_3_fu_1109_p1 = p_5_48_fu_1101_p3;

assign p_4_fu_1113_p3 = ((tmp_17_fu_1097_p2[0:0] === 1'b1) ? p_19_fu_1090_p3 : p_s_fu_1076_p3);

assign p_5_10_fu_673_p3 = ((tmp_6_fu_667_p2[0:0] === 1'b1) ? p_5_cast1_cast_fu_651_p3 : p_5_7_fu_635_p3);

assign p_5_13_fu_693_p3 = ((grp_fu_359_p2[0:0] === 1'b1) ? ap_const_lv4_9 : ap_const_lv4_8);

assign p_5_15_fu_707_p3 = ((tmp_7_fu_701_p2[0:0] === 1'b1) ? p_5_13_fu_693_p3 : p_5_cast_11_fu_681_p1);

assign p_5_17_fu_740_p3 = ((tmp_4_10_reg_1607[0:0] === 1'b1) ? ap_const_lv4_B : ap_const_lv4_A);

assign p_5_19_fu_754_p3 = ((tmp_8_reg_1613[0:0] === 1'b1) ? p_5_17_fu_740_p3 : p_5_15_reg_1602);

assign p_5_1_fu_1062_p3 = ((tmp_4_28_reg_1687[0:0] === 1'b1) ? ap_const_lv6_1D : ap_const_lv6_1C);

assign p_5_23_fu_781_p3 = ((tmp_9_reg_1625[0:0] === 1'b1) ? p_5_cast1_cast_21_fu_767_p3 : p_5_19_fu_754_p3);

assign p_5_27_fu_813_p3 = ((tmp_s_fu_809_p2[0:0] === 1'b1) ? p_5_cast1_cast_25_fu_795_p3 : p_5_23_fu_781_p3);

assign p_5_2_fu_593_p3 = ((tmp_3_fu_587_p2[0:0] === 1'b1) ? p_5_fu_571_p3 : p_5_cast_fu_553_p1);

assign p_5_30_fu_833_p3 = ((tmp_4_16_reg_1648[0:0] === 1'b1) ? ap_const_lv5_11 : ap_const_lv5_10);

assign p_5_32_fu_851_p3 = ((tmp_10_fu_847_p2[0:0] === 1'b1) ? p_5_30_fu_833_p3 : p_5_cast_28_fu_821_p1);

assign p_5_34_fu_867_p3 = ((grp_fu_409_p2[0:0] === 1'b1) ? ap_const_lv5_13 : ap_const_lv5_12);

assign p_5_36_fu_889_p3 = ((tmp_11_fu_883_p2[0:0] === 1'b1) ? p_5_34_fu_867_p3 : p_5_32_fu_851_p3);

assign p_5_38_fu_905_p3 = ((grp_fu_419_p2[0:0] === 1'b1) ? ap_const_lv5_15 : ap_const_lv5_14);

assign p_5_39_fu_927_p3 = ((tmp_12_fu_921_p2[0:0] === 1'b1) ? p_5_38_fu_905_p3 : p_5_36_fu_889_p3);

assign p_5_41_fu_943_p3 = ((grp_fu_429_p2[0:0] === 1'b1) ? ap_const_lv5_17 : ap_const_lv5_16);

assign p_5_42_fu_965_p3 = ((tmp_13_fu_959_p2[0:0] === 1'b1) ? p_5_41_fu_943_p3 : p_5_39_fu_927_p3);

assign p_5_45_fu_995_p3 = ((tmp_14_fu_989_p2[0:0] === 1'b1) ? p_5_cast_44_fu_981_p3 : p_5_42_fu_965_p3);

assign p_5_46_fu_1042_p3 = ((tmp_15_reg_1681[0:0] === 1'b1) ? p_5_ca_fu_1028_p3 : p_5_45_reg_1670);

assign p_5_47_fu_1069_p3 = ((tmp_16_reg_1693[0:0] === 1'b1) ? p_5_s_fu_1055_p3 : p_5_46_fu_1042_p3);

assign p_5_48_fu_1101_p3 = ((tmp_17_fu_1097_p2[0:0] === 1'b1) ? p_18_fu_1083_p3 : p_5_47_fu_1069_p3);

assign p_5_5_fu_613_p3 = ((grp_fu_339_p2[0:0] === 1'b1) ? ap_const_lv3_5 : ap_const_lv3_4);

assign p_5_7_fu_635_p3 = ((tmp_5_fu_629_p2[0:0] === 1'b1) ? p_5_5_fu_613_p3 : p_5_cast_3_fu_601_p1);

assign p_5_ca_1_fu_1035_p3 = ((tmp_4_26_reg_1675[0:0] === 1'b1) ? ap_const_lv6_1B : ap_const_lv6_1A);

assign p_5_ca_fu_1028_p3 = ((tmp_4_26_reg_1675[0:0] === 1'b1) ? ap_const_lv5_1B : ap_const_lv5_1A);

assign p_5_cast1_cast_21_fu_767_p3 = ((tmp_4_12_reg_1619[0:0] === 1'b1) ? ap_const_lv4_D : ap_const_lv4_C);

assign p_5_cast1_cast_25_fu_795_p3 = ((tmp_4_14_reg_1636[0:0] === 1'b1) ? ap_const_lv4_F : ap_const_lv4_E);

assign p_5_cast1_cast_fu_651_p3 = ((grp_fu_349_p2[0:0] === 1'b1) ? ap_const_lv3_7 : ap_const_lv3_6);

assign p_5_cast5_fu_549_p1 = grp_fu_319_p2;

assign p_5_cast_11_fu_681_p1 = p_5_10_fu_673_p3;

assign p_5_cast_1_fu_1015_p3 = ((tmp_4_24_reg_1660[0:0] === 1'b1) ? ap_const_lv6_19 : ap_const_lv6_18);

assign p_5_cast_28_fu_821_p1 = p_5_27_fu_813_p3;

assign p_5_cast_3_fu_601_p1 = p_5_2_fu_593_p3;

assign p_5_cast_44_fu_981_p3 = ((grp_fu_439_p2[0:0] === 1'b1) ? ap_const_lv5_19 : ap_const_lv5_18);

assign p_5_cast_c_fu_951_p3 = ((grp_fu_429_p2[0:0] === 1'b1) ? ap_const_lv6_17 : ap_const_lv6_16);

assign p_5_cast_cas_fu_913_p3 = ((grp_fu_419_p2[0:0] === 1'b1) ? ap_const_lv6_15 : ap_const_lv6_14);

assign p_5_cast_cast_14_fu_727_p3 = ((tmp_4_9_reg_1592[0:0] === 1'b1) ? ap_const_lv6_9 : ap_const_lv6_8);

assign p_5_cast_cast_18_fu_747_p3 = ((tmp_4_10_reg_1607[0:0] === 1'b1) ? ap_const_lv6_B : ap_const_lv6_A);

assign p_5_cast_cast_22_fu_774_p3 = ((tmp_4_12_reg_1619[0:0] === 1'b1) ? ap_const_lv6_D : ap_const_lv6_C);

assign p_5_cast_cast_26_fu_802_p3 = ((tmp_4_14_reg_1636[0:0] === 1'b1) ? ap_const_lv6_F : ap_const_lv6_E);

assign p_5_cast_cast_31_fu_840_p3 = ((tmp_4_16_reg_1648[0:0] === 1'b1) ? ap_const_lv6_11 : ap_const_lv6_10);

assign p_5_cast_cast_35_fu_875_p3 = ((grp_fu_409_p2[0:0] === 1'b1) ? ap_const_lv6_13 : ap_const_lv6_12);

assign p_5_cast_cast_6_fu_621_p3 = ((grp_fu_339_p2[0:0] === 1'b1) ? ap_const_lv6_5 : ap_const_lv6_4);

assign p_5_cast_cast_9_fu_659_p3 = ((grp_fu_349_p2[0:0] === 1'b1) ? ap_const_lv6_7 : ap_const_lv6_6);

assign p_5_cast_cast_fu_579_p3 = ((grp_fu_329_p2[0:0] === 1'b1) ? ap_const_lv6_3 : ap_const_lv6_2);

assign p_5_cast_fu_553_p1 = grp_fu_319_p2;

assign p_5_fu_571_p3 = ((grp_fu_329_p2[0:0] === 1'b1) ? ap_const_lv2_3 : ap_const_lv2_2);

assign p_5_s_fu_1055_p3 = ((tmp_4_28_reg_1687[0:0] === 1'b1) ? ap_const_lv5_1D : ap_const_lv5_1C);

assign p_6_fu_1121_p3 = ((tmp_4_32_reg_1716[0:0] === 1'b1) ? ap_const_lv6_21 : ap_const_lv6_20);

assign p_7_fu_1132_p3 = ((tmp_18_fu_1128_p2[0:0] === 1'b1) ? p_6_fu_1121_p3 : p_3_fu_1109_p1);

assign p_8_fu_1140_p3 = ((tmp_18_fu_1128_p2[0:0] === 1'b1) ? p_6_fu_1121_p3 : p_4_fu_1113_p3);

assign p_9_fu_1148_p3 = ((grp_fu_489_p2[0:0] === 1'b1) ? ap_const_lv6_23 : ap_const_lv6_22);

assign p_i_lo_fu_1022_p3 = ((tmp_14_reg_1665[0:0] === 1'b1) ? p_5_cast_1_fu_1015_p3 : p_i_load_43_reg_1655);

assign p_i_load_12_fu_685_p3 = ((tmp_6_fu_667_p2[0:0] === 1'b1) ? p_5_cast_cast_9_fu_659_p3 : p_i_load_8_fu_643_p3);

assign p_i_load_16_fu_734_p3 = ((tmp_7_reg_1597[0:0] === 1'b1) ? p_5_cast_cast_14_fu_727_p3 : p_i_load_12_reg_1587);

assign p_i_load_20_fu_760_p3 = ((tmp_8_reg_1613[0:0] === 1'b1) ? p_5_cast_cast_18_fu_747_p3 : p_i_load_16_fu_734_p3);

assign p_i_load_24_fu_788_p3 = ((tmp_9_reg_1625[0:0] === 1'b1) ? p_5_cast_cast_22_fu_774_p3 : p_i_load_20_fu_760_p3);

assign p_i_load_29_fu_825_p3 = ((tmp_s_fu_809_p2[0:0] === 1'b1) ? p_5_cast_cast_26_fu_802_p3 : p_i_load_24_fu_788_p3);

assign p_i_load_33_fu_859_p3 = ((tmp_10_fu_847_p2[0:0] === 1'b1) ? p_5_cast_cast_31_fu_840_p3 : p_i_load_29_fu_825_p3);

assign p_i_load_37_fu_897_p3 = ((tmp_11_fu_883_p2[0:0] === 1'b1) ? p_5_cast_cast_35_fu_875_p3 : p_i_load_33_fu_859_p3);

assign p_i_load_40_fu_935_p3 = ((tmp_12_fu_921_p2[0:0] === 1'b1) ? p_5_cast_cas_fu_913_p3 : p_i_load_37_fu_897_p3);

assign p_i_load_43_fu_973_p3 = ((tmp_13_fu_959_p2[0:0] === 1'b1) ? p_5_cast_c_fu_951_p3 : p_i_load_40_fu_935_p3);

assign p_i_load_4_fu_605_p3 = ((tmp_3_fu_587_p2[0:0] === 1'b1) ? p_5_cast_cast_fu_579_p3 : p_i_load_fu_563_p3);

assign p_i_load_8_fu_643_p3 = ((tmp_5_fu_629_p2[0:0] === 1'b1) ? p_5_cast_cast_6_fu_621_p3 : p_i_load_4_fu_605_p3);

assign p_i_load_fu_563_p3 = ((tmp_fu_557_p2[0:0] === 1'b1) ? p_5_cast5_fu_549_p1 : i);

assign p_i_s_fu_1048_p3 = ((tmp_15_reg_1681[0:0] === 1'b1) ? p_5_ca_1_fu_1035_p3 : p_i_lo_fu_1022_p3);

assign p_s_fu_1076_p3 = ((tmp_16_reg_1693[0:0] === 1'b1) ? p_5_1_fu_1062_p3 : p_i_s_fu_1048_p3);

assign r_V_fu_524_p1 = time_stream_V_sec_V_read_reg_1535[10:0];

assign time_stream_V_sec_V_0_vld_in = time_stream_V_sec_V_TVALID;

assign time_stream_V_sec_V_0_vld_out = ((time_stream_V_sec_V_TVALID | time_stream_V_sec_V_0_has_vld_data_reg) & ~time_stream_V_sec_V_0_areset_d);

assign time_stream_V_sec_V_TREADY = time_stream_V_sec_V_0_in_rdy;

assign time_to_sync_address0 = tmp_1_fu_1265_p1;

assign tmp_100_fu_1494_p2 = (grp_fu_329_p2 | tmp_98_fu_1488_p2);

assign tmp_102_fu_1500_p2 = (grp_fu_324_p2 | tmp_100_fu_1494_p2);

assign tmp_104_fu_1506_p2 = (grp_fu_319_p2 | tmp_102_fu_1500_p2);

assign tmp_106_fu_1512_p2 = (grp_fu_314_p2 | tmp_104_fu_1506_p2);

assign tmp_10_fu_847_p2 = (tmp_4_16_reg_1648 | tmp_4_15_reg_1643);

assign tmp_11_fu_883_p2 = (grp_fu_409_p2 | grp_fu_404_p2);

assign tmp_12_fu_921_p2 = (grp_fu_419_p2 | grp_fu_414_p2);

assign tmp_13_fu_959_p2 = (grp_fu_429_p2 | grp_fu_424_p2);

assign tmp_14_fu_989_p2 = (grp_fu_439_p2 | grp_fu_434_p2);

assign tmp_15_fu_1003_p2 = (grp_fu_449_p2 | grp_fu_444_p2);

assign tmp_16_fu_1009_p2 = (grp_fu_459_p2 | grp_fu_454_p2);

assign tmp_17_fu_1097_p2 = (tmp_4_30_reg_1704 | tmp_4_29_reg_1699);

assign tmp_18_fu_1128_p2 = (tmp_4_32_reg_1716 | tmp_4_31_reg_1711);

assign tmp_19_fu_1156_p2 = (grp_fu_489_p2 | grp_fu_484_p2);

assign tmp_1_fu_1265_p1 = p_17_fu_1260_p3;

assign tmp_20_fu_1186_p2 = (grp_fu_499_p2 | grp_fu_494_p2);

assign tmp_21_fu_1216_p2 = (grp_fu_509_p2 | grp_fu_504_p2);

assign tmp_22_fu_1246_p2 = (grp_fu_519_p2 | grp_fu_514_p2);

assign tmp_26_fu_1270_p2 = (grp_fu_514_p2 | grp_fu_519_p2);

assign tmp_28_fu_1276_p2 = (grp_fu_509_p2 | tmp_26_fu_1270_p2);

assign tmp_2_fu_1449_p2 = ((r_V_reg_1540 == time_to_sync_load_reg_1752) ? 1'b1 : 1'b0);

assign tmp_30_fu_1282_p2 = (grp_fu_504_p2 | tmp_28_fu_1276_p2);

assign tmp_32_fu_1288_p2 = (grp_fu_499_p2 | tmp_30_fu_1282_p2);

assign tmp_34_fu_1294_p2 = (grp_fu_494_p2 | tmp_32_fu_1288_p2);

assign tmp_36_fu_1300_p2 = (grp_fu_489_p2 | tmp_34_fu_1294_p2);

assign tmp_38_fu_1306_p2 = (grp_fu_484_p2 | tmp_36_fu_1300_p2);

assign tmp_3_fu_587_p2 = (grp_fu_329_p2 | grp_fu_324_p2);

assign tmp_40_fu_1312_p2 = (grp_fu_479_p2 | tmp_38_fu_1306_p2);

assign tmp_42_fu_1318_p2 = (grp_fu_474_p2 | tmp_40_fu_1312_p2);

assign tmp_44_fu_1324_p2 = (grp_fu_469_p2 | tmp_42_fu_1318_p2);

assign tmp_46_fu_1330_p2 = (grp_fu_464_p2 | tmp_44_fu_1324_p2);

assign tmp_48_fu_1336_p2 = (grp_fu_459_p2 | tmp_46_fu_1330_p2);

assign tmp_50_fu_1342_p2 = (grp_fu_454_p2 | tmp_48_fu_1336_p2);

assign tmp_52_fu_1348_p2 = (grp_fu_449_p2 | tmp_50_fu_1342_p2);

assign tmp_54_fu_1354_p2 = (grp_fu_444_p2 | tmp_52_fu_1348_p2);

assign tmp_56_fu_1360_p2 = (grp_fu_439_p2 | tmp_54_reg_1747);

assign tmp_58_fu_1365_p2 = (grp_fu_434_p2 | tmp_56_fu_1360_p2);

assign tmp_5_fu_629_p2 = (grp_fu_339_p2 | grp_fu_334_p2);

assign tmp_60_fu_1371_p2 = (grp_fu_429_p2 | tmp_58_fu_1365_p2);

assign tmp_62_fu_1377_p2 = (grp_fu_424_p2 | tmp_60_fu_1371_p2);

assign tmp_64_fu_1383_p2 = (grp_fu_419_p2 | tmp_62_fu_1377_p2);

assign tmp_66_fu_1389_p2 = (grp_fu_414_p2 | tmp_64_fu_1383_p2);

assign tmp_68_fu_1395_p2 = (grp_fu_409_p2 | tmp_66_fu_1389_p2);

assign tmp_6_fu_667_p2 = (grp_fu_349_p2 | grp_fu_344_p2);

assign tmp_70_fu_1401_p2 = (grp_fu_404_p2 | tmp_68_fu_1395_p2);

assign tmp_72_fu_1407_p2 = (grp_fu_399_p2 | tmp_70_fu_1401_p2);

assign tmp_74_fu_1413_p2 = (grp_fu_394_p2 | tmp_72_fu_1407_p2);

assign tmp_76_fu_1419_p2 = (grp_fu_389_p2 | tmp_74_fu_1413_p2);

assign tmp_78_fu_1425_p2 = (grp_fu_384_p2 | tmp_76_fu_1419_p2);

assign tmp_7_fu_701_p2 = (grp_fu_359_p2 | grp_fu_354_p2);

assign tmp_80_fu_1431_p2 = (grp_fu_379_p2 | tmp_78_fu_1425_p2);

assign tmp_82_fu_1437_p2 = (grp_fu_374_p2 | tmp_80_fu_1431_p2);

assign tmp_84_fu_1443_p2 = (grp_fu_369_p2 | tmp_82_fu_1437_p2);

assign tmp_86_fu_1453_p2 = (grp_fu_364_p2 | tmp_84_reg_1757);

assign tmp_88_fu_1458_p2 = (grp_fu_359_p2 | tmp_86_fu_1453_p2);

assign tmp_8_fu_715_p2 = (grp_fu_369_p2 | grp_fu_364_p2);

assign tmp_90_fu_1464_p2 = (grp_fu_354_p2 | tmp_88_fu_1458_p2);

assign tmp_92_fu_1470_p2 = (grp_fu_349_p2 | tmp_90_fu_1464_p2);

assign tmp_94_fu_1476_p2 = (grp_fu_344_p2 | tmp_92_fu_1470_p2);

assign tmp_96_fu_1482_p2 = (grp_fu_339_p2 | tmp_94_fu_1476_p2);

assign tmp_98_fu_1488_p2 = (grp_fu_334_p2 | tmp_96_fu_1482_p2);

assign tmp_9_fu_721_p2 = (grp_fu_379_p2 | grp_fu_374_p2);

assign tmp_fu_557_p2 = (grp_fu_319_p2 | grp_fu_314_p2);

assign tmp_s_fu_809_p2 = (tmp_4_14_reg_1636 | tmp_4_13_reg_1631);

always @ (posedge ap_clk) begin
    p_15_reg_1727[5:1] <= 5'b10100;
end

endmodule //syncGen
