var pipelineJSON={"3282664784":{"nodes":[{"name":"Exit", "id":3283337024, "subtype":"exit", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Entry", "id":3301665680, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[]}, "3283236448":{"nodes":[{"name":"Entry", "id":3286376544, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":3294791600, "subtype":"exit", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}], "links":[{"from":3286376544, "to":3294791600, "details":[{"type":"table", "Width":"16"}]}]}, "3284072704":{"nodes":[{"name":"Entry", "id":3297344240, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":3299760096, "subtype":"exit", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}], "links":[{"from":3297344240, "to":3299760096, "details":[{"type":"table", "Width":"16"}]}]}, "3284878768":{"nodes":[{"name":"Entry", "id":3299750912, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":3301540752, "subtype":"exit", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}], "links":[{"from":3299750912, "to":3301540752, "details":[{"type":"table", "Width":"16"}]}]}, "3285076272":{"nodes":[{"name":"Entry", "id":3286523984, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":3296373504, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":21}]], "type":"inst"}, {"name":"Xor", "id":3296373856, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":21}]], "type":"inst"}, {"name":"Compare", "id":3296374208, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":35}]], "type":"inst"}, {"name":"+", "id":3296374560, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":46}]], "type":"inst"}, {"name":"Or", "id":3296374912, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":46}]], "type":"inst"}, {"name":"Select", "id":3296375264, "subtype":"select", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":46}]], "type":"inst"}, {"name":"\'cnt\'", "id":3297090320, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'cnt\'", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":20}]], "type":"inst"}, {"name":"Exit", "id":3301448592, "subtype":"exit", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}], "links":[{"from":3286523984, "to":3297090320, "details":[{"type":"table", "Width":"16"}]}, {"from":3296373504, "to":3296373856, "details":[{"type":"table", "Width":"1"}]}, {"from":3296373504, "to":3296374912, "details":[{"type":"table", "Width":"1"}]}, {"from":3296373504, "to":3301448592, "details":[{"type":"table", "Width":"1"}]}, {"from":3296373856, "to":3301448592, "details":[{"type":"table", "Width":"1"}]}, {"from":3296374208, "to":3296374912, "details":[{"type":"table", "Width":"1"}]}, {"from":3296374208, "to":3301448592, "details":[{"type":"table", "Width":"1"}]}, {"from":3296374560, "to":3296375264, "details":[{"type":"table", "Width":"32"}]}, {"from":3296374912, "to":3296375264, "details":[{"type":"table", "Width":"1"}]}, {"from":3296375264, "to":3297090320, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'cnt\'", "Feedback FIFO Depth":"7", "Feedback FIFO Width":"32", "Start Cycle":"10", "Latency":"0"}]}, {"from":3297090320, "to":3296373504, "details":[{"type":"table", "Width":"32"}]}, {"from":3297090320, "to":3296374208, "details":[{"type":"table", "Width":"32"}]}, {"from":3297090320, "to":3296374560, "details":[{"type":"table", "Width":"32"}]}]}};
var treeJSON={"nodes":[{"name":"ihc", "id":3279352088, "type":"component", "children":[{"name":"ihc.B1", "id":3280085920, "type":"bb", "children":[{"name":"Cluster 1", "id":3283236448, "type":"cluster"}]}, {"name":"ihc.B0", "id":3280085632, "type":"bb"}]}, {"name":"ihc_2", "id":3279821784, "type":"component", "children":[{"name":"ihc_2.B1", "id":3280127680, "type":"bb", "children":[{"name":"Cluster 4", "id":3285076272, "type":"cluster"}, {"name":"Cluster 3", "id":3284878768, "type":"cluster"}]}, {"name":"ihc_2.B0", "id":3280115392, "type":"bb"}]}, {"name":"SDF_HLS_component", "id":3279825672, "type":"component", "children":[{"name":"SDF_HLS_component.B1.start", "id":3280154224, "type":"bb", "children":[{"name":"Cluster 0", "id":3282664784, "type":"cluster"}]}, {"name":"SDF_HLS_component.B0.runOnce", "id":3280128352, "type":"bb"}]}, {"name":"ihc_1", "id":3279820264, "type":"component", "children":[{"name":"ihc_1.B0", "id":3280086464, "type":"bb"}, {"name":"ihc_1.B1", "id":3280111312, "type":"bb", "children":[{"name":"Cluster 2", "id":3284072704, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={"nodes":[], "links":[]};
var systemJSON={"nodes":[{"name":"ihc", "id":3279352088, "type":"task", "children":[{"name":"Stream Write", "id":3279219560, "details":[{"type":"table", "Basic Block":"ihc.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":70}]], "type":"inst"}, {"name":"Stream Write", "id":3280094616, "details":[{"type":"table", "Basic Block":"ihc.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":71}]], "type":"inst"}, {"name":"Stream Read", "id":3279849064, "details":[{"type":"table", "Basic Block":"ihc.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":69}]], "type":"inst"}, {"name":"Stream Read", "id":3279225912, "details":[{"type":"table", "Basic Block":"ihc.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":68}]], "type":"inst"}, {"name":"Stream Read", "id":3279817048, "details":[{"type":"table", "Basic Block":"ihc.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":67}]], "type":"inst"}, {"name":"Stream Read", "id":3278383888, "details":[{"type":"table", "Basic Block":"ihc.B0", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}]}, {"name":"ihc_2", "id":3279821784, "type":"task", "children":[{"name":"Stream Write", "id":3280146128, "details":[{"type":"table", "Basic Block":"ihc_2.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":41}]], "type":"inst"}, {"name":"Stream Write", "id":3280145368, "details":[{"type":"table", "Basic Block":"ihc_2.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":30}]], "type":"inst"}, {"name":"Stream Write", "id":3280144488, "details":[{"type":"table", "Basic Block":"ihc_2.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":29}]], "type":"inst"}, {"name":"Stream Write", "id":3280142744, "details":[{"type":"table", "Basic Block":"ihc_2.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":25}]], "type":"inst"}, {"name":"Stream Read", "id":3280141760, "details":[{"type":"table", "Basic Block":"ihc_2.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":38}]], "type":"inst"}, {"name":"Stream Write", "id":3280142280, "details":[{"type":"table", "Basic Block":"ihc_2.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":24}]], "type":"inst"}, {"name":"Stream Write", "id":3280146640, "details":[{"type":"table", "Basic Block":"ihc_2.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":42}]], "type":"inst"}, {"name":"Stream Write", "id":3280143368, "details":[{"type":"table", "Basic Block":"ihc_2.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":28}]], "type":"inst"}, {"name":"Stream Write", "id":3280143832, "details":[{"type":"table", "Basic Block":"ihc_2.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":26}]], "type":"inst"}, {"name":"Stream Write", "id":3280144896, "details":[{"type":"table", "Basic Block":"ihc_2.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":40}]], "type":"inst"}, {"name":"Stream Read", "id":3280132048, "details":[{"type":"table", "Basic Block":"ihc_2.B0", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}]}, {"name":"SDF_HLS_component", "id":3279825672, "type":"component", "children":[{"name":"Non-Blocking Stream Write", "id":3280170096, "details":[{"type":"table", "Basic Block":"SDF_HLS_component.B1.start", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":94}]], "type":"inst"}, {"name":"Stream Read", "id":3280169728, "details":[{"type":"table", "Basic Block":"SDF_HLS_component.B1.start", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":89}]], "type":"inst"}, {"name":"Stream Write", "id":3280167464, "details":[{"type":"table", "Basic Block":"SDF_HLS_component.B0.runOnce", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":92}]], "type":"inst"}, {"name":"Stream Write", "id":3280108648, "details":[{"type":"table", "Basic Block":"SDF_HLS_component.B0.runOnce", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":90}]], "type":"inst"}, {"name":"Stream Write", "id":3280167000, "details":[{"type":"table", "Basic Block":"SDF_HLS_component.B0.runOnce", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":91}]], "type":"inst"}]}, {"name":"ihc_1", "id":3279820264, "type":"task", "children":[{"name":"Stream Read", "id":3280118768, "details":[{"type":"table", "Basic Block":"ihc_1.B0", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}, {"name":"Stream Write", "id":3280124264, "details":[{"type":"table", "Basic Block":"ihc_1.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":63}]], "type":"inst"}, {"name":"Stream Read", "id":3280123176, "details":[{"type":"table", "Basic Block":"ihc_1.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":61}]], "type":"inst"}, {"name":"Stream Read", "id":3280122088, "details":[{"type":"table", "Basic Block":"ihc_1.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":59}]], "type":"inst"}, {"name":"Stream Read", "id":3280123720, "details":[{"type":"table", "Basic Block":"ihc_1.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":62}]], "type":"inst"}, {"name":"Stream Read", "id":3280122632, "details":[{"type":"table", "Basic Block":"ihc_1.B1", "Width":"32 bits", "Depth":"8", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":60}]], "type":"inst"}]}, {"name":"s2", "id":3279351616, "details":[{"type":"table", "Width":"32 bits", "Depth":"8", "Ready Latency":"0", "Bits per Symbol":"32 bits", "Uses Packets":"No", "Uses Ready":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"s0", "id":3279351744, "details":[{"type":"table", "Width":"32 bits", "Depth":"8", "Ready Latency":"0", "Bits per Symbol":"32 bits", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"call.ihc", "id":3279352256, "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"1 bit", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"call.ihc_1", "id":3279352384, "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"1 bit", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"call.ihc_2", "id":3279352512, "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"1 bit", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"call.SDF_HLS_component", "id":3279352640, "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"1 bit", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"return.SDF_HLS_component", "id":3279353584, "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"1 bit", "Uses Packets":"No", "Uses Ready":"No", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"s1", "id":3279354720, "details":[{"type":"table", "Width":"32 bits", "Depth":"8", "Ready Latency":"0", "Bits per Symbol":"32 bits", "Uses Packets":"No", "Uses Ready":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"s3", "id":3279355072, "details":[{"type":"table", "Width":"32 bits", "Depth":"8", "Ready Latency":"0", "Bits per Symbol":"32 bits", "Uses Packets":"No", "Uses Ready":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"s4", "id":3279355232, "details":[{"type":"table", "Width":"32 bits", "Depth":"8", "Ready Latency":"0", "Bits per Symbol":"32 bits", "Uses Packets":"No", "Uses Ready":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}], "links":[{"from":3280142744, "to":3279351616}, {"from":3280143832, "to":3279351616}, {"from":3280144488, "to":3279351616}, {"from":3280145368, "to":3279351616}, {"from":3280146128, "to":3279351616}, {"from":3280146640, "to":3279351616}, {"from":3279351616, "to":3280122088}, {"from":3279351616, "to":3280122632}, {"from":3279351616, "to":3280123176}, {"from":3279351616, "to":3280123720}, {"from":3279351744, "to":3280141760}, {"from":3280167464, "to":3279352256}, {"from":3279352256, "to":3278383888}, {"from":3280167000, "to":3279352384}, {"from":3279352384, "to":3280118768}, {"from":3280108648, "to":3279352512}, {"from":3279352512, "to":3280132048}, {"from":3279352640, "to":3280169728}, {"from":3280170096, "to":3279353584}, {"from":3280142280, "to":3279354720}, {"from":3280143368, "to":3279354720}, {"from":3280144896, "to":3279354720}, {"from":3279354720, "to":3279817048}, {"from":3279354720, "to":3279225912}, {"from":3280124264, "to":3279355072}, {"from":3279355072, "to":3279849064}, {"from":3279219560, "to":3279355232}, {"from":3280094616, "to":3279355232}, {"from":3279219560, "to":3280094616}, {"from":3279225912, "to":3279219560}, {"from":3279225912, "to":3280094616}, {"from":3279817048, "to":3279225912}, {"from":3280122088, "to":3280122632}, {"from":3280122632, "to":3280123176}, {"from":3280123176, "to":3280123720}, {"from":3280123720, "to":3280124264}, {"from":3280141760, "to":3280144896}, {"from":3280141760, "to":3280146128}, {"from":3280141760, "to":3280146640}, {"from":3280142280, "to":3280143368}, {"from":3280142744, "to":3280143832}, {"from":3280143832, "to":3280144488}, {"from":3280144488, "to":3280145368}, {"from":3280146128, "to":3280146640}, {"from":3280169728, "to":3280170096}, {"from":3280167000, "to":3280170096}, {"from":3280108648, "to":3280170096}, {"from":3280167464, "to":3280170096}]};
var blockJSON={"3280085632":{"nodes":[{"name":"?", "id":3285594240, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}, {"name":"Feedback", "id":3289213760, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}, {"name":"RD", "id":3297858288, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"call.ihc", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}], "links":[{"from":3289213760, "to":3285594240, "details":[{"type":"table", "Width":"1"}]}]}, "3280085920":{"nodes":[{"name":"Cluster 1", "id":3283236448, "start":"1.00", "end":"4.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"3"}], "type":"cluster", "children":[{"name":"Logic", "id":3283243200, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"3"}], "type":"inst"}]}, {"name":"WR", "id":3283108112, "start":"7.00", "end":"7.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s4", "Stall-free":"No", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":70}]], "type":"inst"}, {"name":"WR", "id":3283405504, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s4", "Stall-free":"No", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":71}]], "type":"inst"}, {"name":"?", "id":3283572080, "start":"6.00", "end":"7.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":71}]], "type":"inst"}, {"name":"RD", "id":3283970800, "start":"7.00", "end":"7.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"8", "Stream Name":"s3", "Stall-free":"No", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":69}]], "type":"inst"}, {"name":"RD", "id":3284750192, "start":"6.00", "end":"7.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"8", "Stream Name":"s1", "Stall-free":"No", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":68}]], "type":"inst"}, {"name":"?", "id":3285416240, "start":"4.00", "end":"5.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":68}]], "type":"inst"}, {"name":"RD", "id":3285502688, "start":"5.00", "end":"6.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"8", "Stream Name":"s1", "Stall-free":"No", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":67}]], "type":"inst"}, {"name":"Feedback", "id":3289543568, "start":"9.00", "end":"10.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"5", "Feedback FIFO Width":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":71}]], "type":"inst"}, {"name":"Feedback", "id":3290550880, "start":"8.00", "end":"9.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"5", "Feedback FIFO Width":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":68}]], "type":"inst"}, {"name":"Loop Input", "id":3300780592, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"ihc.B1, ihc.B0"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}], "links":[{"from":3283108112, "to":3283405504, "details":[{"type":"table", "Width":"1"}]}, {"from":3283405504, "to":3289543568, "details":[{"type":"table", "Width":"1"}]}, {"from":3283572080, "to":3283108112, "details":[{"type":"table", "Width":"1"}]}, {"from":3283243200, "to":3283572080, "details":[{"type":"table", "Width":"24"}]}, {"from":3284750192, "to":3283108112, "details":[{"type":"table", "Width":"32"}]}, {"from":3284750192, "to":3283405504, "details":[{"type":"table", "Width":"32"}]}, {"from":3284750192, "to":3290550880, "details":[{"type":"table", "Width":"32"}]}, {"from":3285416240, "to":3285502688, "details":[{"type":"table", "Width":"1"}]}, {"from":3283243200, "to":3285416240, "details":[{"type":"table", "Width":"24"}]}, {"from":3285502688, "to":3284750192, "details":[{"type":"table", "Width":"32"}]}, {"from":3289543568, "to":3283572080, "details":[{"type":"table", "Width":"1"}]}, {"from":3290550880, "to":3285416240, "details":[{"type":"table", "Width":"1"}]}, {"from":3300780592, "to":3283243200, "details":[{"type":"table", "Width":"1"}]}]}, "3280086464":{"nodes":[{"name":"RD", "id":3284060832, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"call.ihc_1", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}, {"name":"?", "id":3289029984, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}, {"name":"Feedback", "id":3296700528, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}], "links":[{"from":3296700528, "to":3289029984, "details":[{"type":"table", "Width":"1"}]}]}, "3280111312":{"nodes":[{"name":"Cluster 2", "id":3284072704, "start":"1.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Logic", "id":3284079536, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"5"}], "type":"inst"}]}, {"name":"Loop Input", "id":3282865568, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"ihc_1.B1, ihc_1.B0"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}, {"name":"WR", "id":3288877344, "start":"11.00", "end":"11.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s3", "Stall-free":"No", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":63}]], "type":"inst"}, {"name":"RD", "id":3292474160, "start":"9.00", "end":"10.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":61}]], "type":"inst"}, {"name":"RD", "id":3296756320, "start":"7.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":59}]], "type":"inst"}, {"name":"RD", "id":3296820576, "start":"10.00", "end":"11.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":62}]], "type":"inst"}, {"name":"Feedback", "id":3296822080, "start":"12.00", "end":"13.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"7", "Feedback FIFO Width":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":62}]], "type":"inst"}, {"name":"RD", "id":3297355072, "start":"8.00", "end":"9.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":60}]], "type":"inst"}, {"name":"?", "id":3297663584, "start":"6.00", "end":"7.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":62}]], "type":"inst"}], "links":[{"from":3282865568, "to":3284079536, "details":[{"type":"table", "Width":"1"}]}, {"from":3292474160, "to":3296820576, "details":[{"type":"table", "Width":"32"}]}, {"from":3296756320, "to":3297355072, "details":[{"type":"table", "Width":"32"}]}, {"from":3296820576, "to":3288877344, "details":[{"type":"table", "Width":"32"}]}, {"from":3296820576, "to":3296822080, "details":[{"type":"table", "Width":"32"}]}, {"from":3296822080, "to":3297663584, "details":[{"type":"table", "Width":"1"}]}, {"from":3297355072, "to":3292474160, "details":[{"type":"table", "Width":"32"}]}, {"from":3297663584, "to":3296756320, "details":[{"type":"table", "Width":"1"}]}, {"from":3284079536, "to":3297663584, "details":[{"type":"table", "Width":"24"}]}]}, "3280115392":{"nodes":[{"name":"?", "id":3289003440, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"RD", "id":3292244704, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"call.ihc_2", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}, {"name":"Feedback", "id":3301797408, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[{"from":3301797408, "to":3289003440, "details":[{"type":"table", "Width":"1"}]}]}, "3280127680":{"nodes":[{"name":"Cluster 4", "id":3285076272, "start":"7.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"7", "Cluster Latency":"2"}], "type":"cluster", "children":[{"name":"Logic", "id":3285083280, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"7", "Cluster Logic Latency":"2"}], "type":"inst"}]}, {"name":"Cluster 3", "id":3284878768, "start":"1.00", "end":"7.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":3284885600, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"6"}], "type":"inst"}]}, {"name":"?", "id":3283684560, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":40}]], "type":"inst"}, {"name":"WR", "id":3286388832, "start":"13.00", "end":"13.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":41}]], "type":"inst"}, {"name":"Loop Input", "id":3287852160, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"ihc_2.B1, ihc_2.B0"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}, {"name":"WR", "id":3288053344, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":30}]], "type":"inst"}, {"name":"?", "id":3288488320, "start":"8.00", "end":"9.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":42}]], "type":"inst"}, {"name":"Feedback", "id":3288550848, "start":"15.00", "end":"16.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"9", "Feedback FIFO Width":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":40}]], "type":"inst"}, {"name":"Select", "id":3288628608, "start":"13.00", "end":"13.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"13", "Latency":"0"}], "type":"inst"}, {"name":"WR", "id":3288628960, "start":"11.00", "end":"11.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":29}]], "type":"inst"}, {"name":"WR", "id":3288858672, "start":"9.00", "end":"9.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":25}]], "type":"inst"}, {"name":"RD", "id":3289040320, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"8", "Stream Name":"s0", "Stall-free":"No", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":38}]], "type":"inst"}, {"name":"WR", "id":3289047264, "start":"9.00", "end":"9.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s1", "Stall-free":"No", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":24}]], "type":"inst"}, {"name":"Feedback", "id":3292120704, "start":"15.00", "end":"16.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"9", "Feedback FIFO Width":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":42}]], "type":"inst"}, {"name":"WR", "id":3294551472, "start":"14.00", "end":"14.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":42}]], "type":"inst"}, {"name":"+", "id":3296200400, "start":"12.00", "end":"12.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":48}]], "type":"inst"}, {"name":"WR", "id":3296200752, "start":"10.00", "end":"10.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s1", "Stall-free":"No", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":28}]], "type":"inst"}, {"name":"WR", "id":3297377904, "start":"10.00", "end":"10.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":26}]], "type":"inst"}, {"name":"WR", "id":3300162496, "start":"14.00", "end":"14.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s1", "Stall-free":"No", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":40}]], "type":"inst"}], "links":[{"from":3283684560, "to":3289047264, "details":[{"type":"table", "Width":"1"}]}, {"from":3284885600, "to":3283684560, "details":[{"type":"table", "Width":"24"}]}, {"from":3286388832, "to":3294551472, "details":[{"type":"table", "Width":"1"}]}, {"from":3285083280, "to":3286388832, "details":[{"type":"table", "Width":"32"}]}, {"from":3287852160, "to":3284885600, "details":[{"type":"table", "Width":"1"}]}, {"from":3285083280, "to":3288053344, "details":[{"type":"table", "Width":"32"}]}, {"from":3288488320, "to":3288858672, "details":[{"type":"table", "Width":"1"}]}, {"from":3284885600, "to":3288488320, "details":[{"type":"table", "Width":"24"}]}, {"from":3288550848, "to":3283684560, "details":[{"type":"table", "Width":"1"}]}, {"from":3288628608, "to":3286388832, "details":[{"type":"table", "Width":"32"}]}, {"from":3288628608, "to":3294551472, "details":[{"type":"table", "Width":"32"}]}, {"from":3288628608, "to":3300162496, "details":[{"type":"table", "Width":"32"}]}, {"from":3285083280, "to":3288628608, "details":[{"type":"table", "Width":"32"}]}, {"from":3288628960, "to":3288053344, "details":[{"type":"table", "Width":"1"}]}, {"from":3285083280, "to":3288628960, "details":[{"type":"table", "Width":"32"}]}, {"from":3288858672, "to":3297377904, "details":[{"type":"table", "Width":"1"}]}, {"from":3285083280, "to":3288858672, "details":[{"type":"table", "Width":"32"}]}, {"from":3289040320, "to":3296200400, "details":[{"type":"table", "Width":"32"}]}, {"from":3285083280, "to":3289040320, "details":[{"type":"table", "Width":"32"}]}, {"from":3289047264, "to":3296200752, "details":[{"type":"table", "Width":"1"}]}, {"from":3285083280, "to":3289047264, "details":[{"type":"table", "Width":"32"}]}, {"from":3292120704, "to":3288488320, "details":[{"type":"table", "Width":"1"}]}, {"from":3294551472, "to":3292120704, "details":[{"type":"table", "Width":"1"}]}, {"from":3285083280, "to":3294551472, "details":[{"type":"table", "Width":"32"}]}, {"from":3296200400, "to":3288628608, "details":[{"type":"table", "Width":"32"}]}, {"from":3285083280, "to":3296200752, "details":[{"type":"table", "Width":"32"}]}, {"from":3297377904, "to":3288628960, "details":[{"type":"table", "Width":"1"}]}, {"from":3285083280, "to":3297377904, "details":[{"type":"table", "Width":"32"}]}, {"from":3300162496, "to":3288550848, "details":[{"type":"table", "Width":"1"}]}, {"from":3285083280, "to":3300162496, "details":[{"type":"table", "Width":"32"}]}]}, "3280128352":{"nodes":[{"name":"WR", "id":3282736608, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"call.ihc", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":92}]], "type":"inst"}, {"name":"WR", "id":3287759296, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"call.ihc_2", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":90}]], "type":"inst"}, {"name":"?", "id":3288010160, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"WR", "id":3288295008, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"call.ihc_1", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":91}]], "type":"inst"}, {"name":"Feedback", "id":3289835232, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":89}]], "type":"inst"}], "links":[{"from":3289835232, "to":3288010160, "details":[{"type":"table", "Width":"1"}]}]}, "3280154224":{"nodes":[{"name":"Cluster 0", "id":3282664784, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Logic", "id":3282671648, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"0"}], "type":"inst"}]}, {"name":"WR", "id":3283342880, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Non-Blocking Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"return.SDF_HLS_component", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":94}]], "type":"inst"}, {"name":"RD", "id":3292606816, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"call.SDF_HLS_component", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":89}]], "type":"inst"}], "links":[{"from":3292606816, "to":3283342880, "details":[{"type":"table", "Width":"1"}]}]}};
var scheduleJSON={"3279352088":{"nodes":[{"name":"ihc.B0", "id":3280085632, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"RD", "id":3297858288, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"call.ihc", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}, {"name":"?", "id":3285594240, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}]}, {"name":"ihc.B1", "id":3280085920, "start":"2", "end":"12", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":3283236448, "start":"3", "end":"6", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"3"}], "type":"cluster", "children":[{"name":"Exit", "id":3294791600, "start":"6", "end":"6", "details":[{"type":"table", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}]}, {"name":"?", "id":3285416240, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":68}]], "type":"inst"}, {"name":"RD", "id":3285502688, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"8", "Stream Name":"s1", "Stall-free":"No", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":67}]], "type":"inst"}, {"name":"RD", "id":3284750192, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"8", "Stream Name":"s1", "Stall-free":"No", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":68}]], "type":"inst"}, {"name":"?", "id":3283572080, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":71}]], "type":"inst"}, {"name":"WR", "id":3283108112, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s4", "Stall-free":"No", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":70}]], "type":"inst"}, {"name":"WR", "id":3283405504, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s4", "Stall-free":"No", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":71}]], "type":"inst"}, {"name":"RD", "id":3283970800, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"8", "Stream Name":"s3", "Stall-free":"No", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":69}]], "type":"inst"}]}], "links":[{"from":3284750192, "to":3283108112}, {"from":3284750192, "to":3283405504}, {"from":3283572080, "to":3283108112}, {"from":3285416240, "to":3285502688}, {"from":3285502688, "to":3284750192}, {"from":3280085632, "to":3280085920}, {"from":3283236448, "to":3283572080}, {"from":3283236448, "to":3285416240}, {"from":3283108112, "to":3283405504}]}, "3279820264":{"nodes":[{"name":"ihc_1.B0", "id":3280086464, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":3289029984, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}, {"name":"RD", "id":3284060832, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"call.ihc_1", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}]}, {"name":"ihc_1.B1", "id":3280111312, "start":"2", "end":"15", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 2", "id":3284072704, "start":"3", "end":"8", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Exit", "id":3299760096, "start":"8", "end":"8", "details":[{"type":"table", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}]}, {"name":"?", "id":3297663584, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":62}]], "type":"inst"}, {"name":"RD", "id":3296756320, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":59}]], "type":"inst"}, {"name":"RD", "id":3297355072, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":60}]], "type":"inst"}, {"name":"RD", "id":3292474160, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":61}]], "type":"inst"}, {"name":"RD", "id":3296820576, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":62}]], "type":"inst"}, {"name":"WR", "id":3288877344, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s3", "Stall-free":"No", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":63}]], "type":"inst"}]}], "links":[{"from":3296820576, "to":3288877344}, {"from":3292474160, "to":3296820576}, {"from":3296756320, "to":3297355072}, {"from":3297663584, "to":3296756320}, {"from":3297355072, "to":3292474160}, {"from":3280086464, "to":3280111312}, {"from":3284072704, "to":3297663584}]}, "3279821784":{"nodes":[{"name":"ihc_2.B0", "id":3280115392, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"RD", "id":3292244704, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"call.ihc_2", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"", "line":0}]], "type":"inst"}, {"name":"?", "id":3289003440, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"ihc_2.B1", "id":3280127680, "start":"2", "end":"18", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 3", "id":3284878768, "start":"3", "end":"9", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Exit", "id":3301540752, "start":"9", "end":"9", "details":[{"type":"table", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}]}, {"name":"?", "id":3288488320, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":42}]], "type":"inst"}, {"name":"Cluster 4", "id":3285076272, "start":"9", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"7", "Cluster Latency":"2"}], "type":"cluster", "children":[{"name":"\'cnt\'", "id":3297090320, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'cnt\'", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":20}]], "type":"inst"}, {"name":"+", "id":3296374560, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":46}]], "type":"inst"}, {"name":"Compare", "id":3296374208, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":35}]], "type":"inst"}, {"name":"Compare", "id":3296373504, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":21}]], "type":"inst"}, {"name":"Or", "id":3296374912, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":46}]], "type":"inst"}, {"name":"Select", "id":3296375264, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":46}]], "type":"inst"}, {"name":"Xor", "id":3296373856, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":21}]], "type":"inst"}, {"name":"Exit", "id":3301448592, "start":"11", "end":"11", "details":[{"type":"table", "Start Cycle":"9", "Latency":"0"}], "type":"inst"}]}, {"name":"RD", "id":3289040320, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"32 bits", "Depth":"8", "Stream Name":"s0", "Stall-free":"No", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":38}]], "type":"inst"}, {"name":"+", "id":3296200400, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":48}]], "type":"inst"}, {"name":"Select", "id":3288628608, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"13", "Latency":"0"}], "type":"inst"}, {"name":"WR", "id":3300162496, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s1", "Stall-free":"No", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":40}]], "type":"inst"}, {"name":"WR", "id":3286388832, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":41}]], "type":"inst"}, {"name":"WR", "id":3294551472, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":42}]], "type":"inst"}, {"name":"WR", "id":3288858672, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":25}]], "type":"inst"}, {"name":"WR", "id":3297377904, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":26}]], "type":"inst"}, {"name":"WR", "id":3288628960, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":29}]], "type":"inst"}, {"name":"WR", "id":3288053344, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s2", "Stall-free":"No", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":30}]], "type":"inst"}, {"name":"?", "id":3283684560, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":40}]], "type":"inst"}, {"name":"WR", "id":3289047264, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s1", "Stall-free":"No", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":24}]], "type":"inst"}, {"name":"WR", "id":3296200752, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"8", "Stream Name":"s1", "Stall-free":"No", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":28}]], "type":"inst"}]}], "links":[{"from":3297377904, "to":3288628960}, {"from":3288858672, "to":3297377904}, {"from":3288628608, "to":3286388832}, {"from":3288628608, "to":3294551472}, {"from":3288628608, "to":3300162496}, {"from":3289040320, "to":3296200400}, {"from":3284878768, "to":3283684560}, {"from":3284878768, "to":3285076272}, {"from":3284878768, "to":3288488320}, {"from":3283684560, "to":3289047264}, {"from":3288488320, "to":3288858672}, {"from":3297090320, "to":3296373504}, {"from":3297090320, "to":3296374208}, {"from":3297090320, "to":3296374560}, {"from":3296374912, "to":3296375264}, {"from":3280115392, "to":3280127680}, {"from":3296374208, "to":3296374912}, {"from":3296374208, "to":3301448592}, {"from":3285076272, "to":3286388832}, {"from":3285076272, "to":3288053344}, {"from":3285076272, "to":3288628608}, {"from":3285076272, "to":3288628960}, {"from":3285076272, "to":3288858672}, {"from":3285076272, "to":3289040320}, {"from":3285076272, "to":3289047264}, {"from":3285076272, "to":3294551472}, {"from":3285076272, "to":3296200752}, {"from":3285076272, "to":3297377904}, {"from":3285076272, "to":3300162496}, {"from":3288628960, "to":3288053344}, {"from":3286388832, "to":3294551472}, {"from":3296373504, "to":3296373856}, {"from":3296373504, "to":3296374912}, {"from":3296373504, "to":3301448592}, {"from":3289047264, "to":3296200752}, {"from":3296200400, "to":3288628608}, {"from":3296373856, "to":3301448592}, {"from":3296374560, "to":3296375264}]}, "3279825672":{"nodes":[{"name":"SDF_HLS_component.B0.runOnce", "id":3280128352, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"WR", "id":3288295008, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"call.ihc_1", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":91}]], "type":"inst"}, {"name":"?", "id":3288010160, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"WR", "id":3287759296, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"call.ihc_2", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":90}]], "type":"inst"}, {"name":"WR", "id":3282736608, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"call.ihc", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":92}]], "type":"inst"}]}, {"name":"SDF_HLS_component.B1.start", "id":3280154224, "start":"2", "end":"3", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"RD", "id":3292606816, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"call.SDF_HLS_component", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":89}]], "type":"inst"}, {"name":"WR", "id":3283342880, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Non-Blocking Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"return.SDF_HLS_component", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":94}]], "type":"inst"}, {"name":"Cluster 0", "id":3282664784, "start":"3", "end":"3", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Exit", "id":3283337024, "start":"3", "end":"3", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}]}]}], "links":[{"from":3292606816, "to":3283342880}, {"from":3280128352, "to":3280154224}]}};
var bottleneckJSON={"bottlenecks":[{"name":"?", "id":4294967295, "src":"3285416240", "dst":"3290550880", "type":"fMAX/II", "brief":"Memory dependency", "loop":"ihc.B1", "details":[{"type":"table", "Loop: ":"ihc.B1", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_task.h", "line":"105"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"RD(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"845"}]}, {"type":"text", "text":"RD(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"845"}]}]}], "nodes":[{"name":"?", "id":3285416240, "start":"4.00", "parent":"ihc.B1", "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":68}]], "type":"inst"}, {"name":"RD", "id":3285502688, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":67}]], "type":"inst"}, {"name":"RD", "id":3284750192, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":68}]], "type":"inst"}, {"name":"Feedback", "id":3290550880, "end":"9.00", "parent":"ihc.B1", "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":68}]], "type":"inst"}], "links":[{"from":3285416240, "to":3285502688}, {"from":3285502688, "to":3284750192}, {"from":3284750192, "to":3290550880}, {"from":3285416240, "to":3290550880, "reverse":1}]}, {"name":"?", "id":4294967295, "src":"3283572080", "dst":"3289543568", "type":"fMAX/II", "brief":"Memory dependency", "loop":"ihc.B1", "details":[{"type":"table", "Loop: ":"ihc.B1", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_task.h", "line":"105"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"WR(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"853"}]}, {"type":"text", "text":"WR(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"853"}]}]}], "nodes":[{"name":"?", "id":3283572080, "start":"6.00", "parent":"ihc.B1", "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":71}]], "type":"inst"}, {"name":"WR", "id":3283108112, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":70}]], "type":"inst"}, {"name":"WR", "id":3283405504, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":71}]], "type":"inst"}, {"name":"Feedback", "id":3289543568, "end":"10.00", "parent":"ihc.B1", "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":71}]], "type":"inst"}], "links":[{"from":3283572080, "to":3283108112}, {"from":3283108112, "to":3283405504}, {"from":3283405504, "to":3289543568}, {"from":3283572080, "to":3289543568, "reverse":1}]}, {"name":"?", "id":4294967295, "src":"3288488320", "dst":"3292120704", "type":"fMAX/II", "brief":"Memory dependency", "loop":"ihc_2.B1", "details":[{"type":"table", "Loop: ":"ihc_2.B1", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_task.h", "line":"105"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"WR(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"853"}]}, {"type":"text", "text":"WR(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"853"}]}, {"type":"text", "text":"WR(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"853"}]}, {"type":"text", "text":"WR(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"853"}]}, {"type":"text", "text":"WR(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"853"}]}, {"type":"text", "text":"WR(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"853"}]}]}], "nodes":[{"name":"?", "id":3288488320, "start":"8.00", "parent":"ihc_2.B1", "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":42}]], "type":"inst"}, {"name":"WR", "id":3288858672, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":25}]], "type":"inst"}, {"name":"WR", "id":3297377904, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":26}]], "type":"inst"}, {"name":"WR", "id":3288628960, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":29}]], "type":"inst"}, {"name":"WR", "id":3288053344, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":30}]], "type":"inst"}, {"name":"WR", "id":3286388832, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":41}]], "type":"inst"}, {"name":"WR", "id":3294551472, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":42}]], "type":"inst"}, {"name":"Feedback", "id":3292120704, "end":"16.00", "parent":"ihc_2.B1", "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":42}]], "type":"inst"}], "links":[{"from":3288488320, "to":3288858672}, {"from":3288858672, "to":3297377904}, {"from":3297377904, "to":3288628960}, {"from":3288628960, "to":3288053344}, {"from":3286388832, "to":3294551472}, {"from":3294551472, "to":3292120704}, {"from":3288488320, "to":3292120704, "reverse":1}]}, {"name":"?", "id":4294967295, "src":"3283684560", "dst":"3288550848", "type":"fMAX/II", "brief":"Memory dependency", "loop":"ihc_2.B1", "details":[{"type":"table", "Loop: ":"ihc_2.B1", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_task.h", "line":"105"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"WR(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"853"}]}, {"type":"text", "text":"WR(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"853"}]}]}], "nodes":[{"name":"?", "id":3283684560, "start":"8.00", "parent":"ihc_2.B1", "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":40}]], "type":"inst"}, {"name":"WR", "id":3289047264, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":24}]], "type":"inst"}, {"name":"WR", "id":3300162496, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":40}]], "type":"inst"}, {"name":"Feedback", "id":3288550848, "end":"16.00", "parent":"ihc_2.B1", "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":40}]], "type":"inst"}], "links":[{"from":3283684560, "to":3289047264}, {"from":3289047264, "to":3300162496}, {"from":3300162496, "to":3288550848}, {"from":3283684560, "to":3288550848, "reverse":1}]}, {"name":"?", "id":4294967295, "src":"3297663584", "dst":"3296822080", "type":"fMAX/II", "brief":"Memory dependency", "loop":"ihc_1.B1", "details":[{"type":"table", "Loop: ":"ihc_1.B1", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_task.h", "line":"105"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"RD(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"845"}]}, {"type":"text", "text":"RD(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"845"}]}, {"type":"text", "text":"Trunc(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"845"}]}, {"type":"text", "text":"RD(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"845"}]}, {"type":"text", "text":"Trunc(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"845"}]}, {"type":"text", "text":"RD(%L)", "links":[{"filename":"/home/soleimanmanteghi/intelFPGA/22.1std/hls/include/HLS/internal/_stream.h", "line":"845"}]}]}], "nodes":[{"name":"?", "id":3297663584, "start":"6.00", "parent":"ihc_1.B1", "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":62}]], "type":"inst"}, {"name":"RD", "id":3296756320, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":59}]], "type":"inst"}, {"name":"RD", "id":3297355072, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":60}]], "type":"inst"}, {"name":"Trunc", "id":3292473808, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":60}]], "type":"inst"}, {"name":"RD", "id":3292474160, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":61}]], "type":"inst"}, {"name":"Trunc", "id":3296820224, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":61}]], "type":"inst"}, {"name":"RD", "id":3296820576, "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":62}]], "type":"inst"}, {"name":"Feedback", "id":3296822080, "end":"13.00", "parent":"ihc_1.B1", "debug":[[{"filename":"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/HLS_File/SDFgraph.cpp", "line":62}]], "type":"inst"}], "links":[{"from":3297663584, "to":3296756320}, {"from":3296756320, "to":3297355072}, {"from":3297355072, "to":3292474160}, {"from":3292474160, "to":3296820576}, {"from":3296820576, "to":3296822080}, {"from":3297663584, "to":3296822080, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"0", "id":1, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"4095 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel 0_Width (bits)":"64"}], "type":"memsys", "children":[{"name":"0", "id":3, "type":"bb"}]}, {"name":"Memory Controller", "id":2, "parent":"1", "bw":"0.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4, "parent":"1", "type":"bb", "children":[{"name":"SHARE", "id":5, "type":"arb"}]}], "links":[{"from":3, "to":2}, {"from":2, "to":3}, {"from":5, "to":2}]};
