architecture               	circuit        	vpr_revision 	vpr_min_W_exit_status	vpr_crit_path_exit_status	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	8c2a6d4-dirty	0                    	0                        	765                	895                  	402                 	265                   	8           	8            	35     	99    	130        	1           	0       	2134                 	3.41929       	-711.854            	-3.41929            	48            	4412             	36                                    	3815                       	14                               	3.85776            	-783.547 	-3.85776 	1.29947  	1.21616   	1.84322                  	0.143756            	53740      	6020        	27612      
