// Seed: 3254979607
`define pp_2 0
module module_0 (
    output logic id_0,
    input id_1
);
  logic id_2;
  assign id_2 = id_2;
  type_6(
      1, 1
  );
  integer id_3;
  logic   id_4;
  assign id_3 = 1;
  assign id_4 = id_1;
endmodule
