module wideexpr_00099(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (6'sb001101)-((ctrl[4]?2'sb01:3'sb000));
  assign y1 = $signed((3'sb100)!=(+(s6)));
  assign y2 = {$signed(($signed({s1,$unsigned($signed(u2)),(1'sb1)>>((4'sb1011)<<<(1'sb0))}))+(3'sb110))};
  assign y3 = -(|(($unsigned({2{(^((s0)-(s2)))-({1{(1'b1)>>>(6'sb010100)}})}}))+({+(s1),s6})));
  assign y4 = (3'sb111)==($signed(4'sb0000));
  assign y5 = (((s7)>>>((ctrl[3]?4'sb0001:((s7)^(1'sb1))|($signed(s6)))))<<(((+((s1)<<(5'b11010)))-(((s1)^~(3'sb011))-(s7)))^($signed((s0)^(+(6'b011001))))))<<<(u3);
  assign y6 = $signed($signed({2{6'sb011110}}));
  assign y7 = 5'sb01101;
endmodule
