// Library - COMP12111, Cell - counter09_test, View - schematic
// LAST TIME SAVED: Nov 14 16:03:27 2013
// NETLIST TIME: Nov 28 15:57:43 2013
`timescale 1ns / 10ps 

module counter09_test (  );

// Buses in the design

wire  [5:0]  traffic;

wire  [4:0]  display_en;

wire  [0:7]  net2;

wire  [0:5]  net010;

wire  [7:0]  keys;

wire  [0:7]  net16;

wire  [0:7]  net14;

wire  [0:7]  net5;

wire  [0:3]  net06;

wire  [0:7]  net1;


specify 
    specparam CDS_LIBNAME  = "COMP12111";
    specparam CDS_CELLNAME = "counter09_test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

Board I0 ( traffic[5], net9, net10, net02, net4, net01, keys[7:0],
     net2[0:7], net5[0:7], net1[0:7], net14[0:7], net14[0:7],
     net14[0:7], net14[0:7], net14[0:7], net14[0:7], net16[0:7],
     net010[0:5], traffic[5:0]);
counter09 I1 ( net06[0:3], net018, traffic[5], keys[1], keys[0]);
sevensegmentdecoder I2 ( net06[0:3], net16[0:7]);
GND  I5[4:0] ( .G(display_en[4:0]));
GND  I3[7:0] ( .G(net14[0:7]));
VCC  I11[4:0] ( .P(traffic[4:0]));
VCC  I6[5:0] ( .P(net010[0:5]));

endmodule
