{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 22 21:12:26 2022 " "Info: Processing started: Thu Dec 22 21:12:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project -c project " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "result\[4\] " "Warning: Node \"result\[4\]\" is a latch" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux5~425 " "Warning: Node \"Mux5~425\"" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "Mux5~433 " "Warning: Node \"Mux5~433\"" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "Mux5~426 " "Warning: Node \"Mux5~426\"" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "Mux5~430 " "Warning: Node \"Mux5~430\"" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux3~132 " "Warning: Node \"Mux3~132\"" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "Mux3~137 " "Warning: Node \"Mux3~137\"" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "Mux3~128 " "Warning: Node \"Mux3~128\"" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "Mux3~129 " "Warning: Node \"Mux3~129\"" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux2~211 " "Warning: Node \"Mux2~211\"" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "Mux2~209 " "Warning: Node \"Mux2~209\"" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "Mux2~210 " "Warning: Node \"Mux2~210\"" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "Mux2~208 " "Warning: Node \"Mux2~208\"" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "Mux4~211 " "Warning: Node \"Mux4~211\"" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "Mux4~209 " "Warning: Node \"Mux4~209\"" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "Mux4~210 " "Warning: Node \"Mux4~210\"" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "Mux4~208 " "Warning: Node \"Mux4~208\"" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Code\[2\] " "Info: Assuming node \"Code\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Code\[0\] " "Info: Assuming node \"Code\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Code\[1\] " "Info: Assuming node \"Code\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux0~25 " "Info: Detected gated clock \"Mux0~25\" as buffer" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "result\[4\] A\[2\] Code\[2\] 10.900 ns register " "Info: tsu for register \"result\[4\]\" (data pin = \"A\[2\]\", clock pin = \"Code\[2\]\") is 10.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.600 ns + Longest pin register " "Info: + Longest pin to register delay is 12.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns A\[2\] 1 PIN PIN_95 9 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_95; Fanout = 9; PIN Node = 'A\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.000 ns) 5.600 ns LessThan0~307 2 COMB LC7_C21 3 " "Info: 2: + IC(1.800 ns) + CELL(1.000 ns) = 5.600 ns; Loc. = LC7_C21; Fanout = 3; COMB Node = 'LessThan0~307'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { A[2] LessThan0~307 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.700 ns) 7.100 ns LessThan0~316 3 COMB LC2_C33 1 " "Info: 3: + IC(0.800 ns) + CELL(0.700 ns) = 7.100 ns; Loc. = LC2_C33; Fanout = 1; COMB Node = 'LessThan0~316'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { LessThan0~307 LessThan0~316 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 8.100 ns LessThan0~311 4 COMB LC3_C33 8 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 8.100 ns; Loc. = LC3_C33; Fanout = 8; COMB Node = 'LessThan0~311'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { LessThan0~316 LessThan0~311 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.700 ns) 9.600 ns Mux6~121 5 COMB LC6_C24 1 " "Info: 5: + IC(0.800 ns) + CELL(0.700 ns) = 9.600 ns; Loc. = LC6_C24; Fanout = 1; COMB Node = 'Mux6~121'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { LessThan0~311 Mux6~121 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 10.600 ns Mux6~117 6 COMB LC7_C24 1 " "Info: 6: + IC(0.000 ns) + CELL(1.000 ns) = 10.600 ns; Loc. = LC7_C24; Fanout = 1; COMB Node = 'Mux6~117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Mux6~121 Mux6~117 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 11.500 ns Mux6~111 7 COMB LC4_C24 1 " "Info: 7: + IC(0.100 ns) + CELL(0.800 ns) = 11.500 ns; Loc. = LC4_C24; Fanout = 1; COMB Node = 'Mux6~111'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Mux6~117 Mux6~111 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 12.600 ns result\[4\] 8 REG LC3_C24 2 " "Info: 8: + IC(0.100 ns) + CELL(1.000 ns) = 12.600 ns; Loc. = LC3_C24; Fanout = 2; REG Node = 'result\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Mux6~111 result[4] } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.000 ns ( 71.43 % ) " "Info: Total cell delay = 9.000 ns ( 71.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 28.57 % ) " "Info: Total interconnect delay = 3.600 ns ( 28.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.600 ns" { A[2] LessThan0~307 LessThan0~316 LessThan0~311 Mux6~121 Mux6~117 Mux6~111 result[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.600 ns" { A[2] {} A[2]~out {} LessThan0~307 {} LessThan0~316 {} LessThan0~311 {} Mux6~121 {} Mux6~117 {} Mux6~111 {} result[4] {} } { 0.000ns 0.000ns 1.800ns 0.800ns 0.000ns 0.800ns 0.000ns 0.100ns 0.100ns } { 0.000ns 2.800ns 1.000ns 0.700ns 1.000ns 0.700ns 1.000ns 0.800ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.900 ns + " "Info: + Micro setup delay of destination is 1.900 ns" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Code\[2\] destination 3.600 ns - Shortest register " "Info: - Shortest clock path from clock \"Code\[2\]\" to destination register is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns Code\[2\] 1 CLK PIN_54 14 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_54; Fanout = 14; CLK Node = 'Code\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Code[2] } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.800 ns) 2.700 ns Mux0~25 2 COMB LC5_C24 1 " "Info: 2: + IC(0.600 ns) + CELL(0.800 ns) = 2.700 ns; Loc. = LC5_C24; Fanout = 1; COMB Node = 'Mux0~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { Code[2] Mux0~25 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.600 ns result\[4\] 3 REG LC3_C24 2 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 3.600 ns; Loc. = LC3_C24; Fanout = 2; REG Node = 'result\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Mux0~25 result[4] } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 80.56 % ) " "Info: Total cell delay = 2.900 ns ( 80.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.700 ns ( 19.44 % ) " "Info: Total interconnect delay = 0.700 ns ( 19.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { Code[2] Mux0~25 result[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { Code[2] {} Code[2]~out {} Mux0~25 {} result[4] {} } { 0.000ns 0.000ns 0.600ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.600 ns" { A[2] LessThan0~307 LessThan0~316 LessThan0~311 Mux6~121 Mux6~117 Mux6~111 result[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.600 ns" { A[2] {} A[2]~out {} LessThan0~307 {} LessThan0~316 {} LessThan0~311 {} Mux6~121 {} Mux6~117 {} Mux6~111 {} result[4] {} } { 0.000ns 0.000ns 1.800ns 0.800ns 0.000ns 0.800ns 0.000ns 0.100ns 0.100ns } { 0.000ns 2.800ns 1.000ns 0.700ns 1.000ns 0.700ns 1.000ns 0.800ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { Code[2] Mux0~25 result[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { Code[2] {} Code[2]~out {} Mux0~25 {} result[4] {} } { 0.000ns 0.000ns 0.600ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Code\[0\] Zero result\[4\] 11.300 ns register " "Info: tco from clock \"Code\[0\]\" to destination pin \"Zero\" through register \"result\[4\]\" is 11.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Code\[0\] source 3.800 ns + Longest register " "Info: + Longest clock path from clock \"Code\[0\]\" to source register is 3.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns Code\[0\] 1 CLK PIN_126 26 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_126; Fanout = 26; CLK Node = 'Code\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Code[0] } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 2.900 ns Mux0~25 2 COMB LC5_C24 1 " "Info: 2: + IC(0.600 ns) + CELL(1.000 ns) = 2.900 ns; Loc. = LC5_C24; Fanout = 1; COMB Node = 'Mux0~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { Code[0] Mux0~25 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.800 ns result\[4\] 3 REG LC3_C24 2 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 3.800 ns; Loc. = LC3_C24; Fanout = 2; REG Node = 'result\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Mux0~25 result[4] } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 81.58 % ) " "Info: Total cell delay = 3.100 ns ( 81.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.700 ns ( 18.42 % ) " "Info: Total interconnect delay = 0.700 ns ( 18.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { Code[0] Mux0~25 result[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.800 ns" { Code[0] {} Code[0]~out {} Mux0~25 {} result[4] {} } { 0.000ns 0.000ns 0.600ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.500 ns + Longest register pin " "Info: + Longest register to pin delay is 7.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns result\[4\] 1 REG LC3_C24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_C24; Fanout = 2; REG Node = 'result\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.800 ns) 1.500 ns Equal0~184 2 COMB LC2_C26 1 " "Info: 2: + IC(0.700 ns) + CELL(0.800 ns) = 1.500 ns; Loc. = LC2_C26; Fanout = 1; COMB Node = 'Equal0~184'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { result[4] Equal0~184 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.700 ns) 2.300 ns Equal0~188 3 COMB LC7_C26 1 " "Info: 3: + IC(0.100 ns) + CELL(0.700 ns) = 2.300 ns; Loc. = LC7_C26; Fanout = 1; COMB Node = 'Equal0~188'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { Equal0~184 Equal0~188 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 3.300 ns Equal0~183 4 COMB LC8_C26 1 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 3.300 ns; Loc. = LC8_C26; Fanout = 1; COMB Node = 'Equal0~183'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Equal0~188 Equal0~183 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(3.800 ns) 7.500 ns Zero 5 PIN PIN_47 0 " "Info: 5: + IC(0.400 ns) + CELL(3.800 ns) = 7.500 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'Zero'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Equal0~183 Zero } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 84.00 % ) " "Info: Total cell delay = 6.300 ns ( 84.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 16.00 % ) " "Info: Total interconnect delay = 1.200 ns ( 16.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { result[4] Equal0~184 Equal0~188 Equal0~183 Zero } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { result[4] {} Equal0~184 {} Equal0~188 {} Equal0~183 {} Zero {} } { 0.000ns 0.700ns 0.100ns 0.000ns 0.400ns } { 0.000ns 0.800ns 0.700ns 1.000ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { Code[0] Mux0~25 result[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.800 ns" { Code[0] {} Code[0]~out {} Mux0~25 {} result[4] {} } { 0.000ns 0.000ns 0.600ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { result[4] Equal0~184 Equal0~188 Equal0~183 Zero } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { result[4] {} Equal0~184 {} Equal0~188 {} Equal0~183 {} Zero {} } { 0.000ns 0.700ns 0.100ns 0.000ns 0.400ns } { 0.000ns 0.800ns 0.700ns 1.000ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[2\] Zero 20.900 ns Longest " "Info: Longest tpd from source pin \"A\[2\]\" to destination pin \"Zero\" is 20.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns A\[2\] 1 PIN PIN_95 9 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_95; Fanout = 9; PIN Node = 'A\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.000 ns) 5.600 ns LessThan0~307 2 COMB LC7_C21 3 " "Info: 2: + IC(1.800 ns) + CELL(1.000 ns) = 5.600 ns; Loc. = LC7_C21; Fanout = 3; COMB Node = 'LessThan0~307'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { A[2] LessThan0~307 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.700 ns) 7.100 ns LessThan0~316 3 COMB LC2_C33 1 " "Info: 3: + IC(0.800 ns) + CELL(0.700 ns) = 7.100 ns; Loc. = LC2_C33; Fanout = 1; COMB Node = 'LessThan0~316'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { LessThan0~307 LessThan0~316 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 8.100 ns LessThan0~311 4 COMB LC3_C33 8 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 8.100 ns; Loc. = LC3_C33; Fanout = 8; COMB Node = 'LessThan0~311'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { LessThan0~316 LessThan0~311 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.700 ns) 9.500 ns Mux4~224 5 COMB LC6_C34 1 " "Info: 5: + IC(0.700 ns) + CELL(0.700 ns) = 9.500 ns; Loc. = LC6_C34; Fanout = 1; COMB Node = 'Mux4~224'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { LessThan0~311 Mux4~224 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 10.500 ns Mux4~217 6 COMB LC7_C34 2 " "Info: 6: + IC(0.000 ns) + CELL(1.000 ns) = 10.500 ns; Loc. = LC7_C34; Fanout = 2; COMB Node = 'Mux4~217'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Mux4~224 Mux4~217 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 12.500 ns Mux4~211 7 COMB LOOP LC1_C34 4 " "Info: 7: + IC(0.000 ns) + CELL(2.000 ns) = 12.500 ns; Loc. = LC1_C34; Fanout = 4; COMB LOOP Node = 'Mux4~211'" { { "Info" "ITDB_PART_OF_SCC" "Mux4~208 LC3_C34 " "Info: Loc. = LC3_C34; Node \"Mux4~208\"" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~208 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "Mux4~209 LC4_C34 " "Info: Loc. = LC4_C34; Node \"Mux4~209\"" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~209 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "Mux4~211 LC1_C34 " "Info: Loc. = LC1_C34; Node \"Mux4~211\"" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~211 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "Mux4~210 LC5_C34 " "Info: Loc. = LC5_C34; Node \"Mux4~210\"" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~210 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~208 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~209 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~211 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~210 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Mux4~217 Mux4~211 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.600 ns) 13.900 ns Equal0~191 8 COMB LC1_C26 1 " "Info: 8: + IC(0.800 ns) + CELL(0.600 ns) = 13.900 ns; Loc. = LC1_C26; Fanout = 1; COMB Node = 'Equal0~191'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { Mux4~211 Equal0~191 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 14.900 ns Equal0~184 9 COMB LC2_C26 1 " "Info: 9: + IC(0.000 ns) + CELL(1.000 ns) = 14.900 ns; Loc. = LC2_C26; Fanout = 1; COMB Node = 'Equal0~184'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Equal0~191 Equal0~184 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.700 ns) 15.700 ns Equal0~188 10 COMB LC7_C26 1 " "Info: 10: + IC(0.100 ns) + CELL(0.700 ns) = 15.700 ns; Loc. = LC7_C26; Fanout = 1; COMB Node = 'Equal0~188'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { Equal0~184 Equal0~188 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 16.700 ns Equal0~183 11 COMB LC8_C26 1 " "Info: 11: + IC(0.000 ns) + CELL(1.000 ns) = 16.700 ns; Loc. = LC8_C26; Fanout = 1; COMB Node = 'Equal0~183'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Equal0~188 Equal0~183 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(3.800 ns) 20.900 ns Zero 12 PIN PIN_47 0 " "Info: 12: + IC(0.400 ns) + CELL(3.800 ns) = 20.900 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'Zero'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Equal0~183 Zero } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.300 ns ( 77.99 % ) " "Info: Total cell delay = 16.300 ns ( 77.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 22.01 % ) " "Info: Total interconnect delay = 4.600 ns ( 22.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.900 ns" { A[2] LessThan0~307 LessThan0~316 LessThan0~311 Mux4~224 Mux4~217 Mux4~211 Equal0~191 Equal0~184 Equal0~188 Equal0~183 Zero } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.900 ns" { A[2] {} A[2]~out {} LessThan0~307 {} LessThan0~316 {} LessThan0~311 {} Mux4~224 {} Mux4~217 {} Mux4~211 {} Equal0~191 {} Equal0~184 {} Equal0~188 {} Equal0~183 {} Zero {} } { 0.000ns 0.000ns 1.800ns 0.800ns 0.000ns 0.700ns 0.000ns 0.000ns 0.800ns 0.000ns 0.100ns 0.000ns 0.400ns } { 0.000ns 2.800ns 1.000ns 0.700ns 1.000ns 0.700ns 1.000ns 2.000ns 0.600ns 1.000ns 0.700ns 1.000ns 3.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "result\[4\] Code\[1\] Code\[0\] -0.200 ns register " "Info: th for register \"result\[4\]\" (data pin = \"Code\[1\]\", clock pin = \"Code\[0\]\") is -0.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Code\[0\] destination 3.800 ns + Longest register " "Info: + Longest clock path from clock \"Code\[0\]\" to destination register is 3.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns Code\[0\] 1 CLK PIN_126 26 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_126; Fanout = 26; CLK Node = 'Code\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Code[0] } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 2.900 ns Mux0~25 2 COMB LC5_C24 1 " "Info: 2: + IC(0.600 ns) + CELL(1.000 ns) = 2.900 ns; Loc. = LC5_C24; Fanout = 1; COMB Node = 'Mux0~25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { Code[0] Mux0~25 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 3.800 ns result\[4\] 3 REG LC3_C24 2 " "Info: 3: + IC(0.100 ns) + CELL(0.800 ns) = 3.800 ns; Loc. = LC3_C24; Fanout = 2; REG Node = 'result\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { Mux0~25 result[4] } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 81.58 % ) " "Info: Total cell delay = 3.100 ns ( 81.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.700 ns ( 18.42 % ) " "Info: Total interconnect delay = 0.700 ns ( 18.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { Code[0] Mux0~25 result[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.800 ns" { Code[0] {} Code[0]~out {} Mux0~25 {} result[4] {} } { 0.000ns 0.000ns 0.600ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "project.v" "" { Text "F:/BRACU/460/project/project.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns Code\[1\] 1 CLK PIN_124 25 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 25; CLK Node = 'Code\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Code[1] } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 2.900 ns Mux6~111 2 COMB LC4_C24 1 " "Info: 2: + IC(0.600 ns) + CELL(1.000 ns) = 2.900 ns; Loc. = LC4_C24; Fanout = 1; COMB Node = 'Mux6~111'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { Code[1] Mux6~111 } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 4.000 ns result\[4\] 3 REG LC3_C24 2 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 4.000 ns; Loc. = LC3_C24; Fanout = 2; REG Node = 'result\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Mux6~111 result[4] } "NODE_NAME" } } { "project.v" "" { Text "F:/BRACU/460/project/project.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 82.50 % ) " "Info: Total cell delay = 3.300 ns ( 82.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.700 ns ( 17.50 % ) " "Info: Total interconnect delay = 0.700 ns ( 17.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Code[1] Mux6~111 result[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { Code[1] {} Code[1]~out {} Mux6~111 {} result[4] {} } { 0.000ns 0.000ns 0.600ns 0.100ns } { 0.000ns 1.300ns 1.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { Code[0] Mux0~25 result[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.800 ns" { Code[0] {} Code[0]~out {} Mux0~25 {} result[4] {} } { 0.000ns 0.000ns 0.600ns 0.100ns } { 0.000ns 1.300ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Code[1] Mux6~111 result[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { Code[1] {} Code[1]~out {} Mux6~111 {} result[4] {} } { 0.000ns 0.000ns 0.600ns 0.100ns } { 0.000ns 1.300ns 1.000ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 22 21:12:26 2022 " "Info: Processing ended: Thu Dec 22 21:12:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
