{
    "id": "1425134334",
    "title": "A novel approach for implementing microarchitectural verification plans in processor designs",
    "venue": "haifa verification conference",
    "year": 2012,
    "authors": [
        {
            "name": "Yoav Katz",
            "id": "2155515741",
            "org": "IBM Research - Haifa, Israel#TAB#"
        },
        {
            "name": "Michal Rimon",
            "id": "2167091810",
            "org": "IBM Server and Technology Group, Haifa, Israel#TAB#"
        },
        {
            "name": "Avi Ziv",
            "id": "2147799520",
            "org": "IBM Research - Haifa, Israel#TAB#"
        }
    ],
    "fields_of_study": [
        "Real-time computing",
        "Software verification",
        "Computer science",
        "Computer architecture",
        "CPU cache",
        "Intelligent verification",
        "Inductive logic programming",
        "Microarchitecture",
        "Runtime verification",
        "High-level verification",
        "Functional verification"
    ],
    "references": [
        "1487086790",
        "1514254291",
        "1575301046",
        "1658286076",
        "2042932158",
        "2046211462",
        "2069736170",
        "2084666366",
        "2098165956",
        "2117874980",
        "2127246304",
        "2136357775"
    ]
}