0.6
2019.1
May 24 2019
15:06:07
D:/UNL_Spring_2021/CSCE_436/Lab4/Lab_4/Lab_4.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/UNL_Spring_2021/CSCE_436/Lab4/Lab_4/Lab_4.srcs/sim_1/new/Lab4_tb.vhd,1617665934,vhdl,,,,lab4_tb,,,,,,,,
D:/UNL_Spring_2021/CSCE_436/Lab4/Lab_4/Lab_4.srcs/sources_1/imports/Code/Audio_Codec_Wrapper.vhd,1614988325,vhdl,,,,audio_codec_wrapper,,,,,,,,
D:/UNL_Spring_2021/CSCE_436/Lab4/Lab_4/Lab_4.srcs/sources_1/imports/Code/TWICtl.vhd,1614988397,vhdl,,,,twictl;twiutils,,,,,,,,
D:/UNL_Spring_2021/CSCE_436/Lab4/Lab_4/Lab_4.srcs/sources_1/imports/Code/audio_init.v,1614125331,verilog,,,,audio_init,,,../../../../Lab_4.srcs/sources_1/ip/clk_wiz_1,,,,,
D:/UNL_Spring_2021/CSCE_436/Lab4/Lab_4/Lab_4.srcs/sources_1/imports/Code/i2s_ctl.vhd,1614989074,vhdl,,,,i2s_ctl,,,,,,,,
D:/UNL_Spring_2021/CSCE_436/Lab4/Lab_4/Lab_4.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_sim_netlist.vhdl,1617393808,vhdl,,,,clk_wiz_1;clk_wiz_1_clk_wiz_1_clk_wiz,,,,,,,,
D:/UNL_Spring_2021/CSCE_436/Lab4/Lab_4/Lab_4.srcs/sources_1/new/Lab4.vhd,1617662880,vhdl,,,,lab4,,,,,,,,
D:/UNL_Spring_2021/CSCE_436/Lab4/Lab_4/Lab_4.srcs/sources_1/new/Lab4_Pack.vhd,1617653609,vhdl,D:/UNL_Spring_2021/CSCE_436/Lab4/Lab_4/Lab_4.srcs/sources_1/new/lab4_datapath.vhd,,,lab4parts,,,,,,,,
D:/UNL_Spring_2021/CSCE_436/Lab4/Lab_4/Lab_4.srcs/sources_1/new/lab4_datapath.vhd,1617729357,vhdl,,,,lab4_datapath,,,,,,,,
D:/UNL_Spring_2021/CSCE_436/Lab4/Lab_4/Lab_4.srcs/sources_1/new/lab4_fsm.vhd,1617729084,vhdl,,,,lab4_fsm,,,,,,,,
