//! **************************************************************************
// Written by: Map M.63c on Fri Nov 19 10:15:02 2010
//! **************************************************************************

SCHEMATIC START;
COMP "L_WR_RDY<0>" LOCATE = SITE "V7" LEVEL 1;
COMP "L_WR_RDY<1>" LOCATE = SITE "R4" LEVEL 1;
COMP "L_RST_N" LOCATE = SITE "P8" LEVEL 1;
COMP "VC_RDY<0>" LOCATE = SITE "U1" LEVEL 1;
COMP "VC_RDY<1>" LOCATE = SITE "V5" LEVEL 1;
COMP "RX_ERROR" LOCATE = SITE "W1" LEVEL 1;
COMP "TX_ERROR" LOCATE = SITE "Y6" LEVEL 1;
COMP "L2P_DFRAME" LOCATE = SITE "P1" LEVEL 1;
COMP "P2L_DFRAME" LOCATE = SITE "Y3" LEVEL 1;
COMP "P_WR_REQ<0>" LOCATE = SITE "V1" LEVEL 1;
COMP "P_WR_REQ<1>" LOCATE = SITE "V3" LEVEL 1;
COMP "P_WR_RDY<0>" LOCATE = SITE "M4" LEVEL 1;
COMP "P_WR_RDY<1>" LOCATE = SITE "N20" LEVEL 1;
COMP "P_RD_D_RDY<0>" LOCATE = SITE "U2" LEVEL 1;
COMP "P_RD_D_RDY<1>" LOCATE = SITE "U5" LEVEL 1;
COMP "L2P_DATA<0>" LOCATE = SITE "U3" LEVEL 1;
COMP "L2P_DATA<1>" LOCATE = SITE "U4" LEVEL 1;
COMP "L2P_DATA<2>" LOCATE = SITE "N8" LEVEL 1;
COMP "L2P_DATA<3>" LOCATE = SITE "U8" LEVEL 1;
COMP "L2P_DATA<4>" LOCATE = SITE "P6" LEVEL 1;
COMP "L2P_DATA<5>" LOCATE = SITE "T9" LEVEL 1;
COMP "L2P_DATA<6>" LOCATE = SITE "N5" LEVEL 1;
COMP "L2P_DATA<7>" LOCATE = SITE "R9" LEVEL 1;
COMP "L2P_DATA<8>" LOCATE = SITE "V6" LEVEL 1;
COMP "L2P_DATA<9>" LOCATE = SITE "T4" LEVEL 1;
COMP "L_CLKn" LOCATE = SITE "R1" LEVEL 1;
COMP "L_CLKp" LOCATE = SITE "R2" LEVEL 1;
COMP "P2L_DATA<10>" LOCATE = SITE "AA2" LEVEL 1;
COMP "P2L_DATA<11>" LOCATE = SITE "AD3" LEVEL 1;
COMP "P2L_DATA<12>" LOCATE = SITE "AA4" LEVEL 1;
COMP "P2L_DATA<13>" LOCATE = SITE "AB5" LEVEL 1;
COMP "P2L_DATA<14>" LOCATE = SITE "Y5" LEVEL 1;
COMP "P2L_DATA<15>" LOCATE = SITE "AB4" LEVEL 1;
COMP "L2P_VALID" LOCATE = SITE "R3" LEVEL 1;
COMP "P2L_VALID" LOCATE = SITE "AC3" LEVEL 1;
COMP "P2L_DATA<0>" LOCATE = SITE "AA1" LEVEL 1;
COMP "P2L_DATA<1>" LOCATE = SITE "AE1" LEVEL 1;
COMP "P2L_DATA<2>" LOCATE = SITE "AA3" LEVEL 1;
COMP "P2L_DATA<3>" LOCATE = SITE "Y1" LEVEL 1;
COMP "P2L_DATA<4>" LOCATE = SITE "AC1" LEVEL 1;
COMP "P2L_DATA<5>" LOCATE = SITE "AC2" LEVEL 1;
COMP "P2L_DATA<6>" LOCATE = SITE "AB1" LEVEL 1;
COMP "P2L_DATA<7>" LOCATE = SITE "AB3" LEVEL 1;
COMP "P2L_DATA<8>" LOCATE = SITE "AD1" LEVEL 1;
COMP "P2L_DATA<9>" LOCATE = SITE "AE2" LEVEL 1;
COMP "LED_GREEN" LOCATE = SITE "L21" LEVEL 1;
COMP "L2P_CLKn" LOCATE = SITE "N9" LEVEL 1;
COMP "L2P_CLKp" LOCATE = SITE "P10" LEVEL 1;
COMP "P2L_CLKn" LOCATE = SITE "T1" LEVEL 1;
PIN P2L_CLKn_pin<0> = BEL "P2L_CLKn" PINNAME PAD;
PIN "P2L_CLKn_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "P2L_CLKp" LOCATE = SITE "T3" LEVEL 1;
PIN P2L_CLKp_pin<0> = BEL "P2L_CLKp" PINNAME PAD;
PIN "P2L_CLKp_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "L2P_EDB" LOCATE = SITE "P5" LEVEL 1;
COMP "L2P_RDY" LOCATE = SITE "U9" LEVEL 1;
COMP "P2L_RDY" LOCATE = SITE "W2" LEVEL 1;
COMP "GPIO<0>" LOCATE = SITE "AA18" LEVEL 1;
COMP "GPIO<1>" LOCATE = SITE "W17" LEVEL 1;
COMP "L2P_DATA<10>" LOCATE = SITE "U7" LEVEL 1;
COMP "L2P_DATA<11>" LOCATE = SITE "R5" LEVEL 1;
COMP "L2P_DATA<12>" LOCATE = SITE "P3" LEVEL 1;
COMP "L2P_DATA<13>" LOCATE = SITE "T8" LEVEL 1;
COMP "L2P_DATA<14>" LOCATE = SITE "N4" LEVEL 1;
COMP "L2P_DATA<15>" LOCATE = SITE "R8" LEVEL 1;
COMP "LED_RED" LOCATE = SITE "L20" LEVEL 1;
PIN
        cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
TIMEGRP l_clkp_grp = BEL "dma_ack_i" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/wb_read_cnt_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/wb_read_cnt_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/wb_read_cnt_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/wb_read_cnt_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/wb_read_cnt_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/wb_read_cnt_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/wb_read_cnt_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/wb_ack_cnt_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/wb_ack_cnt_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/wb_ack_cnt_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/wb_ack_cnt_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/wb_ack_cnt_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/wb_ack_cnt_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/wb_ack_cnt_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_adr_o_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_adr_o_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_adr_o_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_adr_o_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_adr_o_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_adr_o_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_adr_o_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_adr_o_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_adr_o_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_adr_o_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_adr_o_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_sel_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/wb_write_cnt_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/wb_write_cnt_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/wb_write_cnt_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/wb_write_cnt_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/wb_write_cnt_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/wb_write_cnt_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/wb_write_cnt_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_adr_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_dat_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_stb_o" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wishbone_current_state_FSM_FFd1" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wishbone_current_state_FSM_FFd2" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_31" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_30" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_29" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_28" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_27" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_26" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_25" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_24" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_23" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_22" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_21" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_20" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_19" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_18" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_17" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_16" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_15" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_14" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_13" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_12" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_11" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_10" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_9" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_8" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_7" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_6" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_5" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_4" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_3" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_2" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_1" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_o_t_0" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_we_t" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_31" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_30" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_29" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_28" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_27" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_26" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_25" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_24" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_23" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_22" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_21" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_20" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_19" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_18" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_17" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_16" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_15" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_14" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_13" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_12" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_11" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_10" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_9" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_8" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_7" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_6" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_5" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_4" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_3" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_2" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_1" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_din_0" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_31" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_30" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_29" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_28" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_27" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_26" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_25" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_24" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_23" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_22" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_21" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_20" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_19" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_18" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_17" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_16" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_15" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_14" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_13" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_12" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_11" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_10" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_9" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_8" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_7" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_6" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_5" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_4" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_3" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_2" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_1" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_dat_i_t_0" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_ack_t" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_periph_addr_1" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_periph_addr_0" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_17" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_16" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_3" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_2" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_1" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_adr_t_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rddata_reg_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/ack_sreg_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/ack_sreg_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_lw"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_lw"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_lw"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_lw"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_lw"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_lw"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_lw"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_stat_lw"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_lw"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_lw_delay"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_lw_delay"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_lw_delay"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_lw_delay"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_lw_delay"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_lw_delay"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_lw_delay"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_stat_lw_delay"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_lw_delay"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_write_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_write_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_write_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_write_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_write_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_write_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_write_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_write_0"
        BEL "cmp_dummy_stat_regs/ack_sreg" BEL
        "cmp_dummy_stat_regs/rddata_reg_31" BEL
        "cmp_dummy_stat_regs/rddata_reg_30" BEL
        "cmp_dummy_stat_regs/rddata_reg_29" BEL
        "cmp_dummy_stat_regs/rddata_reg_28" BEL
        "cmp_dummy_stat_regs/rddata_reg_27" BEL
        "cmp_dummy_stat_regs/rddata_reg_26" BEL
        "cmp_dummy_stat_regs/rddata_reg_25" BEL
        "cmp_dummy_stat_regs/rddata_reg_23" BEL
        "cmp_dummy_stat_regs/rddata_reg_22" BEL
        "cmp_dummy_stat_regs/rddata_reg_21" BEL
        "cmp_dummy_stat_regs/rddata_reg_20" BEL
        "cmp_dummy_stat_regs/rddata_reg_19" BEL
        "cmp_dummy_stat_regs/rddata_reg_18" BEL
        "cmp_dummy_stat_regs/rddata_reg_17" BEL
        "cmp_dummy_stat_regs/rddata_reg_16" BEL
        "cmp_dummy_stat_regs/rddata_reg_15" BEL
        "cmp_dummy_stat_regs/rddata_reg_14" BEL
        "cmp_dummy_stat_regs/rddata_reg_13" BEL
        "cmp_dummy_stat_regs/rddata_reg_12" BEL
        "cmp_dummy_stat_regs/rddata_reg_11" BEL
        "cmp_dummy_stat_regs/rddata_reg_10" BEL
        "cmp_dummy_stat_regs/rddata_reg_9" BEL
        "cmp_dummy_stat_regs/rddata_reg_7" BEL
        "cmp_dummy_stat_regs/rddata_reg_6" BEL
        "cmp_dummy_stat_regs/rddata_reg_5" BEL
        "cmp_dummy_stat_regs/rddata_reg_4" BEL
        "cmp_dummy_stat_regs/rddata_reg_3" BEL
        "cmp_dummy_stat_regs/rddata_reg_2" BEL
        "cmp_dummy_stat_regs/rddata_reg_1" BEL
        "cmp_dummy_stat_regs/rddata_reg_0" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_31" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_30" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_29" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_28" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_27" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_26" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_25" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_24" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_23" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_22" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_21" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_20" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_19" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_18" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_17" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_16" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_15" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_14" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_13" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_12" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_11" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_10" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_9" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_8" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_7" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_6" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_5" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_4" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_3" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_2" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_1" BEL
        "cmp_dummy_ctrl_regs/rddata_reg_0" BEL "cmp_dummy_ctrl_regs/ack_sreg"
        BEL "cmp_dummy_ctrl_regs/dummy_reg_led_int_31" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_30" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_29" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_28" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_27" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_26" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_25" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_24" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_23" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_22" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_21" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_20" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_19" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_18" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_17" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_16" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_15" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_14" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_13" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_12" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_11" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_10" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_9" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_8" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_7" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_6" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_5" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_4" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_3" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_2" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_1" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_led_int_0" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_31" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_30" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_29" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_28" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_27" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_26" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_25" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_24" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_23" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_22" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_21" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_20" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_19" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_18" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_17" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_16" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_15" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_14" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_13" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_12" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_11" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_10" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_9" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_8" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_7" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_6" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_5" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_4" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_3" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_2" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_1" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_3_int_0" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_31" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_30" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_29" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_28" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_27" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_26" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_25" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_24" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_23" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_22" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_21" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_20" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_19" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_18" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_17" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_16" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_15" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_14" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_13" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_12" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_11" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_10" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_9" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_8" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_7" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_6" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_5" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_4" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_3" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_2" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_1" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_2_int_0" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_31" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_30" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_29" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_28" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_27" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_26" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_25" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_24" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_23" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_22" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_21" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_20" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_19" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_18" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_17" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_16" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_15" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_14" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_13" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_12" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_11" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_10" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_9" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_8" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_7" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_6" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_5" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_4" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_3" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_2" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_1" BEL
        "cmp_dummy_ctrl_regs/dummy_reg_1_int_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_cyc_t" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_wr" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wb_cyc_t" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_rd" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_lw_read_in_progress"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_lw_read_in_progress"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_lw_read_in_progress"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_lw_read_in_progress"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_lw_read_in_progress"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_lw_read_in_progress"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_lw_read_in_progress"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_stat_lw_read_in_progress"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_lw_read_in_progress"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_rwsel"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_rwsel"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_rwsel"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_rwsel"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_rwsel"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_rwsel"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_rwsel"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_stat_rwsel"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_rwsel"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/ack_in_progress"
        BEL "cmp_dummy_stat_regs/ack_in_progress" BEL
        "cmp_dummy_ctrl_regs/ack_in_progress" BEL "l_clk_BUFG" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/Mshreg_ack_sreg_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/ack_sreg_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rst_n_i_inv_shift1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rst_n_i_inv_shift2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/rst_n_i_inv_shift3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/ack_sreg_1"
        PIN
        "cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "cmp_test_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        PIN
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        PIN
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>";
PIN
        cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[0].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[0].U" PINNAME
        CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[0].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[0].U" PINNAME
        CK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[10].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[10].U" PINNAME
        CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[10].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[10].U" PINNAME
        CK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[11].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[11].U" PINNAME
        CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[11].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[11].U" PINNAME
        CK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[12].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[12].U" PINNAME
        CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[12].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[12].U" PINNAME
        CK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[13].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[13].U" PINNAME
        CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[13].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[13].U" PINNAME
        CK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[14].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[14].U" PINNAME
        CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[14].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[14].U" PINNAME
        CK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[15].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[15].U" PINNAME
        CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[15].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[15].U" PINNAME
        CK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[1].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[1].U" PINNAME
        CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[1].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[1].U" PINNAME
        CK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[2].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[2].U" PINNAME
        CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[2].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[2].U" PINNAME
        CK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[3].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[3].U" PINNAME
        CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[3].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[3].U" PINNAME
        CK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[4].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[4].U" PINNAME
        CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[4].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[4].U" PINNAME
        CK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[5].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[5].U" PINNAME
        CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[5].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[5].U" PINNAME
        CK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[6].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[6].U" PINNAME
        CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[6].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[6].U" PINNAME
        CK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[7].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[7].U" PINNAME
        CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[7].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[7].U" PINNAME
        CK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[8].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[8].U" PINNAME
        CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[8].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[8].U" PINNAME
        CK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[9].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[9].U" PINNAME
        CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[9].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[9].U" PINNAME
        CK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U" PINNAME
        CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U" PINNAME
        CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U" PINNAME
        CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U" PINNAME
        CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U" PINNAME
        CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U" PINNAME
        CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U" PINNAME
        CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U" PINNAME
        CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U" PINNAME
        CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U" PINNAME
        CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U" PINNAME
        CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U" PINNAME
        CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U" PINNAME
        CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U" PINNAME
        CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U" PINNAME
        CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U" PINNAME
        CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U" PINNAME
        CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U" PINNAME
        CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U" PINNAME
        CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U" PINNAME
        CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U" PINNAME
        CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U" PINNAME
        CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U" PINNAME
        CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U" PINNAME
        CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U" PINNAME
        CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U" PINNAME
        CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U" PINNAME
        CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U" PINNAME
        CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U" PINNAME
        CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U" PINNAME
        CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U" PINNAME
        CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U" PINNAME
        CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F" PINNAME CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F" PINNAME CLK1;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V_pins<1> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V" PINNAME CLK0;
PIN cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V_pins<2> = BEL
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V" PINNAME CLK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff_s6.L2P_CLK_int/N_pins<1> =
        BEL "cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff_s6.L2P_CLK_int/N"
        PINNAME CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff_s6.L2P_CLK_int/N_pins<2> =
        BEL "cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff_s6.L2P_CLK_int/N"
        PINNAME CK1;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff_s6.L2P_CLK_int_pins<1> =
        BEL "cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff_s6.L2P_CLK_int"
        PINNAME CK0;
PIN cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff_s6.L2P_CLK_int_pins<2> =
        BEL "cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff_s6.L2P_CLK_int"
        PINNAME CK1;
TIMEGRP p2l_clkp_grp = BEL "cmp_gn4124_core/CLKn_bufg" BEL
        "cmp_gn4124_core/CLK_bufg" BEL "cmp_gn4124_core/l2p_rdy" BEL
        "cmp_gn4124_core/l_wr_rdy_1" BEL "cmp_gn4124_core/l_wr_rdy_0" BEL
        "cmp_gn4124_core/p_rd_d_rdy_1" BEL "cmp_gn4124_core/p_rd_d_rdy_0" BEL
        "cmp_gn4124_core/l2p_rdy_t" BEL "cmp_gn4124_core/p_rd_d_rdy_t_1" BEL
        "cmp_gn4124_core/p_rd_d_rdy_t_0" BEL "cmp_gn4124_core/l_wr_rdy_t_1"
        BEL "cmp_gn4124_core/l_wr_rdy_t_0" BEL "cmp_gn4124_core/rst_reg" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_15" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_14" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_13" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_12" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_11" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_10" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_9" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_8" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_7" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_6" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_5" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_4" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_3" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_2" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_1" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_0" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_dframe_o" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_valid_o" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_29" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_28" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_27" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_26" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_25" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_24" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_23" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_22" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_21" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_20" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_19" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_18" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_17" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_16" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_15" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_14" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_13" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_12" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_11" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_29" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_28" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_27" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_26" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_25" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_24" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_23" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_22" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_21" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_20" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_19" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_18" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_17" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_16" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_15" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_14" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_13" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_12" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_11" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3"
        BEL "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_31" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_30" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_29" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_28" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_27" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_26" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_25" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_24" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_23" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_22" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_21" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_20" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_19" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_18" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_17" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_16" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_15" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_14" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_13" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_12" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_11" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_29" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_28" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_27" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_26" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_25" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_24" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_23" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_22" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_21" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_20" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_19" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_18" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_17" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_16" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_15" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_14" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_13" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_12" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_11" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_31" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_30" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_29" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_28" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_27" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_26" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_25" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_24" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_23" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_22" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_21" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_20" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_19" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_18" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_17" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_16" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_15" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_14" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_13" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_12" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_11" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_29" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_28" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_27" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_26" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_25" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_24" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_23" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_22" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_21" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_20" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_19" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_18" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_17" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_15" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_14" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_13" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_12" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_11" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_last_packet" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_31" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_30" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_29" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_28" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_27" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_26" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_25" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_24" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_23" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_22" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_21" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_20" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_19" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_18" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_17" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_16" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_15" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_14" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_13" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_12" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_11" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_current_state_FSM_FFd1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_current_state_FSM_FFd2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_current_state_FSM_FFd3"
        BEL "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_32" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_34" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_35" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_33" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_37" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_38" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_36" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_39" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_40" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_41" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_42" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_44" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_45" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_43" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_46" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_47" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_48" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_49" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_51" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_52" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_50" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_53" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_54" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_55" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_56" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_58" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_59" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_57" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_61" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_60" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/is_next_item" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_64b_address" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_last_packet" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_0" BEL
        "cmp_gn4124_core/cmp_wbmaster32/l2p_read_cpl_current_state_FSM_FFd1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/l2p_read_cpl_current_state_FSM_FFd2"
        BEL "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_31" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_30" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_29" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_28" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_27" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_26" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_25" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_24" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_23" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_22" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_21" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_20" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_19" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_18" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_17" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_16" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_15" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_14" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_13" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_12" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_11" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_10" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_9" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_8" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_7" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_6" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_5" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_4" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_3" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_2" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_1" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_0" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_req_o" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_63" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_62" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_61" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_60" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_59" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_58" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_57" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_56" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_55" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_54" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_53" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_52" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_51" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_50" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_49" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_48" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_47" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_46" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_45" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_44" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_43" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_42" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_41" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_40" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_39" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_38" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_37" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_36" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_35" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_34" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_33" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_32" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_31" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_30" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_29" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_28" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_27" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_26" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_25" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_24" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_23" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_22" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_21" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_20" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_19" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_18" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_17" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_16" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_15" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_14" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_13" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_12" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_11" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_10" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_9" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_8" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_7" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_6" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_5" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_4" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_3" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_2" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_1" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_0" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_valid_o" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_wr" BEL
        "cmp_gn4124_core/cmp_wbmaster32/p2l_cid_1" BEL
        "cmp_gn4124_core/cmp_wbmaster32/p2l_cid_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_current_state_FSM_FFd2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_current_state_FSM_FFd3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_current_state_FSM_FFd1"
        BEL "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_stat_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_stat_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_stat_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_status_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_status_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_status_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_stat_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_stat_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_stat_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_load_o"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_load_o"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_load_o"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_load_o"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_load_o"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_load_o"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_load_o"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_load_o"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_stat_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_stat_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_stat_int_read_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_0"
        BEL "cmp_gn4124_core/cmp_p2l_decode32/master_cpln" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/master_cpld" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/target_mwr" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/target_mrd" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_start" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_hdr_cid_1" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_hdr_cid_0" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/des_p2l_dframe_d" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_last" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_hdr_strobe" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/des_p2l_valid_d" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_31" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_30" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_29" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_28" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_27" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_26" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_25" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_24" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_23" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_22" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_21" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_20" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_19" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_18" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_17" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_16" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_15" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_14" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_13" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_12" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_11" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_10" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_9" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_8" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_7" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_6" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_5" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_4" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_3" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_2" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_0" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_31" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_30" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_29" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_28" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_27" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_26" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_25" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_24" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_23" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_22" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_21" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_20" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_19" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_18" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_17" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_16" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_15" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_14" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_13" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_12" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_11" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_10" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_9" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_8" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_7" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_6" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_5" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_4" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_3" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_2" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_1" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_0" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_dframe_o" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_valid_o" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_31" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_30" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_29" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_28" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_27" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_26" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_25" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_24" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_23" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_22" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_21" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_20" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_19" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_18" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_17" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_16" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_15" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_14" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_13" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_12" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_11" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_10" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_9" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_8" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_7" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_6" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_5" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_4" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_3" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_2" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_1" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_0" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_pdm_gnt" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ldm_gnt" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt" BEL
        "cmp_gn4124_core/cmp_l2p_ser/l2p_dframe_o" BEL
        "cmp_gn4124_core/cmp_l2p_ser/l2p_valid_o" BEL
        "cmp_gn4124_core/cmp_l2p_ser/dframe_d" BEL
        "cmp_gn4124_core/cmp_l2p_ser/valid_d" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_31" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_30" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_29" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_28" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_27" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_26" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_25" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_24" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_23" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_22" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_21" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_20" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_19" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_18" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_17" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_16" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_15" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_14" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_13" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_12" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_11" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_10" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_9" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_8" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_7" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_6" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_5" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_4" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_3" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_2" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_1" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_valid_o" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_ctrl_done_o" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_edb_o" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_dframe_o" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_req_o" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_64b_address" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_wr" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_ctrl_error_o" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/completion_error" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_valid_o" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/rx_error_o" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/dma_ctrl_done_o" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_dframe_o" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_valid_o" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_req_o" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_wr" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/dma_busy_error" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_rd" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_dframe_o" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_abort_o" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_done_irq" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_error_irq" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_next_o" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_p2l_o" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_l2p_o" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_data_cycle" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_cycle" BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        PIN
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        PIN
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        PIN
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[0].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[0].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[10].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[10].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[11].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[11].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[12].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[12].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[13].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[13].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[14].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[14].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[15].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[15].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[1].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[1].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[2].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[2].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[3].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[3].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[4].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[4].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[5].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[5].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[6].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[6].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[7].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[7].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[8].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[8].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[9].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[9].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U_pins<2>"
        PIN "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F_pins<1>" PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F_pins<2>" PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V_pins<1>" PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V_pins<2>" PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff_s6.L2P_CLK_int/N_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff_s6.L2P_CLK_int/N_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff_s6.L2P_CLK_int_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff_s6.L2P_CLK_int_pins<2>";
TIMEGRP p2l_clkn_grp = BEL "cmp_gn4124_core/CLKn_bufg" BEL
        "cmp_gn4124_core/CLK_bufg" BEL "cmp_gn4124_core/l2p_rdy" BEL
        "cmp_gn4124_core/l_wr_rdy_1" BEL "cmp_gn4124_core/l_wr_rdy_0" BEL
        "cmp_gn4124_core/p_rd_d_rdy_1" BEL "cmp_gn4124_core/p_rd_d_rdy_0" BEL
        "cmp_gn4124_core/l2p_rdy_t" BEL "cmp_gn4124_core/p_rd_d_rdy_t_1" BEL
        "cmp_gn4124_core/p_rd_d_rdy_t_0" BEL "cmp_gn4124_core/l_wr_rdy_t_1"
        BEL "cmp_gn4124_core/l_wr_rdy_t_0" BEL "cmp_gn4124_core/rst_reg" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_15" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_14" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_13" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_12" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_11" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_10" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_9" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_8" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_7" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_6" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_5" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_4" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_3" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_2" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_1" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_data_sdr_l_0" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_dframe_o" BEL
        "cmp_gn4124_core/cmp_p2l_des/p2l_valid_o" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_29" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_28" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_27" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_26" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_25" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_24" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_23" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_22" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_21" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_20" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_19" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_18" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_17" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_16" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_15" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_14" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_13" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_12" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_11" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/target_addr_cnt_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_29" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_28" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_27" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_26" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_25" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_24" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_23" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_22" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_21" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_20" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_19" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_18" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_17" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_16" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_15" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_14" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_13" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_12" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_11" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_length_cnt_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_dma_current_state_FSM_FFd3"
        BEL "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_31" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_30" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_29" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_28" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_27" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_26" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_25" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_24" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_23" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_22" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_21" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_20" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_19" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_18" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_17" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_16" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_15" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_14" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_13" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_12" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_11" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_data_o_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_29" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_28" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_27" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_26" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_25" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_24" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_23" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_22" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_21" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_20" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_19" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_18" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_17" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_16" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_15" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_14" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_13" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_12" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_11" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_din_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_31" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_30" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_29" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_28" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_27" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_26" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_25" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_24" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_23" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_22" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_21" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_20" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_19" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_18" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_17" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_16" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_15" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_14" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_13" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_12" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_11" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_l_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_data_cnt_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_header_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_29" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_28" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_27" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_26" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_25" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_24" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_23" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_22" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_21" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_20" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_19" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_18" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_17" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_16" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_15" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_14" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_13" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_12" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_11" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_len_cnt_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_last_packet" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_31" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_30" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_29" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_28" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_27" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_26" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_25" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_24" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_23" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_22" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_21" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_20" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_19" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_18" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_17" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_16" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_15" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_14" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_13" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_12" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_11" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_10" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_9" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_8" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_7" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_6" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_5" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_4" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_3" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_2" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_1" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_address_h_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_current_state_FSM_FFd1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_current_state_FSM_FFd2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_current_state_FSM_FFd3"
        BEL "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/target_addr_cnt_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_data_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_32" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_34" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_35" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_33" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_37" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_38" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_36" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_39" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_40" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_41" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_42" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_44" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_45" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_43" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_46" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_47" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_48" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_49" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_51" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_52" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_50" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_53" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_54" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_55" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_56" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_58" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_59" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_57" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_61" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_60" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_cnt_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_len_header_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_din_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/is_next_item" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_64b_address" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_last_packet" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_h_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_len_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_next_l_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_h_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_carrier_addr_o_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_l_0" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_31" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_30" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_29" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_28" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_27" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_26" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_25" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_24" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_23" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_22" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_21" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_20" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_19" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_18" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_17" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_16" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_15" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_14" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_13" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_12" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_11" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_10" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_9" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_8" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_7" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_6" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_5" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_4" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_3" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_2" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_1" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/l2p_address_h_0" BEL
        "cmp_gn4124_core/cmp_wbmaster32/l2p_read_cpl_current_state_FSM_FFd1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/l2p_read_cpl_current_state_FSM_FFd2"
        BEL "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_31" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_30" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_29" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_28" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_27" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_26" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_25" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_24" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_23" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_22" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_21" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_20" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_19" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_18" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_17" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_16" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_15" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_14" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_13" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_12" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_11" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_10" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_9" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_8" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_7" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_6" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_5" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_4" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_3" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_2" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_1" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_data_o_0" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_req_o" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_63" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_62" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_61" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_60" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_59" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_58" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_57" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_56" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_55" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_54" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_53" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_52" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_51" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_50" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_49" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_48" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_47" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_46" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_45" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_44" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_43" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_42" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_41" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_40" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_39" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_38" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_37" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_36" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_35" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_34" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_33" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_32" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_31" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_30" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_29" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_28" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_27" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_26" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_25" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_24" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_23" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_22" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_21" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_20" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_19" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_18" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_17" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_16" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_15" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_14" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_13" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_12" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_11" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_10" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_9" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_8" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_7" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_6" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_5" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_4" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_3" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_2" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_1" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_din_0" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_valid_o" BEL
        "cmp_gn4124_core/cmp_wbmaster32/to_wb_fifo_wr" BEL
        "cmp_gn4124_core/cmp_wbmaster32/p2l_cid_1" BEL
        "cmp_gn4124_core/cmp_wbmaster32/p2l_cid_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_current_state_FSM_FFd2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_current_state_FSM_FFd3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_current_state_FSM_FFd1"
        BEL "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_len_o_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_h_o_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_stat_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_stat_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_stat_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_status_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_status_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_status_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_carrier_addr_o_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_attrib_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nexth_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_nextl_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_len_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstarth_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_hstartl_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_31" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_30" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_29" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_28" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_27" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_26" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_25" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_24" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_23" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_22" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_21" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_20" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_19" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_18" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_17" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_16" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_15" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_14" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_13" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_12" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_11" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_10" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_9" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_8" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_7" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_6" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_5" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_4" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_3" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_2" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_1" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_cstart_reg_0" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_stat_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_lw_s2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_stat_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_lw_s1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_stat_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_lw_s0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_load_o"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_load_o"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_load_o"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_load_o"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_load_o"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_load_o"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_load_o"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_load_o"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_o_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_o_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_o_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_o_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_o_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_o_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_o_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_o_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_attrib_int_read_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nexth_int_read_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_nextl_int_read_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_len_int_read_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstartl_int_read_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_stat_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_stat_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_stat_int_read_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_ctrl_int_read_0"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_31"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_30"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_29"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_28"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_27"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_26"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_25"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_24"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_23"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_22"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_21"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_20"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_19"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_18"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_17"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_16"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_15"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_14"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_13"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_12"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_11"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_10"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_9"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_8"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_7"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_6"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_5"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_4"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_3"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_2"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_1"
        BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_cstart_int_read_0"
        BEL "cmp_gn4124_core/cmp_p2l_decode32/master_cpln" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/master_cpld" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/target_mwr" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/target_mrd" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_start" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_hdr_cid_1" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_hdr_cid_0" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/des_p2l_dframe_d" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_last" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_hdr_strobe" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/des_p2l_valid_d" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_31" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_30" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_29" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_28" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_27" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_26" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_25" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_24" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_23" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_22" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_21" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_20" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_19" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_18" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_17" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_16" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_15" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_14" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_13" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_12" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_11" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_10" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_9" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_8" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_7" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_6" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_5" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_4" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_3" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_2" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_0" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_31" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_30" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_29" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_28" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_27" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_26" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_25" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_24" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_23" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_22" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_21" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_20" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_19" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_18" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_17" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_16" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_15" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_14" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_13" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_12" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_11" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_10" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_9" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_8" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_7" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_6" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_5" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_4" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_3" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_2" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_1" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_d_0" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_dframe_o" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_valid_o" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_31" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_30" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_29" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_28" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_27" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_26" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_25" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_24" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_23" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_22" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_21" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_20" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_19" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_18" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_17" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_16" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_15" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_14" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_13" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_12" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_11" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_10" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_9" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_8" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_7" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_6" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_5" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_4" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_3" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_2" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_1" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_0" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_pdm_gnt" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_ldm_gnt" BEL
        "cmp_gn4124_core/cmp_l2p_arbiter/arb_wbm_gnt" BEL
        "cmp_gn4124_core/cmp_l2p_ser/l2p_dframe_o" BEL
        "cmp_gn4124_core/cmp_l2p_ser/l2p_valid_o" BEL
        "cmp_gn4124_core/cmp_l2p_ser/dframe_d" BEL
        "cmp_gn4124_core/cmp_l2p_ser/valid_d" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_31" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_30" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_29" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_28" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_27" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_26" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_25" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_24" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_23" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_22" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_21" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_20" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_19" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_18" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_17" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_16" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_15" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_14" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_13" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_12" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_11" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_10" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_9" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_8" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_7" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_6" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_5" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_4" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_3" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_2" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_1" BEL
        "cmp_gn4124_core/cmp_l2p_ser/data_d_0" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_valid_o" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_ctrl_done_o" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_edb_o" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_dframe_o" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/ldm_arb_req_o" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/data_fifo_rd" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/l2p_64b_address" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/addr_fifo_wr" BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/dma_ctrl_error_o" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/completion_error" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/next_item_valid_o" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/rx_error_o" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/dma_ctrl_done_o" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_dframe_o" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_valid_o" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/pdm_arb_req_o" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/to_wb_fifo_wr" BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/dma_busy_error" BEL
        "cmp_gn4124_core/cmp_wbmaster32/from_wb_fifo_rd" BEL
        "cmp_gn4124_core/cmp_wbmaster32/wbm_arb_dframe_o" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_abort_o" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_done_irq" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_error_irq" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_next_o" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_p2l_o" BEL
        "cmp_gn4124_core/cmp_dma_controller/dma_ctrl_start_l2p_o" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_data_cycle" BEL
        "cmp_gn4124_core/cmp_p2l_decode32/p2l_addr_cycle" BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        PIN
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        PIN
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        PIN
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "cmp_gn4124_core/cmp_p2l_dma_master/cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[0].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[0].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[10].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[10].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[11].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[11].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[12].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[12].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[13].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[13].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[14].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[14].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[15].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[15].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[1].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[1].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[2].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[2].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[3].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[3].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[4].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[4].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[5].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[5].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[6].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[6].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[7].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[7].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[8].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[8].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[9].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_out_ddr_ff_s6.DDROUT[9].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[0].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[10].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[11].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[12].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[13].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[14].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[15].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[1].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[2].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[3].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[4].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[5].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[6].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[7].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[8].U_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_D[9].U_pins<2>"
        PIN "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F_pins<1>" PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_F_pins<2>" PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V_pins<1>" PIN
        "cmp_gn4124_core/cmp_p2l_des/gen_in_ddr_ff_s6.DDRFF_V_pins<2>" PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff_s6.L2P_CLK_int/N_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff_s6.L2P_CLK_int/N_pins<2>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff_s6.L2P_CLK_int_pins<1>"
        PIN
        "cmp_gn4124_core/cmp_l2p_ser/gen_l2p_clk_ddr_ff_s6.L2P_CLK_int_pins<2>";
NET "L2P_RDY_IBUF" MAXDELAY = 2 ns;
NET "P_RD_D_RDY_1_IBUF" MAXDELAY = 2 ns;
NET "P_RD_D_RDY_0_IBUF" MAXDELAY = 2 ns;
NET "L_WR_RDY_1_IBUF" MAXDELAY = 2 ns;
NET "L_WR_RDY_1_IBUF" MAXDELAY = 2 ns;
NET "L_WR_RDY_0_IBUF" MAXDELAY = 2 ns;
NET "L_WR_RDY_0_IBUF" MAXDELAY = 2 ns;
NET "VC_RDY<1>_IBUF" MAXDELAY = 2 ns;
NET "VC_RDY<1>_IBUF" MAXDELAY = 2 ns;
NET "VC_RDY<0>_IBUF" MAXDELAY = 2 ns;
NET "VC_RDY<0>_IBUF" MAXDELAY = 2 ns;
TS_l_clkp = PERIOD TIMEGRP "l_clkp_grp" 5 ns HIGH 50%;
TS_p2l_clkp = PERIOD TIMEGRP "p2l_clkp_grp" 5 ns HIGH 50%;
TS_p2l_clkn = PERIOD TIMEGRP "p2l_clkn_grp" 5 ns HIGH 50%;
PIN cmp_gn4124_core/rst_reg_pins<2> = BEL "cmp_gn4124_core/rst_reg" PINNAME Q;
PIN L_RST_N_pins<0> = BEL "L_RST_N" PINNAME PAD;
PIN "cmp_gn4124_core/rst_reg_pins<2>" TIG;
PIN "L_RST_N_pins<0>" TIG;
COMP "P2L_DATA<15>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_DATA<15>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
COMP "P2L_DATA<14>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_DATA<14>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
COMP "P2L_DATA<13>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_DATA<13>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
COMP "P2L_DATA<12>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_DATA<12>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
COMP "P2L_DATA<11>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_DATA<11>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
COMP "P2L_DATA<10>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_DATA<10>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
COMP "P2L_DATA<9>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_DATA<9>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
COMP "P2L_DATA<8>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_DATA<8>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
COMP "P2L_DATA<7>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_DATA<7>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
COMP "P2L_DATA<6>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_DATA<6>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
COMP "P2L_DATA<5>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_DATA<5>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
COMP "P2L_DATA<4>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_DATA<4>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
COMP "P2L_DATA<3>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_DATA<3>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
COMP "P2L_DATA<2>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_DATA<2>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
COMP "P2L_DATA<1>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_DATA<1>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
COMP "P2L_DATA<0>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_DATA<0>" OFFSET = IN 1.2 ns VALID 1.6 ns BEFORE COMP "P2L_CLKn"
        "RISING";
COMP "P2L_DFRAME" OFFSET = IN 1.2 ns VALID 3 ns BEFORE COMP "P2L_CLKp"
        "RISING";
COMP "P2L_VALID" OFFSET = IN 1.2 ns VALID 3 ns BEFORE COMP "P2L_CLKp"
        "RISING";
SCHEMATIC END;

