#ifndef _MCU_Config_Map_HPP_
#define _MCU_Config_Map_HPP_

#include "syst.hpp"
#include "stm32h743xx.h"
#include "stm32h7xx_hal_uart_ex.h"
#include "stm32h7xx_hal_dma.h"
#include "stm32h7xx_hal_gpio.h"
#include "stm32h7xx_hal_fdcan.h"
#include "stm32h7xx_hal_tim.h"

inline std::map<std::string, u32> MCU_Config_Map = {
            {"USART1", USART1_BASE},
            {"USART2", USART2_BASE},
            {"USART3", USART3_BASE},
            {"UART4",  UART4_BASE},
            {"UART5",  UART5_BASE},
            {"USART6", USART6_BASE},
            {"UART7",  UART7_BASE},
            {"UART8",  UART8_BASE},
            {"UART_WORDLENGTH_7B",  USART_CR1_M1},
            {"UART_WORDLENGTH_8B",  0x00000000U},
            {"UART_WORDLENGTH_9B",  USART_CR1_M0},
            {"DMA_REQUEST_USART1_TX", DMA_REQUEST_USART1_TX},
            {"DMA_REQUEST_USART1_RX", DMA_REQUEST_USART1_RX},
            {"DMA_REQUEST_USART2_TX", DMA_REQUEST_USART2_TX},
            {"DMA_REQUEST_USART2_RX", DMA_REQUEST_USART2_RX},
            {"DMA_REQUEST_UART4_TX", DMA_REQUEST_UART4_TX},
            {"DMA_REQUEST_UART4_RX", DMA_REQUEST_UART4_RX},
            {"DMA1_Stream0", DMA1_Stream0_BASE},
            {"DMA1_Stream1", DMA1_Stream1_BASE},
            {"DMA1_Stream2", DMA1_Stream2_BASE},
            {"DMA1_Stream3", DMA1_Stream3_BASE},
            {"DMA1_Stream4", DMA1_Stream4_BASE},
            {"DMA1_Stream5", DMA1_Stream5_BASE},
            {"DMA1_Stream6", DMA1_Stream6_BASE},
            {"DMA1_Stream7", DMA1_Stream7_BASE},
            {"DMA2_Stream0", DMA2_Stream0_BASE},
            {"DMA2_Stream1", DMA2_Stream1_BASE},
            {"DMA2_Stream2", DMA2_Stream2_BASE},
            {"DMA2_Stream3", DMA2_Stream3_BASE},
            {"DMA2_Stream4", DMA2_Stream4_BASE},
            {"DMA2_Stream5", DMA2_Stream5_BASE},
            {"DMA2_Stream6", DMA2_Stream6_BASE},
            {"DMA2_Stream7", DMA2_Stream7_BASE},
            {"USART1_IRQn", USART1_IRQn},
            {"USART2_IRQn", USART2_IRQn},
            {"UART4_IRQn", UART4_IRQn},
            {"GPIOA",  GPIOA_BASE},
            {"GPIOB",  GPIOB_BASE},
            {"GPIOC",  GPIOC_BASE},
            {"GPIOD",  GPIOD_BASE},
            {"GPIOE",  GPIOE_BASE},
            {"GPIOF",  GPIOF_BASE},
            {"GPIOG",  GPIOG_BASE},
            {"GPIOH",  GPIOH_BASE},
            {"GPIOI",  GPIOI_BASE},
            {"GPIOJ",  GPIOJ_BASE},
            {"GPIOK",  GPIOK_BASE},
            {"GPIO_PIN_0",  GPIO_PIN_0},
            {"GPIO_PIN_1",  GPIO_PIN_1},
            {"GPIO_PIN_2",  GPIO_PIN_2},
            {"GPIO_PIN_3",  GPIO_PIN_3},
            {"GPIO_PIN_4",  GPIO_PIN_4},
            {"GPIO_PIN_5",  GPIO_PIN_5},
            {"GPIO_PIN_6",  GPIO_PIN_6},
            {"GPIO_PIN_7",  GPIO_PIN_7},
            {"GPIO_PIN_8",  GPIO_PIN_8},
            {"GPIO_PIN_9",  GPIO_PIN_9},
            {"GPIO_PIN_10",  GPIO_PIN_10},
            {"GPIO_PIN_11",  GPIO_PIN_11},
            {"GPIO_PIN_12",  GPIO_PIN_12},
            {"GPIO_PIn_13",  GPIO_PIN_13},
            {"GPIO_PIN_14",  GPIO_PIN_14},
            {"GPIO_PIN_15",  GPIO_PIN_15},
            {"GPIO_PIN_All",  GPIO_PIN_All},
            {"GPIO_AF7_USART1",  GPIO_AF7_USART1},
            {"GPIO_AF7_USART2",  GPIO_AF7_USART2},
            {"GPIO_AF8_UART4", GPIO_AF8_UART4},

               /* ---------- FDCAN ---------- */
               /* FramFormat */
            {"FDCAN_FRAME_CLASSIC",   FDCAN_FRAME_CLASSIC},
            {"FDCAN_FRAME_FD_NO_BRS", FDCAN_FRAME_FD_NO_BRS},
            {"FDCAN_FRAME_FD_BRS",    FDCAN_FRAME_FD_BRS},
               /* Mode */
            {"FDCAN_MODE_NORMAL",    FDCAN_MODE_NORMAL},
            {"FDCAN_MODE_RESTRICTED_OPERATION",    FDCAN_MODE_RESTRICTED_OPERATION},
            {"FDCAN_MODE_BUS_MONITORING",    FDCAN_MODE_BUS_MONITORING},
            {"FDCAN_MODE_INTERNAL_LOOPBACK",    FDCAN_MODE_INTERNAL_LOOPBACK},
            {"FDCAN_MODE_EXTERNAL_LOOPBACK",    FDCAN_MODE_EXTERNAL_LOOPBACK},

            {"FDCAN_DATA_BYTES_8", FDCAN_DATA_BYTES_8},
            {"FDCAN_DATA_BYTES_12", FDCAN_DATA_BYTES_12},
            {"FDCAN_DATA_BYTES_16", FDCAN_DATA_BYTES_16},
            {"FDCAN_DATA_BYTES_20", FDCAN_DATA_BYTES_16},
            {"FDCAN_DATA_BYTES_24", FDCAN_DATA_BYTES_24},
            {"FDCAN_DATA_BYTES_32", FDCAN_DATA_BYTES_32},
            {"FDCAN_DATA_BYTES_48", FDCAN_DATA_BYTES_48},
            {"FDCAN_DATA_BYTES_64", FDCAN_DATA_BYTES_64},
            {"FDCAN_TX_FIFO_OPERATION", FDCAN_TX_FIFO_OPERATION},
            {"FDCAN_TX_QUEUE_OPERATION", FDCAN_TX_QUEUE_OPERATION},

            /* Timer */
            {"TIM2", TIM2_BASE},
            {"TIM3", TIM3_BASE},
            {"TIM4", TIM4_BASE},
            {"TIM5", TIM5_BASE},
            {"TIM6", TIM6_BASE},
            {"TIM7", TIM7_BASE},
            {"TIM13", TIM13_BASE},
            {"TIM14", TIM14_BASE},
            {"TIM17", TIM17_BASE},
            {"TIM_COUNTERMODE_UP", TIM_COUNTERMODE_UP},
            {"TIM_COUNTERMODE_DOWN", TIM_COUNTERMODE_DOWN},
            {"TIM_COUNTERMODE_CENTERALIGNED1", TIM_COUNTERMODE_CENTERALIGNED1},
            {"TIM_COUNTERMODE_CENTERALIGNED2", TIM_COUNTERMODE_CENTERALIGNED2},
            {"TIM_COUNTERMODE_CENTERALIGNED3", TIM_COUNTERMODE_CENTERALIGNED3},
            {"TIM_OCMODE_TIMING", TIM_OCMODE_TIMING},
            {"TIM_OCMODE_ACTIVE", TIM_OCMODE_ACTIVE},
            {"TIM_OCMODE_INACTIVE", TIM_OCMODE_INACTIVE},
            {"TIM_OCMODE_TOGGLE", TIM_OCMODE_TOGGLE},
            {"TIM_OCMODE_PWM1", TIM_OCMODE_PWM1},
            {"TIM_OCMODE_PWM2", TIM_OCMODE_PWM2},
            {"TIM_OCMODE_FORCED_ACTIVE", TIM_OCMODE_FORCED_ACTIVE},
            {"TIM_OCMODE_FORCED_INACTIVE", TIM_OCMODE_FORCED_INACTIVE},
            {"TIM_OCMODE_RETRIGERRABLE_OPM1", TIM_OCMODE_RETRIGERRABLE_OPM1},
            {"TIM_OCMODE_RETRIGERRABLE_OPM2", TIM_OCMODE_RETRIGERRABLE_OPM2},
            {"TIM_OCMODE_COMBINED_PWM1", TIM_OCMODE_COMBINED_PWM1},
            {"TIM_OCMODE_COMBINED_PWM2", TIM_OCMODE_COMBINED_PWM2},
            {"TIM_OCMODE_ASYMMETRIC_PWM1", TIM_OCMODE_ASYMMETRIC_PWM1},
            {"TIM_OCMODE_ASYMMETRIC_PWM2", TIM_OCMODE_ASYMMETRIC_PWM2},
            {"TIM_OCPOLARITY_HIGH", TIM_OCPOLARITY_HIGH},
            {"TIM_OCPOLARITY_LOW", TIM_OCPOLARITY_LOW},
            {"TIM_OCFAST_DISABLE", TIM_OCFAST_DISABLE},
            {"TIM_OCFAST_ENABLE", TIM_OCFAST_ENABLE},
            {"GPIO_AF2_TIM3", GPIO_AF2_TIM3},
            {"GPIO_AF2_TIM4", GPIO_AF2_TIM4},
            {"GPIO_AF2_TIM5", GPIO_AF2_TIM5},       
            {"GPIO_AF1_TIM2", GPIO_AF1_TIM2},
            {"GPIO_AF1_TIM17", GPIO_AF1_TIM17},
            {"DMA_REQUEST_TIM2_CH1", DMA_REQUEST_TIM2_CH1},
            {"DMA_REQUEST_TIM17_CH1", DMA_REQUEST_TIM17_CH1},
            {"DMA_MEMORY_TO_PERIPH", DMA_MEMORY_TO_PERIPH},
            {"DMA_PERIPH_TO_MEMORY", DMA_PERIPH_TO_MEMORY},
            {"DMA_MEMORY_TO_MEMORY", DMA_MEMORY_TO_MEMORY},
            {"DMA_PINC_DISABLE", DMA_PINC_DISABLE},
            {"DMA_PINC_ENABLE", DMA_PINC_ENABLE},
            {"DMA_MINC_ENABLE", DMA_MINC_ENABLE},
            {"DMA_PDATAALIGN_BYTE", DMA_PDATAALIGN_BYTE},
            {"DMA_PDATAALIGN_HALFWORD", DMA_PDATAALIGN_HALFWORD},
            {"DMA_PDATAALIGN_WORD", DMA_PDATAALIGN_WORD},
            {"DMA_MDATAALIGN_BYTE", DMA_MDATAALIGN_BYTE},
            {"DMA_MDATAALIGN_HALFWORD", DMA_MDATAALIGN_HALFWORD},
            {"DMA_MDATAALIGN_WORD", DMA_MDATAALIGN_WORD},
            {"DMA_NORMAL", DMA_NORMAL},
            {"DMA_CIRCULAR", DMA_CIRCULAR},
            {"DMA_PFCTRL", DMA_PFCTRL},
            {"DMA_DOUBLE_BUFFER_M0", DMA_DOUBLE_BUFFER_M0},
            {"DMA_DOUBLE_BUFFER_M1", DMA_DOUBLE_BUFFER_M1},
            {"DMA_PRIORITY_LOW", DMA_PRIORITY_LOW},
            {"DMA_PRIORITY_MEDIUM", DMA_PRIORITY_MEDIUM},
            {"DMA_PRIORITY_HIGH", DMA_PRIORITY_HIGH},
            {"DMA_PRIORITY_VERY_HIGH", DMA_PRIORITY_VERY_HIGH},
            {"DMA_FIFOMODE_DISABLE", DMA_FIFOMODE_DISABLE},
            {"DMA_FIFOMODE_ENABLE", DMA_FIFOMODE_ENABLE},
            {"TIM_DMA_ID_UPDATE", TIM_DMA_ID_UPDATE},
            {"TIM_DMA_ID_CC1", TIM_DMA_ID_CC1},
            {"TIM_DMA_ID_CC2", TIM_DMA_ID_CC2},
            {"TIM_DMA_ID_CC3", TIM_DMA_ID_CC3},
            {"TIM_DMA_ID_CC4", TIM_DMA_ID_CC4},
            {"TIM_DMA_ID_COMMUTATION", TIM_DMA_ID_COMMUTATION},
            {"TIM_DMA_ID_TRIGGER", TIM_DMA_ID_TRIGGER},
            {"PWM", 0x02},
            {"DMA", 0x01},
        };

#endif
