{
  "module_name": "dm_pp_interface.h",
  "hash_id": "6df2682829d6423284f479ff0838940d52a2ce21a8ad5b8df50921b7f47a07ac",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/dm_pp_interface.h",
  "human_readable_source": " \n#ifndef _DM_PP_INTERFACE_\n#define _DM_PP_INTERFACE_\n\n#include \"dm_services_types.h\"\n\n#define PP_MAX_CLOCK_LEVELS 16\n\nenum amd_pp_display_config_type{\n\tAMD_PP_DisplayConfigType_None = 0,\n\tAMD_PP_DisplayConfigType_DP54 ,\n\tAMD_PP_DisplayConfigType_DP432 ,\n\tAMD_PP_DisplayConfigType_DP324 ,\n\tAMD_PP_DisplayConfigType_DP27,\n\tAMD_PP_DisplayConfigType_DP243,\n\tAMD_PP_DisplayConfigType_DP216,\n\tAMD_PP_DisplayConfigType_DP162,\n\tAMD_PP_DisplayConfigType_HDMI6G ,\n\tAMD_PP_DisplayConfigType_HDMI297 ,\n\tAMD_PP_DisplayConfigType_HDMI162,\n\tAMD_PP_DisplayConfigType_LVDS,\n\tAMD_PP_DisplayConfigType_DVI,\n\tAMD_PP_DisplayConfigType_WIRELESS,\n\tAMD_PP_DisplayConfigType_VGA\n};\n\nstruct single_display_configuration\n{\n\tuint32_t controller_index;\n\tuint32_t controller_id;\n\tuint32_t signal_type;\n\tuint32_t display_state;\n\t \n\tuint8_t primary_transmitter_phyi_d;\n\t \n\tuint8_t primary_transmitter_active_lanemap;\n\t \n\tuint8_t secondary_transmitter_phy_id;\n\t \n\tuint8_t secondary_transmitter_active_lanemap;\n\t \n\tuint32_t config_flags;\n\tuint32_t display_type;\n\tuint32_t view_resolution_cx;\n\tuint32_t view_resolution_cy;\n\tenum amd_pp_display_config_type displayconfigtype;\n\tuint32_t vertical_refresh;  \n};\n\n#define MAX_NUM_DISPLAY 32\n\nstruct amd_pp_display_configuration {\n\tbool nb_pstate_switch_disable; \n\tbool cpu_cc6_disable;  \n\tbool cpu_pstate_disable;\n\tuint32_t cpu_pstate_separation_time;\n\n\tuint32_t num_display;   \n\tuint32_t num_path_including_non_display;\n\tuint32_t crossfire_display_index;\n\tuint32_t min_mem_set_clock;\n\tuint32_t min_core_set_clock;\n\t \n\tuint32_t min_bus_bandwidth;\n\t \n\tuint32_t min_core_set_clock_in_sr;\n\n\tstruct single_display_configuration displays[MAX_NUM_DISPLAY];\n\n\tuint32_t vrefresh;  \n\n\tuint32_t min_vblank_time;  \n\tbool multi_monitor_in_sync;\n\t \n\tuint32_t crtc_index;\n\t \n\tuint32_t line_time_in_us;\n\tbool invalid_vblank_time;\n\n\tuint32_t display_clk;\n\t \n\tuint32_t dce_tolerable_mclk_in_active_latency;\n\tuint32_t min_dcef_set_clk;\n\tuint32_t min_dcef_deep_sleep_set_clk;\n};\n\nstruct amd_pp_simple_clock_info {\n\tuint32_t\tengine_max_clock;\n\tuint32_t\tmemory_max_clock;\n\tuint32_t\tlevel;\n};\n\nenum PP_DAL_POWERLEVEL {\n\tPP_DAL_POWERLEVEL_INVALID = 0,\n\tPP_DAL_POWERLEVEL_ULTRALOW,\n\tPP_DAL_POWERLEVEL_LOW,\n\tPP_DAL_POWERLEVEL_NOMINAL,\n\tPP_DAL_POWERLEVEL_PERFORMANCE,\n\n\tPP_DAL_POWERLEVEL_0 = PP_DAL_POWERLEVEL_ULTRALOW,\n\tPP_DAL_POWERLEVEL_1 = PP_DAL_POWERLEVEL_LOW,\n\tPP_DAL_POWERLEVEL_2 = PP_DAL_POWERLEVEL_NOMINAL,\n\tPP_DAL_POWERLEVEL_3 = PP_DAL_POWERLEVEL_PERFORMANCE,\n\tPP_DAL_POWERLEVEL_4 = PP_DAL_POWERLEVEL_3+1,\n\tPP_DAL_POWERLEVEL_5 = PP_DAL_POWERLEVEL_4+1,\n\tPP_DAL_POWERLEVEL_6 = PP_DAL_POWERLEVEL_5+1,\n\tPP_DAL_POWERLEVEL_7 = PP_DAL_POWERLEVEL_6+1,\n};\n\nstruct amd_pp_clock_info {\n\tuint32_t min_engine_clock;\n\tuint32_t max_engine_clock;\n\tuint32_t min_memory_clock;\n\tuint32_t max_memory_clock;\n\tuint32_t min_bus_bandwidth;\n\tuint32_t max_bus_bandwidth;\n\tuint32_t max_engine_clock_in_sr;\n\tuint32_t min_engine_clock_in_sr;\n\tenum PP_DAL_POWERLEVEL max_clocks_state;\n};\n\nenum amd_pp_clock_type {\n\tamd_pp_disp_clock = 1,\n\tamd_pp_sys_clock,\n\tamd_pp_mem_clock,\n\tamd_pp_dcef_clock,\n\tamd_pp_soc_clock,\n\tamd_pp_pixel_clock,\n\tamd_pp_phy_clock,\n\tamd_pp_dcf_clock,\n\tamd_pp_dpp_clock,\n\tamd_pp_f_clock = amd_pp_dcef_clock,\n};\n\n#define MAX_NUM_CLOCKS 16\n\nstruct amd_pp_clocks {\n\tuint32_t count;\n\tuint32_t clock[MAX_NUM_CLOCKS];\n\tuint32_t latency[MAX_NUM_CLOCKS];\n};\n\nstruct pp_clock_with_latency {\n\tuint32_t clocks_in_khz;\n\tuint32_t latency_in_us;\n};\n\nstruct pp_clock_levels_with_latency {\n\tuint32_t num_levels;\n\tstruct pp_clock_with_latency data[PP_MAX_CLOCK_LEVELS];\n};\n\nstruct pp_clock_with_voltage {\n\tuint32_t clocks_in_khz;\n\tuint32_t voltage_in_mv;\n};\n\nstruct pp_clock_levels_with_voltage {\n\tuint32_t num_levels;\n\tstruct pp_clock_with_voltage data[PP_MAX_CLOCK_LEVELS];\n};\n\nstruct pp_display_clock_request {\n\tenum amd_pp_clock_type clock_type;\n\tuint32_t clock_freq_in_khz;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}