#ifndef _FPGA_CMDS_BASE_H 
#define _FPGA_CMDS_BASE_H

  #define WRITE_CMD 4
  #define READ_CMD 5
  #define FFT_LEN 2048

  //#define CMD_SW_RESET          0xa2000000
  #define CMD_SW_RESET          0xa0000000
#endif
