# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Uni_Projektas_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:37 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_Controller
# -- Compiling architecture arc of SPI_Controller
# End time: 20:50:37 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:37 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_TX
# -- Compiling architecture arc of SPI_TX
# End time: 20:50:37 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:37 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity wizard_spi_fifo
# -- Compiling architecture SYN of wizard_spi_fifo
# End time: 20:50:37 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:37 on Nov 21,2023
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity SPI_Testbench
# -- Compiling architecture arc of SPI_Testbench
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd(50): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd(54): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 20:50:37 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  SPI_Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=""+acc"" SPI_Testbench 
# Start time: 20:50:38 on Nov 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.spi_testbench(arc)
# Loading work.spi_controller(arc)
# Loading work.wizard_spi_fifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.spi_tx(arc)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: simon  Hostname: DESKTOP-5JRNHLO  ProcessID: 3440
#           Attempting to use alternate WLF file "./wlft4337ks".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4337ks
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200 us
# End time: 20:51:14 on Nov 21,2023, Elapsed time: 0:00:36
# Errors: 0, Warnings: 2
