*
**  ************    LibreSilicon's StdCellLibrary   *******************
**
**  Organisation:   Chipforge
**                  Germany / European Union
**
**  Profile:        Chipforge focus on fine System-on-Chip Cores in
**                  Verilog HDL Code which are easy understandable and
**                  adjustable. For further information see
**                          www.chipforge.org
**                  there are projects from small cores up to PCBs, too.
**
**  File:           StdCellLib/Sources/spice/ls1us_models.lib
**
**  Purpose:        LibreSilicon's 1um Technology Models
**
**  ************    Spice 3f.5 / July 1993  ***************************
**
**  ///////////////////////////////////////////////////////////////////
**
**  Copyright (c) 2018 by chipforge <hsank@nospam.chipforge.org>
**  All rights reserved.
**
**      This Standard Cell Library is licensed under the Libre Silicon
**      public license; you can redistribute it and/or modify it under
**      the terms of the Libre Silicon public license as published by
**      the Libre Silicon alliance, either version 1 of the License, or
**      (at your option) any later version.
**
**      This design is distributed in the hope that it will be useful,
**      but WITHOUT ANY WARRANTY; without even the implied warranty of
**      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
**      See the Libre Silicon Public License for more details.
**
**  ///////////////////////////////////////////////////////////////////

**  -------------------------------------------------------------------
**                          MODELS
**  -------------------------------------------------------------------

* BSIM3v3 pmos model, level=8 ought to be good down to 180nm
.MODEL LSpmos PMOS LEVEL=8
+ TNOM    = 27
+ U0      = 439.9319659030368
+ TOX     = 40E-9
+ XT      = 2E-6
+ XJ      = 100E-9
+ NCH     = 1.7E17
+ NSUB    = 1.7E17
+ VTH0    = -0.7
+ W0      = 1.280703E-8
+ NLX     = 0
+ Lmin    = 5E-7
+ Lmax    = 15E-7
+ Wmin    = 25E-7
+ Wmax    = 35E-7

* BSIM3v3 nmos model, level=8 ought to be good down to 180nm
.MODEL LSnmos NMOS LEVEL=8
+ TNOM    = 27
+ U0      = 439.9319659030368
+ TOX     = 40E-9
+ XT      = 2E-6
+ XJ      = 100E-9
+ NCH     = 1.7E17
+ NSUB    = 1.7E17
+ VTH0    = -0.7
+ W0      = 1.280703E-8
+ NLX     = 0
+ Lmin    = 5E-7
+ Lmax    = 15E-7
+ Wmin    = 10E-7
+ Wmax    = 20E-7
