Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 27 23:37:12 2017
| Host         : MANOVELLA4169 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file datadevnull_control_sets_placed.rpt
| Design       : datadevnull
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |              64 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------+------------------------------------------+------------------+----------------+
| Clock Signal |              Enable Signal             |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------+------------------------------------------+------------------+----------------+
|  ap_clk      |                                        |                                          |                1 |              1 |
|  ap_clk      |                                        | grp_devnull_fu_34/SR[0]                  |                4 |              8 |
|  ap_clk      | grp_devnull_fu_34/ap_CS_fsm_state2     |                                          |                7 |             32 |
|  ap_clk      | grp_devnull_fu_34/params_V_WEN_A[0][0] | grp_devnull_fu_34/t_V_reg_43[31]_i_1_n_0 |                5 |             32 |
|  ap_clk      | grp_devnull_fu_34/ap_CS_fsm_state3     |                                          |                9 |             32 |
+--------------+----------------------------------------+------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 8      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


