// Seed: 976011958
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  id_7(
      .id_0(1), .id_1(id_5)
  );
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  real id_4;
  id_5 :
  assert property (@(posedge 1 or posedge 1'b0) 1)
  else;
  module_0(
      id_5, id_1, id_5, id_5, id_5, id_5
  );
endmodule
