
---------- Begin Simulation Statistics ----------
final_tick                                29560311000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97193                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726144                       # Number of bytes of host memory used
host_op_rate                                   150774                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1028.88                       # Real time elapsed on the host
host_tick_rate                               28730630                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029560                       # Number of seconds simulated
sim_ticks                                 29560311000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  84714168                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 83818814                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.591206                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.591206                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7344284                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5651068                       # number of floating regfile writes
system.cpu.idleCycles                          135582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               254041                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 11343457                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.760214                       # Inst execution rate
system.cpu.iew.exec_refs                     44252828                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13556463                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2348370                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              31970701                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                907                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2158                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13657004                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           169228939                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              30696365                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            559063                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             163185548                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10481                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2324123                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 234969                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2338971                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1834                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       119179                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         134862                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 220390888                       # num instructions consuming a value
system.cpu.iew.wb_count                     162679104                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.552167                       # average fanout of values written-back
system.cpu.iew.wb_producers                 121692648                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.751647                       # insts written-back per cycle
system.cpu.iew.wb_sent                      162885696                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                282331799                       # number of integer regfile reads
system.cpu.int_regfile_writes               130421103                       # number of integer regfile writes
system.cpu.ipc                               1.691457                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.691457                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2018404      1.23%      1.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             112135454     68.48%     69.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   46      0.00%     69.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43923      0.03%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1676781      1.02%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1421      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9209      0.01%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                69783      0.04%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20400      0.01%     70.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3356781      2.05%     72.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4680      0.00%     72.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           32376      0.02%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          17111      0.01%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     72.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30707334     18.75%     91.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12445613      7.60%     99.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           74850      0.05%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1130440      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              163744612                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7226207                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14041113                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6785732                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7048138                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2768720                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016909                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1082480     39.10%     39.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     39.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     39.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     39.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     39.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     39.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     39.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     39.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     39.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     39.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     39.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     39.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    149      0.01%     39.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     39.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    777      0.03%     39.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                409112     14.78%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   92      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     53.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1266200     45.73%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8518      0.31%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               580      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              809      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              157268721                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          375237900                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    155893372                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         176283362                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  169227642                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 163744612                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1297                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        14100733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             36029                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             94                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     25728067                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      58985041                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.776036                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.152470                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9689703     16.43%     16.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9703509     16.45%     32.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10455164     17.73%     50.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10371675     17.58%     68.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5238027      8.88%     77.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5012258      8.50%     85.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5325092      9.03%     94.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1465104      2.48%     97.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1724509      2.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        58985041                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.769670                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2923373                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1034401                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             31970701                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13657004                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                66647054                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         59120623                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91334                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        84604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          878                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       170229                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            878                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                14155598                       # Number of BP lookups
system.cpu.branchPred.condPredicted           9693745                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            233451                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7236692                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7234932                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.975679                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2044510                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           17932                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10581                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7351                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1596                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct      4420825                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong      2315863                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect      5172309                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        23783                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1153                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect      1112124                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       175195                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        15938                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          559                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         1928                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        73113                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        10257                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1       950422                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2       464716                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      1510061                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4       685832                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5       411078                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6       582115                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7       528001                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8       114996                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9        84366                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10        36826                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11        11348                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12         7464                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0      1250603                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1       367260                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2      1516906                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3      1084006                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4       418868                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5       245818                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6       337460                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7       125792                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8        21525                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9        10239                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10         6962                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11         1786                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts        14094918                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            232761                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     57108782                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.716362                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.564987                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         9737632     17.05%     17.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        13568402     23.76%     40.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12609098     22.08%     62.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         6816580     11.94%     74.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1135810      1.99%     76.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3696423      6.47%     83.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1344390      2.35%     85.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          803479      1.41%     87.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         7396968     12.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     57108782                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       7396968                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     33205260                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33205260                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     33205260                       # number of overall hits
system.cpu.dcache.overall_hits::total        33205260                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       147793                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         147793                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       147793                       # number of overall misses
system.cpu.dcache.overall_misses::total        147793                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6491374993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6491374993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6491374993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6491374993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33353053                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33353053                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33353053                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33353053                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004431                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004431                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004431                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004431                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43922.073393                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43922.073393                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43922.073393                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43922.073393                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29737                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          235                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               834                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              32                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.655875                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.343750                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        65965                       # number of writebacks
system.cpu.dcache.writebacks::total             65965                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        64644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        64644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        64644                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        64644                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        83149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        83149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        83149                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        83149                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3972831493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3972831493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3972831493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3972831493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002493                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002493                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002493                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002493                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47779.666538                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47779.666538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47779.666538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47779.666538                       # average overall mshr miss latency
system.cpu.dcache.replacements                  82637                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19907973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19907973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       107406                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        107406                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3574780000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3574780000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20015379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20015379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33282.870603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33282.870603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        64631                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        64631                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42775                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42775                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1097079500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1097079500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002137                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002137                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25647.679719                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25647.679719                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297287                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297287                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2916594993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2916594993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72216.183252                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72216.183252                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40374                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40374                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2875751993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2875751993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71227.819711                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71227.819711                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29560311000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.438360                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            33288409                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             83149                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            400.346474                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.438360                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66789255                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66789255                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29560311000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  9097480                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              26030540                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  16560558                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7061494                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 234969                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              6988954                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1446                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              172804498                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7009                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    30694940                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13556473                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3044                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16759                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29560311000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29560311000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29560311000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            9688053                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      111149163                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    14155598                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9290023                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      49054698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  472774                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  762                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5098                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   9496871                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 40196                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           58985041                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.980756                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.498317                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 30604873     51.89%     51.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1242685      2.11%     53.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2849349      4.83%     58.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1311770      2.22%     61.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1297516      2.20%     63.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1867893      3.17%     66.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3625653      6.15%     72.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   822528      1.39%     73.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 15362774     26.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             58985041                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.239436                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.880040                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      9493735                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9493735                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9493735                       # number of overall hits
system.cpu.icache.overall_hits::total         9493735                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3136                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3136                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3136                       # number of overall misses
system.cpu.icache.overall_misses::total          3136                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    194175000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    194175000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    194175000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    194175000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9496871                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9496871                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9496871                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9496871                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000330                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000330                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000330                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000330                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61918.048469                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61918.048469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61918.048469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61918.048469                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          170                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1967                       # number of writebacks
system.cpu.icache.writebacks::total              1967                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          660                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          660                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          660                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          660                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2476                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2476                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2476                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2476                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    156018500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    156018500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    156018500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    156018500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000261                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000261                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000261                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000261                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63012.318255                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63012.318255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63012.318255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63012.318255                       # average overall mshr miss latency
system.cpu.icache.replacements                   1967                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9493735                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9493735                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3136                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3136                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    194175000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    194175000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9496871                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9496871                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000330                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000330                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61918.048469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61918.048469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          660                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          660                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    156018500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    156018500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63012.318255                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63012.318255                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29560311000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.329644                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9496211                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2476                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3835.303312                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.329644                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18996218                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18996218                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29560311000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     9497677                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1118                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29560311000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  29560311000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29560311000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10677824                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 2418714                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                25064                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1834                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 319339                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    706                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  29560311000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 234969                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 11913575                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 5224712                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13699                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  20731105                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20866981                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              171428339                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 35347                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7209810                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10077784                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4082770                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             166                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           230563331                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   471381682                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                297125457                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7481981                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 18813074                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     746                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 721                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  36783547                       # count of insts added to the skid buffer
system.cpu.rob.reads                        218922330                       # The number of ROB reads
system.cpu.rob.writes                       340325416                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  430                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                35210                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35640                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 430                       # number of overall hits
system.l2.overall_hits::.cpu.data               35210                       # number of overall hits
system.l2.overall_hits::total                   35640                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2044                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47939                       # number of demand (read+write) misses
system.l2.demand_misses::total                  49983                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2044                       # number of overall misses
system.l2.overall_misses::.cpu.data             47939                       # number of overall misses
system.l2.overall_misses::total                 49983                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    147596500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3470606500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3618203000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    147596500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3470606500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3618203000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2474                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            83149                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                85623                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2474                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           83149                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               85623                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.826192                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.576543                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.583757                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.826192                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.576543                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.583757                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72209.637965                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72396.305722                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72388.672149                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72209.637965                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72396.305722                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72388.672149                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31277                       # number of writebacks
system.l2.writebacks::total                     31277                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47939                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             49983                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47939                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            49983                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    126713500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2980737250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3107450750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    126713500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2980737250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3107450750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.826192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.576543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.583757                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.826192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.576543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.583757                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61992.906067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62177.710215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62170.152852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61992.906067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62177.710215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62170.152852                       # average overall mshr miss latency
system.l2.replacements                          42228                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65965                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65965                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65965                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65965                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1963                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1963                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1963                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1963                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1551                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1551                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38824                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38824                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2796211500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2796211500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40375                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40375                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.961585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72022.756542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72022.756542                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2399323250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2399323250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.961585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61800.001288                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61800.001288                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    147596500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    147596500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.826192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.826192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72209.637965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72209.637965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    126713500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    126713500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.826192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.826192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61992.906067                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61992.906067                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         33659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    674395000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    674395000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42774                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42774                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.213097                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.213097                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73987.383434                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73987.383434                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    581414000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    581414000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.213097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.213097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63786.505760                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63786.505760                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  29560311000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8094.790740                       # Cycle average of tags in use
system.l2.tags.total_refs                      170218                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50420                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.376002                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      65.985348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       116.268055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7912.537336                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.965886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988134                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6826                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1412172                       # Number of tag accesses
system.l2.tags.data_accesses                  1412172                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29560311000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002301513250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1921                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1921                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              136748                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29372                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       49983                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31277                       # Number of write requests accepted
system.mem_ctrls.readBursts                     49983                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31277                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 49983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31277                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.015096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.148204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.843116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1909     99.38%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           11      0.57%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1921                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.271733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.257352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.707164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1666     86.73%     86.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.26%     86.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              236     12.29%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.68%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1921                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3198912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    108.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   29558860000                       # Total gap between requests
system.mem_ctrls.avgGap                     363756.58                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       130816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3067840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000512                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4425393.224042872898                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 103782399.312375307083                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 67675607.337148785591                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2044                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47939                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31277                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59260500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1398786000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 671756587000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28992.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29178.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  21477654.09                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       130816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3068096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3198912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       130816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       130816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001728                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001728                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2044                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47939                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          49983                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31277                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31277                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4425393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    103791060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        108216453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4425393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4425393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     67716744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        67716744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     67716744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4425393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    103791060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       175933196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                49979                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31258                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2709                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2015                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1806                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               520940250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             249895000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1458046500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10423.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29173.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40013                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28287                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.50                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12936                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   401.909709                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   207.360720                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   408.397377                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5693     44.01%     44.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1610     12.45%     56.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          696      5.38%     61.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          452      3.49%     65.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          381      2.95%     68.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          238      1.84%     70.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          406      3.14%     73.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          314      2.43%     75.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3146     24.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12936                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3198656                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000512                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              108.207793                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               67.675607                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  29560311000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50008560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26580180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187203660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83598300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2333173440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3783956400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8164669920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   14629190460                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   494.892982                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  21164445750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    986960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7408905250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42361620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22511940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169646400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79568460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2333173440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3036681840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8793953760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   14477897460                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   489.774869                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  22813720750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    986960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5759630250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  29560311000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11159                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31277                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10074                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38824                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38824                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11159                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141317                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141317                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141317                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5200640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5200640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5200640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             49983                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   49983    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               49983                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  29560311000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54110500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62478750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             45250                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        97242                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1967                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27623                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40375                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40375                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2476                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42774                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6917                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       248935                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                255852                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       284224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9543296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                9827520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42230                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2001856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           127853                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006945                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.083050                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 126965     99.31%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    888      0.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             127853                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  29560311000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          153046500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3714998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         124723500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
