 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: main                                Date:  3-30-2025,  2:46PM
Device Used: XC9572XL-7-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
40 /72  ( 56%) 60  /360  ( 17%) 53 /216 ( 25%)   12 /72  ( 17%) 32 /34  ( 94%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           7/18       16/54       10/90       9/ 9*
FB2          15/18       16/54       30/90       9/ 9*
FB3           7/18        5/54        6/90       9/ 9*
FB4          11/18       16/54       14/90       5/ 7
             -----       -----       -----      -----    
             40/72       53/216      60/360     32/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK' mapped onto global clock net GCK2.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   12          12    |  I/O              :    26      28
Output        :   19          19    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     32          32

** Power Data **

There are 40 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'main.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'CLK' based upon the LOC
   constraint 'P6'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'R_BTN' based upon the LOC
   constraint 'P7'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'UTP_CBUS5'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'UTP_CBUS6'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'CPU_RST_OBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 19 Outputs **

Signal                        Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                          Pts   Inps          No.  Type    Use     Mode Rate State
RAM_OE                        1     4     FB1_6   3    I/O     O       STD  FAST 
RAM_WE                        1     1     FB1_8   4    I/O     O       STD  FAST 
RAM_CE                        1     4     FB1_9   5    GCK/I/O O       STD  FAST 
C_EN                          0     0     FB1_15  8    I/O     O       STD  FAST 
CPU_DTACK                     2     4     FB1_17  9    I/O     O       STD  FAST 
UTP_SIWU                      0     0     FB2_8   38   I/O     O       STD  FAST 
D0                            2     3     FB2_9   39   GSR/I/O O       STD  FAST 
ROM_1_OE                      2     7     FB2_11  40   GTS/I/O O       STD  FAST 
ROM_0_OE                      2     7     FB2_14  42   GTS/I/O O       STD  FAST 
ROM_1_CE                      2     7     FB2_15  43   I/O     O       STD  FAST 
ROM_0_CE                      2     7     FB2_17  44   I/O     O       STD  FAST 
CPU_IPL2                      0     0     FB3_5   12   I/O     O       STD  FAST 
CPU_IPL1                      0     0     FB3_8   13   I/O     O       STD  FAST 
CPU_IPL0                      2     2     FB3_9   14   I/O     O       STD  FAST 
CPU_HALT                      1     1     FB3_11  18   I/O     O       STD  FAST 
CPU_RST                       1     1     FB3_14  19   I/O     O       STD  FAST 
UTP_WR                        1     2     FB4_8   27   I/O     O       STD  FAST 
UTP_RD                        1     2     FB4_11  28   I/O     O       STD  FAST 
UTP_RST                       0     0     FB4_14  29   I/O     O       STD  FAST 

** 21 Buried Nodes **

Signal                        Total Total Loc     Pwr  Reg Init
Name                          Pts   Inps          Mode State
HI_NS<1>/HI_NS<1>_SETF        2     7     FB1_16  STD  
HI_NS<0>/HI_NS<0>_RSTF        3     10    FB1_18  STD  
$OpTx$$OpTx$FX_DC$5_INV$139   1     2     FB2_4   STD  
$OpTx$$OpTx$FX_DC$3_INV$138   1     2     FB2_5   STD  
HI_NS<0>/HI_NS<0>_SETF        2     5     FB2_6   STD  
$OpTx$FX_DC$6                 2     6     FB2_7   STD  
WC_NS<0>/WC_NS<0>_RSTF__$INT  3     4     FB2_10  STD  
WC_NS<0>                      2     10    FB2_12  STD  RESET
RC_NS<0>                      2     7     FB2_13  STD  RESET
HI_NS<1>/HI_NS<1>_RSTF        3     6     FB2_16  STD  
WC_NS<1>/WC_NS<1>_RSTF        4     10    FB2_18  STD  
WC_PS<1>                      1     1     FB3_17  STD  RESET
WC_PS<0>                      1     1     FB3_18  STD  RESET
RD_PS<0>                      1     1     FB4_9   STD  RESET
RC_PS<0>                      1     1     FB4_10  STD  RESET
HI_PS<1>                      1     1     FB4_12  STD  RESET
HI_PS<0>                      1     1     FB4_13  STD  RESET
WC_NS<1>                      2     4     FB4_15  STD  RESET
RD_NS<0>                      2     4     FB4_16  STD  RESET
HI_NS<1>                      2     2     FB4_17  STD  RESET
HI_NS<0>                      2     2     FB4_18  STD  RESET

** 13 Inputs **

Signal                        Loc     Pin  Pin     Pin     
Name                                  No.  Type    Use     
CPU_LDS                       FB1_2   1    I/O     I
CPU_UDS                       FB1_5   2    I/O     I
CLK                           FB1_11  6    GCK/I/O GCK
R_BTN                         FB1_14  7    GCK/I/O I
UTP_TXE                       FB2_2   35   I/O     I
UTP_RXF                       FB2_5   36   I/O     I
CPU_R_W                       FB2_6   37   I/O     I
CPU_AS                        FB3_2   11   I/O     I
CPU_FC2                       FB3_15  20   I/O     I
CPU_FC1                       FB3_16  24   I/O     I
CPU_FC0                       FB3_17  22   I/O     I
A<19>                         FB4_2   25   I/O     I
A<20>                         FB4_5   26   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               16/38
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   1     I/O     I
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     I
RAM_OE                1       0     0   4     FB1_6   3     I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
RAM_WE                1       0     0   4     FB1_8   4     I/O     O
RAM_CE                1       0     0   4     FB1_9   5     GCK/I/O O
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O GCK
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  7     GCK/I/O I
C_EN                  0       0     0   5     FB1_15  8     I/O     O
HI_NS<1>/HI_NS<1>_SETF
                      2       0     0   3     FB1_16        (b)     (b)
CPU_DTACK             2       0     0   3     FB1_17  9     I/O     O
HI_NS<0>/HI_NS<0>_RSTF
                      3       0     0   2     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$3_INV$138   7: CPU_FC2           12: HI_PS<1> 
  2: A<19>                         8: CPU_LDS           13: RC_PS<0> 
  3: A<20>                         9: R_BTN             14: RD_PS<0> 
  4: CPU_AS                       10: CPU_R_W           15: WC_PS<0> 
  5: CPU_FC0                      11: HI_PS<0>          16: WC_PS<1> 
  6: CPU_FC1                     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RAM_OE               XXXX.................................... 4
RAM_WE               .........X.............................. 1
RAM_CE               XXXX.................................... 4
C_EN                 ........................................ 0
HI_NS<1>/HI_NS<1>_SETF 
                     ...XXXXX..XX............................ 7
CPU_DTACK            ...X...X....XX.......................... 4
HI_NS<0>/HI_NS<0>_RSTF 
                     ...XXXXXX.XX..XX........................ 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               16/38
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     I
(unused)              0       0     0   5     FB2_3         (b)     
$OpTx$$OpTx$FX_DC$5_INV$139
                      1       0     0   4     FB2_4         (b)     (b)
$OpTx$$OpTx$FX_DC$3_INV$138
                      1       0     0   4     FB2_5   36    I/O     I
HI_NS<0>/HI_NS<0>_SETF
                      2       0     0   3     FB2_6   37    I/O     I
$OpTx$FX_DC$6         2       0     0   3     FB2_7         (b)     (b)
UTP_SIWU              0       0     0   5     FB2_8   38    I/O     O
D0                    2       0     0   3     FB2_9   39    GSR/I/O O
WC_NS<0>/WC_NS<0>_RSTF__$INT
                      3       0     0   2     FB2_10        (b)     (b)
ROM_1_OE              2       0     0   3     FB2_11  40    GTS/I/O O
WC_NS<0>              2       0     0   3     FB2_12        (b)     (b)
RC_NS<0>              2       0     0   3     FB2_13        (b)     (b)
ROM_0_OE              2       0     0   3     FB2_14  42    GTS/I/O O
ROM_1_CE              2       0     0   3     FB2_15  43    I/O     O
HI_NS<1>/HI_NS<1>_RSTF
                      3       0     0   2     FB2_16        (b)     (b)
ROM_0_CE              2       0     0   3     FB2_17  44    I/O     O
WC_NS<1>/WC_NS<1>_RSTF
                      4       0     0   1     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$3_INV$138   7: CPU_R_W           12: UTP_RXF 
  2: A<19>                         8: CPU_UDS           13: UTP_TXE 
  3: A<20>                         9: HI_PS<0>          14: WC_NS<0>/WC_NS<0>_RSTF__$INT 
  4: CPU_AS                       10: HI_PS<1>          15: WC_PS<0> 
  5: CPU_LDS                      11: RC_PS<0>          16: WC_PS<1> 
  6: R_BTN                       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
$OpTx$$OpTx$FX_DC$5_INV$139 
                     ...X........X........................... 2
$OpTx$$OpTx$FX_DC$3_INV$138 
                     ........XX.............................. 2
HI_NS<0>/HI_NS<0>_SETF 
                     ...XX...XX.X............................ 5
$OpTx$FX_DC$6        .XXX..X.XX.............................. 6
UTP_SIWU             ........................................ 0
D0                   ....X.....XX............................ 3
WC_NS<0>/WC_NS<0>_RSTF__$INT 
                     ...X........X.XX........................ 4
ROM_1_OE             .XXXX.X.XX.............................. 7
WC_NS<0>             XXXXX.X.....XXXX........................ 10
RC_NS<0>             XXXXX.X...X............................. 7
ROM_0_OE             .XXX..XXXX.............................. 7
ROM_1_CE             .XXXX.X.XX.............................. 7
HI_NS<1>/HI_NS<1>_RSTF 
                     .....X..XX.X..XX........................ 6
ROM_0_CE             .XXX..XXXX.............................. 7
WC_NS<1>/WC_NS<1>_RSTF 
                     .XXXX.X.XX..X.XX........................ 10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               5/49
Number of signals used by logic mapping into function block:  5
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     I
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
CPU_IPL2              0       0     0   5     FB3_5   12    I/O     O
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
CPU_IPL1              0       0     0   5     FB3_8   13    I/O     O
CPU_IPL0              2       0     0   3     FB3_9   14    I/O     O
(unused)              0       0     0   5     FB3_10        (b)     
CPU_HALT              1       0     0   4     FB3_11  18    I/O     O
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
CPU_RST               1       0     0   4     FB3_14  19    I/O     O
(unused)              0       0     0   5     FB3_15  20    I/O     I
(unused)              0       0     0   5     FB3_16  24    I/O     I
WC_PS<1>              1       0     0   4     FB3_17  22    I/O     I
WC_PS<0>              1       0     0   4     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: R_BTN              3: HI_PS<1>           5: WC_NS<1> 
  2: HI_PS<0>           4: WC_NS<0>         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
CPU_IPL2             ........................................ 0
CPU_IPL1             ........................................ 0
CPU_IPL0             .XX..................................... 2
CPU_HALT             X....................................... 1
CPU_RST              X....................................... 1
WC_PS<1>             ....X................................... 1
WC_PS<0>             ...X.................................... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               16/38
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     I
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     I
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
UTP_WR                1       0     0   4     FB4_8   27    I/O     O
RD_PS<0>              1       0     0   4     FB4_9         (b)     (b)
RC_PS<0>              1       0     0   4     FB4_10        (b)     (b)
UTP_RD                1       0     0   4     FB4_11  28    I/O     O
HI_PS<1>              1       0     0   4     FB4_12        (b)     (b)
HI_PS<0>              1       0     0   4     FB4_13        (b)     (b)
UTP_RST               0       0     0   5     FB4_14  29    I/O     O
WC_NS<1>              2       0     0   3     FB4_15  33    I/O     (b)
RD_NS<0>              2       0     0   3     FB4_16        (b)     (b)
HI_NS<1>              2       0     0   3     FB4_17  34    I/O     (b)
HI_NS<0>              2       0     0   3     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$5_INV$139   7: HI_NS<1>                12: RD_PS<0> 
  2: $OpTx$FX_DC$6                 8: HI_NS<1>/HI_NS<1>_RSTF  13: UTP_RXF 
  3: CPU_LDS                       9: HI_NS<1>/HI_NS<1>_SETF  14: WC_NS<1>/WC_NS<1>_RSTF 
  4: HI_NS<0>                     10: RC_NS<0>                15: WC_PS<0> 
  5: HI_NS<0>/HI_NS<0>_RSTF       11: RD_NS<0>                16: WC_PS<1> 
  6: HI_NS<0>/HI_NS<0>_SETF      

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
UTP_WR               ..............XX........................ 2
RD_PS<0>             ..........X............................. 1
RC_PS<0>             .........X.............................. 1
UTP_RD               ..X........X............................ 2
HI_PS<1>             ......X................................. 1
HI_PS<0>             ...X.................................... 1
UTP_RST              ........................................ 0
WC_NS<1>             X............XXX........................ 4
RD_NS<0>             .XX........XX........................... 4
HI_NS<1>             .......XX............................... 2
HI_NS<0>             ....XX.................................. 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$3_INV$138 <= (NOT HI_PS(0) AND HI_PS(1));


$OpTx$$OpTx$FX_DC$5_INV$139 <= (NOT CPU_AS AND NOT UTP_TXE);


$OpTx$FX_DC$6 <= ((NOT HI_PS(0) AND HI_PS(1))
	OR (CPU_R_W AND NOT CPU_AS AND A(20) AND NOT A(19)));


CPU_DTACK <= ((CPU_LDS AND CPU_AS)
	OR (CPU_AS AND NOT RC_PS(0) AND NOT RD_PS(0)));


CPU_HALT <= R_BTN;


CPU_IPL0 <= NOT (HI_PS(0)
	 XOR 
CPU_IPL0 <= NOT (HI_PS(1));


CPU_IPL1 <= '1';


CPU_IPL2 <= '1';


CPU_RST <= R_BTN;


C_EN <= '1';


D0_I <= UTP_RXF;
D0 <= D0_I when D0_OE = '1' else 'Z';
D0_OE <= (NOT CPU_LDS AND RC_PS(0));


HI_NS(0)/HI_NS(0)_RSTF <= ((HI_PS(0) AND HI_PS(1) AND NOT R_BTN)
	OR (HI_PS(0) AND HI_PS(1) AND NOT WC_PS(1) AND WC_PS(0))
	OR (NOT CPU_LDS AND NOT CPU_AS AND HI_PS(0) AND NOT HI_PS(1) AND 
	CPU_FC2 AND CPU_FC1 AND CPU_FC0));

FDCPE_HI_NS0: FDCPE port map (HI_NS(0),'0','0',HI_NS(0)/HI_NS(0)_RSTF,HI_NS(0)/HI_NS(0)_SETF);


HI_NS(0)/HI_NS(0)_SETF <= ((NOT UTP_RXF AND NOT HI_PS(0) AND NOT HI_PS(1))
	OR (CPU_LDS AND CPU_AS AND NOT HI_PS(0) AND HI_PS(1)));


HI_NS(1)/HI_NS(1)_RSTF <= ((NOT UTP_RXF AND NOT HI_PS(0) AND NOT HI_PS(1))
	OR (HI_PS(0) AND HI_PS(1) AND NOT R_BTN)
	OR (HI_PS(0) AND HI_PS(1) AND NOT WC_PS(1) AND WC_PS(0)));


HI_NS(1)/HI_NS(1)_SETF <= ((CPU_LDS AND CPU_AS AND NOT HI_PS(0) AND HI_PS(1))
	OR (NOT CPU_LDS AND NOT CPU_AS AND HI_PS(0) AND NOT HI_PS(1) AND 
	CPU_FC2 AND CPU_FC1 AND CPU_FC0));

FDCPE_HI_NS1: FDCPE port map (HI_NS(1),'0','0',HI_NS(1)/HI_NS(1)_RSTF,HI_NS(1)/HI_NS(1)_SETF);

FDCPE_HI_PS0: FDCPE port map (HI_PS(0),HI_NS(0),CLK,'0','0');

FDCPE_HI_PS1: FDCPE port map (HI_PS(1),HI_NS(1),CLK,'0','0');


RAM_CE_I <= '0';
RAM_CE <= RAM_CE_I when RAM_CE_OE = '1' else 'Z';
RAM_CE_OE <= (NOT CPU_AS AND NOT A(20) AND A(19) AND 
	NOT $OpTx$$OpTx$FX_DC$3_INV$138);


RAM_OE_I <= '0';
RAM_OE <= RAM_OE_I when RAM_OE_OE = '1' else 'Z';
RAM_OE_OE <= (NOT CPU_AS AND NOT A(20) AND A(19) AND 
	NOT $OpTx$$OpTx$FX_DC$3_INV$138);


RAM_WE_I <= '0';
RAM_WE <= RAM_WE_I when RAM_WE_OE = '1' else 'Z';
RAM_WE_OE <= NOT CPU_R_W;

FDCPE_RC_NS0: FDCPE port map (RC_NS(0),'0','0',RC_NS_CLR(0),RC_NS_PRE(0));
RC_NS_CLR(0) <= (CPU_LDS AND RC_PS(0));
RC_NS_PRE(0) <= (NOT CPU_LDS AND CPU_R_W AND NOT CPU_AS AND A(20) AND A(19) AND 
	NOT RC_PS(0) AND NOT $OpTx$$OpTx$FX_DC$3_INV$138);

FDCPE_RC_PS0: FDCPE port map (RC_PS(0),RC_NS(0),CLK,'0','0');

FDCPE_RD_NS0: FDCPE port map (RD_NS(0),'0','0',RD_NS_CLR(0),RD_NS_PRE(0));
RD_NS_CLR(0) <= (CPU_LDS AND RD_PS(0));
RD_NS_PRE(0) <= (NOT UTP_RXF AND NOT RD_PS(0) AND $OpTx$FX_DC$6);

FDCPE_RD_PS0: FDCPE port map (RD_PS(0),RD_NS(0),CLK,'0','0');


ROM_0_CE <= NOT (((CPU_R_W AND NOT CPU_UDS AND NOT CPU_AS AND NOT A(20) AND NOT A(19) AND 
	HI_PS(0))
	OR (CPU_R_W AND NOT CPU_UDS AND NOT CPU_AS AND NOT A(20) AND NOT A(19) AND 
	NOT HI_PS(1))));


ROM_0_OE <= NOT (((CPU_R_W AND NOT CPU_UDS AND NOT CPU_AS AND NOT A(20) AND NOT A(19) AND 
	HI_PS(0))
	OR (CPU_R_W AND NOT CPU_UDS AND NOT CPU_AS AND NOT A(20) AND NOT A(19) AND 
	NOT HI_PS(1))));


ROM_1_CE <= NOT (((NOT CPU_LDS AND CPU_R_W AND NOT CPU_AS AND NOT A(20) AND NOT A(19) AND 
	HI_PS(0))
	OR (NOT CPU_LDS AND CPU_R_W AND NOT CPU_AS AND NOT A(20) AND NOT A(19) AND 
	NOT HI_PS(1))));


ROM_1_OE <= NOT (((NOT CPU_LDS AND CPU_R_W AND NOT CPU_AS AND NOT A(20) AND NOT A(19) AND 
	HI_PS(0))
	OR (NOT CPU_LDS AND CPU_R_W AND NOT CPU_AS AND NOT A(20) AND NOT A(19) AND 
	NOT HI_PS(1))));


UTP_RD <= NOT ((NOT CPU_LDS AND RD_PS(0)));


UTP_RST <= '1';


UTP_SIWU <= '1';


UTP_WR <= NOT ((NOT WC_PS(1) AND WC_PS(0)));

FDCPE_WC_NS0: FDCPE port map (WC_NS(0),'0','0',NOT WC_NS(0)/WC_NS(0)_RSTF__$INT,WC_NS_PRE(0));
WC_NS_PRE(0) <= (NOT CPU_LDS AND NOT CPU_R_W AND NOT CPU_AS AND A(20) AND NOT A(19) AND 
	NOT UTP_TXE AND NOT WC_PS(1) AND NOT WC_PS(0) AND 
	NOT $OpTx$$OpTx$FX_DC$3_INV$138);


WC_NS(0)/WC_NS(0)_RSTF__$INT <= ((NOT CPU_AS AND NOT WC_PS(0))
	OR (NOT WC_PS(1) AND NOT WC_PS(0))
	OR (NOT CPU_AS AND NOT UTP_TXE AND NOT WC_PS(1)));

FDCPE_WC_NS1: FDCPE port map (WC_NS(1),'0','0',WC_NS(1)/WC_NS(1)_RSTF,WC_NS_PRE(1));
WC_NS_PRE(1) <= (NOT WC_PS(1) AND WC_PS(0) AND 
	NOT $OpTx$$OpTx$FX_DC$5_INV$139);


WC_NS(1)/WC_NS(1)_RSTF <= ((CPU_AS AND WC_PS(1))
	OR (WC_PS(1) AND WC_PS(0))
	OR (NOT CPU_LDS AND NOT CPU_R_W AND NOT CPU_AS AND A(20) AND NOT A(19) AND 
	NOT UTP_TXE AND HI_PS(0) AND NOT WC_PS(1) AND NOT WC_PS(0))
	OR (NOT CPU_LDS AND NOT CPU_R_W AND NOT CPU_AS AND A(20) AND NOT A(19) AND 
	NOT UTP_TXE AND NOT HI_PS(1) AND NOT WC_PS(1) AND NOT WC_PS(0)));

FDCPE_WC_PS0: FDCPE port map (WC_PS(0),WC_NS(0),CLK,'0','0');

FDCPE_WC_PS1: FDCPE port map (WC_PS(1),WC_NS(1),CLK,'0','0');

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-7-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-7-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 CPU_LDS                          23 GND                           
  2 CPU_UDS                          24 CPU_FC1                       
  3 RAM_OE                           25 A<19>                         
  4 RAM_WE                           26 A<20>                         
  5 RAM_CE                           27 UTP_WR                        
  6 CLK                              28 UTP_RD                        
  7 R_BTN                            29 UTP_RST                       
  8 C_EN                             30 TDO                           
  9 CPU_DTACK                        31 GND                           
 10 GND                              32 VCC                           
 11 CPU_AS                           33 KPR                           
 12 CPU_IPL2                         34 KPR                           
 13 CPU_IPL1                         35 UTP_TXE                       
 14 CPU_IPL0                         36 UTP_RXF                       
 15 TDI                              37 CPU_R_W                       
 16 TMS                              38 UTP_SIWU                      
 17 TCK                              39 D0                            
 18 CPU_HALT                         40 ROM_1_OE                      
 19 CPU_RST                          41 VCC                           
 20 CPU_FC2                          42 ROM_0_OE                      
 21 VCC                              43 ROM_1_CE                      
 22 CPU_FC0                          44 ROM_0_CE                      


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-7-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
